Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 27 15:34:20 2023
| Host         : DESKTOP-T0RQS2O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xcku11p
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1143 |
|    Minimum number of control sets                        |  1142 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1456 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1143 |
| >= 0 to < 4        |   410 |
| >= 4 to < 6        |    89 |
| >= 6 to < 8        |    50 |
| >= 8 to < 10       |   101 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    69 |
| >= 14 to < 16      |     2 |
| >= 16              |   382 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10636 |         1498 |
| No           | No                    | Yes                    |           17699 |         3172 |
| No           | Yes                   | No                     |            1723 |          454 |
| Yes          | No                    | No                     |            1104 |          343 |
| Yes          | No                    | Yes                    |            6255 |         1078 |
| Yes          | Yes                   | No                     |            1335 |          293 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                          Clock Signal                                                                                                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[20].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__19_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__5_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[16].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__15_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[28].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__27_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[11].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__10_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[15].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__14_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Dbg_Clean_Stop_reg                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__86_n_0                                                                                |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[14].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__13_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[18].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__17_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[10].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__9_n_0                                                   |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                   | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                   | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                    | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[19].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__18_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                      |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[8].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__7_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[13].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__12_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[23].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__22_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[12].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__11_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[9].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__8_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[27].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__26_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                       |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[21].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__20_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[22].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__21_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[30].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__29_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                           |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                             |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Dbg_Clean_Stop_reg                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__87_n_0                                                                        |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Dbg_Clean_Stop_reg                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                                          |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                     | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
| ~CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                         | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                     |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                          |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[26].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__25_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__4_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                          |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                                                                                     |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                      |                1 |              1 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                      |                1 |              1 |         1.00 |
| ~CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[25].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__24_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[24].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__23_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__6_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[31].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__30_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[29].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__28_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                            |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__3_n_0                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                  |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                                                                          |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                              |                1 |              1 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[17].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__16_n_0                                                  |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/gtwiz_userclk_tx_reset_in                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[0].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[0].Vbyone_Rx_Link_i/Rx_Symbol_Gen/vsync_i0                                                                                                                                                                                   | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[10].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[11].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[12].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[13].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[14].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[15].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[16].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[17].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[18].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[19].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[1].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[20].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[8].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[23].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[3].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[4].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[5].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[6].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[7].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[24].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[25].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[26].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                              |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[27].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[30].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                2 |              2 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[31].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[28].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[29].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[2].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[21].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[22].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                     | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                   |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/E[0]                                                                                                                                    | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/quadlet_i                                                                                                                           |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_Async_Reset.sync_reset_reg_0                                                                                                    |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                                                                     |                2 |              2 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                        | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                               | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                  | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                    |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/gtwiz_userclk_rx_reset_in                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_link/r_loop[9].Vbyone_Rx_Link_i/Rx_Aligner/sel_i__0                                                                                                                                                                                      | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                1 |              2 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/DECODER_INST/E[0]                                                                                                                                                                                                                           | vx1_vio/inst/PROBE_IN_WIDTH_INST/addr_count[2]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                              |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                 | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                    | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                  |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_intc_0/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                       |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                       |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_intc_0/U0/INTC_CORE_I/REG_GEN[2].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                                       |                2 |              3 |         1.50 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                     | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                2 |              3 |         1.50 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                  | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                    | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                        | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/is_swx_I                                                                                                                                             |                2 |              3 |         1.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i00_in                                                                                                                                                                              | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i0                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                         | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                    | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |         2.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                     | CPU_block/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/E[0]                                                                                                                                                                                                              | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                               | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/E[0]                                                                                                                                                                                                              | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_reset/o_vx1rst                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                     | CPU_block/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                                                                                     |                2 |              4 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out[1]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[4]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[31].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__30_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1          |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[10].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__9_n_0                                            | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[12].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__11_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[20].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__19_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[8].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__7_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[9].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__8_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[26].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__25_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[24].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__23_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[18].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__17_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[27].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__26_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/PROBE_OUT_ALL_INST/wr_probe_out[1]                                                                                                                                                                                                          | vx1_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[25].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__24_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[29].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__28_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[30].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__29_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[28].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__27_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[13].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__12_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[23].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__22_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/rst_in0                                   |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_reset/FSM_onehot_state_reg_n_0_[0]                                                                                                                                                                                                                   | pwr_on_rst/ext_resetn_in                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[19].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__18_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[14].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__13_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/stable_reg_i_2_n_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[15].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__14_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[16].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__15_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[22].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__21_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__4_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__5_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[2]                     |                1 |              5 |         5.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                        |                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__6_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[17].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__16_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__3_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[0]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[21].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__20_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[1]                     |                1 |              5 |         5.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[11].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__10_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_GTPOWERGOOD[3]                     |                1 |              5 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/stable_reg_i_2_n_0                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_reset/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                                                                    | pwr_on_rst/ext_resetn_in                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                2 |              6 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                               |                2 |              6 |         3.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[26].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__25_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[26].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[24].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__23_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[24].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[27].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__26_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[27].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[6].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[25].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__24_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[25].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[29].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__28_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[29].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[30].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__29_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[30].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[28].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__27_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[28].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[7].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[31].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__30_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[31].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                3 |              7 |         2.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                     |                2 |              7 |         3.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                      | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                               |                1 |              7 |         7.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                     | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                             |                2 |              7 |         3.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                  | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[9].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__8_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[9].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[8].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__7_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[8].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[10].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__9_n_0                                            | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[10].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[11].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__10_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[11].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__5_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__3_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__6_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                      |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__4_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0                                             | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[12].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__11_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[12].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[13].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__12_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[13].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[14].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__13_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[14].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[15].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__14_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[15].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[16].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__15_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[16].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[17].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__16_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[17].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[18].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__17_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[18].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[19].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__18_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[19].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[22].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__21_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[22].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[23].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__22_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[23].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[20].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__19_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[20].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[5].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[21].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__20_n_0                                           | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[21].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                |                1 |              7 |         7.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                | vx1_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                2 |              8 |         4.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | ddr_rst_emul/cnt_256[7]_i_1_n_0                                                                                                                                                                                                                          | vx1_reset/o_ddrrst                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/rx_data[7]_i_1_n_0                                                                                                                                                                                                                    | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/r_fifo_data[7]_i_1_n_0                                                                                                                                                                                                                | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                      | vx1_vio/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                         |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |              8 |         2.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                1 |              8 |         8.00 |
| ~CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                                                                                                                                                                         | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                 |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/VID_4K.vid_tpg/dcnt[7]_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/r_fifo_data[7]_i_1__0_n_0                                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/rx_data[7]_i_1__0_n_0                                                                                                                                                                                                                 | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                              |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                4 |              9 |         2.25 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                1 |              9 |         9.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                3 |              9 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                |                5 |              9 |         1.80 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                4 |              9 |         2.25 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/start_reg_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                  | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                3 |              9 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[1].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[1].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                         |                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                    |                1 |             10 |        10.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                      | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                       | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                       | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                       | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                | vx1_debug/vx1_vid_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                               |                4 |             10 |         2.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[0].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[24].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[19].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                | vx1_link/vx1_tx_link/t_loop[19].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | pwr_on_rst/sel                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                         |                2 |             11 |         5.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                              |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                3 |             12 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                              |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Timing/u_besr/fsbe_i                                                                                                                                                                                 | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                2 |             12 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                3 |             12 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                3 |             12 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                         |                4 |             13 |         3.25 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                7 |             13 |         1.86 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address[29]_i_1_n_0                                                                                                                                                                       | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_reset/o_vx1rst                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                2 |             16 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vtotal[15]_i_1_n_0                                                                                                                                                                                                                             | vx1_debug/fcnt                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                          | vx1_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                              |                2 |             16 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                5 |             16 |         3.20 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/fcnt                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/dstr[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/dstr[15]_i_1_n_0                                                                                                                                                                                                                               | vx1_debug/vtotal[15]_i_1_n_0                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/hact[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/htotal[15]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/htotal[15]_i_1_n_0                                                                                                                                                                                                                             | vx1_debug/vtotal[15]_i_1_n_0                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/VID_4K.vid_tpg/vcnt[15]_i_2_n_0                                                                                                                                                                                                                | vx1_debug/VID_4K.vid_tpg/vcnt[15]_i_1_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                              |                3 |             16 |         5.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               16 |             16 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               14 |             16 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/htotal[15]_i_1_n_0                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/VID_4K.vid_tpg/hcnt[15]_i_1_n_0                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/de_s[0]                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_2[0]                                                                                                                                   | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             17 |         5.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             17 |         5.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                      |               11 |             17 |         1.55 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                2 |             18 |         9.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                              |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                              |                4 |             18 |         4.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | CPU_block/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                6 |             19 |         3.17 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[20].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[30].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[15].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[18].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[3].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[7].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[8].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[23].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[25].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[16].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[31].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[17].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[2].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[26].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[22].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[5].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[24].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[1].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[6].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[9].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[21].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[4].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[19].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[14].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[13].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[12].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[11].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[10].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[0].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                            |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[27].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[28].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/r_loop[29].Vbyone_Rx_Link_i/Rxphycon/counter_reset                                                                                                                                                                           |                4 |             20 |         5.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/tx_length                                                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/tx_length                                                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                5 |             21 |         4.20 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      |                                                                                                                                                                                                                                                          | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                              |                2 |             23 |        11.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/SI5386_1ST_wr                                                                                                                                                                                                                                    | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/SI5386_1ST_wr_pre0                                                                                                                                                                                                                               | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/SI5386_2ND_wr                                                                                                                                                                                                                                    | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_fifo_rd_en_reg[0]                                                                                                                                               | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                4 |             24 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_fifo_rd_en_reg[0]                                                                                                                                               | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                4 |             24 |         6.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/SI5386_2ND_wr_pre0                                                                                                                                                                                                                               | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             24 |         6.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                         | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/clear                                                                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                4 |             28 |         7.00 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_reset/t_cnt[27]_i_1_n_0                                                                                                                                                                                                                              | pwr_on_rst/ext_resetn_in                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                      | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                2 |             28 |        14.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                            |                8 |             31 |         3.88 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[18][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               29 |             32 |         1.10 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[40][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[3][31]_i_1_n_0                                                                                                                                                                                                                            | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[39][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[38][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[37][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[11][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               30 |             32 |         1.07 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[35][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[34][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[32][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[31][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[2][31]_i_1_n_0                                                                                                                                                                                                                            | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]         |               32 |             32 |         1.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[7][31]_i_1_n_0                                                                                                                                                                                                                            | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/rst0                                                                                                                                                                                                                   |                3 |             32 |        10.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_debug/vtotal[15]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                     |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                              | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_reset/o_ddrrst                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_1st/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[47][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[46][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/si5386_2nd/spi_fifo/spi_fifo_i/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[13][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[44][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[58][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[6][31]_i_1_n_0                                                                                                                                                                                                                            | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[20][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[1][31]_i_1_n_0                                                                                                                                                                                                                            | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[10][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[21][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[48][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[23][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[26][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[14][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[17][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               29 |             32 |         1.10 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[27][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[29][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[30][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[61][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               29 |             32 |         1.10 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[63][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[45][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[60][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[33][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[15][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[42][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[41][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[59][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[50][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         |                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[36][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                     | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[52][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               22 |             32 |         1.45 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[51][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                              |                7 |             32 |         4.57 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[54][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/stable_reg_i_1__0_n_0                                                                                                                                                                                                     | vx1_link/vx1_tx_link/Reset_Blk/stable_reg_i_2_n_0                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                        | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/rd_en_delay[1]                                                                                                                                                                                                                                   | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[53][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[16][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[28][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               30 |             32 |         1.07 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[55][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               27 |             32 |         1.19 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[43][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[57][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[62][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               24 |             32 |         1.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[24][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               29 |             32 |         1.10 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[56][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                5 |             32 |         6.40 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[31]_i_2_n_0                                                                                                                                                                     | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[31]_i_1_n_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[49][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[25][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               25 |             32 |         1.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[22][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[12][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             32 |         1.14 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                       | CPU_block/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                |               10 |             32 |         3.20 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[19][31]_i_1_n_0                                                                                                                                                                                                                           | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               23 |             32 |         1.39 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          | vx1_link/vx1_rx_link/Reset_Blk/sel                                                                                                                                                                                                                       | vx1_reset/o_vx1rst                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               17 |             33 |         1.94 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                  |               12 |             33 |         2.75 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                               |                5 |             34 |         6.80 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               14 |             35 |         2.50 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[9][0]_i_1_n_0                                                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               26 |             36 |         1.38 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |               12 |             36 |         3.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | pll_spi/mem_hw[5][0]_i_1_n_0                                                                                                                                                                                                                             | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               28 |             36 |         1.29 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                6 |             38 |         6.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                7 |             40 |         5.71 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                7 |             40 |         5.71 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                7 |             40 |         5.71 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                9 |             40 |         4.44 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                7 |             40 |         5.71 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[31].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[3].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[4].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[5].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[6].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[30].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[7].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[8].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[9].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[29].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[2].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[26].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[27].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_rx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[28].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[0].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |               11 |             40 |         3.64 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[10].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[11].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[12].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[13].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |               17 |             40 |         2.35 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[14].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |               11 |             40 |         3.64 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[15].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |               12 |             40 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[16].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                8 |             40 |         5.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[17].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |               12 |             40 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[18].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |               12 |             40 |         3.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[19].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                  | vx1_link/vx1_tx_align_buff/buff[1].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |               10 |             40 |         4.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[20].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                4 |             40 |        10.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[21].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                5 |             40 |         8.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[22].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[23].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                3 |             40 |        13.33 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[24].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                6 |             40 |         6.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | vx1_link/vx1_tx_align_buff/buff[25].rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                        |                7 |             40 |         5.71 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[1].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               10 |             42 |         4.20 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               10 |             42 |         4.20 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                4 |             42 |        10.50 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                8 |             43 |         5.38 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               14 |             46 |         3.29 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      | CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               13 |             47 |         3.62 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               13 |             49 |         3.77 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               13 |             49 |         3.77 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               13 |             49 |         3.77 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               11 |             49 |         4.45 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               10 |             54 |         5.40 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                9 |             56 |         6.22 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               11 |             60 |         5.45 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               11 |             61 |         5.55 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                               | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               16 |             62 |         3.88 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[24].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |                7 |             62 |         8.86 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                |               27 |             63 |         2.33 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                      |                                                                                                                                                                                                                                                   |               10 |             64 |         6.40 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/rst_x[31]                                                                                                                                                                                                              |               28 |             64 |         2.29 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[0].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |                6 |             64 |        10.67 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_align_buff/rst_x[31]                                                                                                                                                                                                              |               31 |             64 |         2.06 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               29 |             65 |         2.24 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[19].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               11 |             68 |         6.18 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               13 |             69 |         5.31 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               13 |             72 |         5.54 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               12 |             72 |         6.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               17 |             73 |         4.29 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               18 |             75 |         4.17 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               22 |             76 |         3.45 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               18 |             76 |         4.22 |
|  CPU_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               25 |             79 |         3.16 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               17 |             79 |         4.65 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               11 |             90 |         8.18 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               13 |             91 |         7.00 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                         | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                            |               37 |             93 |         2.51 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               20 |             93 |         4.65 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               24 |            103 |         4.29 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               27 |            104 |         3.85 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | CPU_block/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               46 |            117 |         2.54 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                                  |               32 |            121 |         3.78 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          | vx1_vio/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                              |               32 |            121 |         3.78 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_vio/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               54 |            121 |         2.24 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               17 |            124 |         7.29 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               24 |            124 |         5.17 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]         |               74 |            128 |         1.73 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_align_buff/rst_x[31]                                                                                                                                                                                                              |               57 |            128 |         2.25 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | pwr_on_rst/ext_resetn_in                                                                                                                                                                                                                          |               14 |            132 |         9.43 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               30 |            133 |         4.43 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                  |               36 |            160 |         4.44 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/AR[0]                                                                                                                                                                                 |               28 |            170 |         6.07 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |               88 |            423 |         4.81 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |              151 |            647 |         4.28 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             | vx1_debug/vx1_vid_ila/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               74 |           1041 |        14.07 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                                                         |              234 |           1088 |         4.65 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/PHYCLK_RESET                                                                                                                                                                                                       |              180 |           1184 |         6.58 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_tx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |              375 |           1664 |         4.44 |
|  FPGA_50MHz_IBUF_BUFG                                                                                                                                                                                                          |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/Reset_Blk/LCLK_RESET                                                                                                                                                                                                         |              401 |           1696 |         4.23 |
|  CPU_block/clk_wiz_1/inst/clk_out1                                                                                                                                                                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |              490 |           2514 |         5.13 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          | vx1_link/vx1_rx_link/Reset_Blk/PCLK_RESET                                                                                                                                                                                                         |             1408 |           7860 |         5.58 |
|  vx1_phy/VID_8K_OR_4K_120.vx1_phy/inst/gen_gtwizard_gthe4_top.vx1_phy_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |              848 |           8115 |         9.57 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


