// Seed: 1393566300
module module_0 (
    input  uwire   id_0,
    output supply1 id_1
);
  assign id_1 = (1);
  assign id_1 = -1;
  wire [-1 : -1] id_3;
endmodule
module module_1 (
    inout tri id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    input supply0 id_5
);
  assign id_0 = id_3 && 1 && 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  logic id_7;
endmodule
module module_2 (
    output tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    input tri1 id_6,
    input wire id_7
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire ["" : -1 'b0] id_10;
endmodule
