verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/shifter_13.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/seven_seg_7.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/decoder_8.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/counter_9.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/counter_6.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/compare_11.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/boolean_12.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/adder_10.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/slowCount_3.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/alu_4.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/alufn_count_5.v"
verilog work "C:/Users/jieha/OneDrive/Desktop/SUTD/16-bit ALU/work/planAhead/16-bit ALU/16-bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
