
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.BasicTypes.all;
use work.Helpers.all;

use work.ArchDefs.all;
use work.InstructionState.all;
use work.CoreConfig.all;
use work.PipelineGeneral.all;
use work.LogicFront.all;


entity UnitFront is
	port(
		clk: in std_logic;
		reset: in std_logic;
		en: in std_logic;
										
		iin: in WordArray(0 to FETCH_WIDTH-1);

		-- Interface PC to front
		pcDataIn: in ControlPacket;
		  
		frontAccepting: out std_logic;

		bqAccepting: in std_logic;
		bpSending: out std_logic;
        bpData: out ControlPacketArray(0 to FETCH_WIDTH-1);

		-- Interface front to renaming
		renameAccepting: in std_logic;		
		dataOut: out BufferEntryArray; 
		lastSending: out std_logic;
		-------
		
		frontEventSignal: out std_logic;
		frontCausing: out ExecResult;

		execCausing: in ExecResult;
		lateCausing: in ExecResult;
		
		execEventSignal: in std_logic;
		lateEventSignal: in std_logic;
		lateEventSetPC: in std_logic;
		
		dbState: in DbCoreState		
	);
end UnitFront;


architecture Behavioral of UnitFront is
	signal resetSig, enSig: std_logic := '0';							

    signal dummyBP0, dummyBP1: std_logic_vector(0 to FETCH_WIDTH-1) := (others => '0'); -- Results from BP

	signal fetchedLine0, fetchedLine1: WordArray(0 to FETCH_WIDTH-1) := (others => (others => '0'));

	signal full0, full1, sendingOutFetch0, sendingOutFetch1, bufferAccepting, sendingToEarlyBranch, fullBr, fullBt, earlyBranchSending, sendingToBuffer, sendingToBranchTransfer,
           pcEn, fetchStall, frontBranchEvent, killAll, killAllOrFront, sendingOutBuffer, sendingToBQ,
	                                                                                                    ch0, ch1, ch2, ch3, ch4, ch5, ch6, ch7: std_logic := '0';
    signal stageDataInFetch0, stageDataOutFetch0, stageDataOutFetch1, earlyBranchIn, earlyBranchOut: ControlPacket := DEFAULT_CONTROL_PACKET;

	signal predictedAddress, predictedAddressNext, frontTarget: Mword := (others => '0');

    signal bqDataSig, bqDataSigPre: ControlPacketArray(0 to FETCH_WIDTH-1) := (others => DEFAULT_CONTROL_PACKET);
	signal dataToIbuffer, ibufDataOut: BufferEntryArray := (others => DEFAULT_BUFFER_ENTRY);


	   procedure DB_trackSeqNum(arr: BufferEntryArray) is
       begin
           -- pragma synthesis off
           if DB_OP_TRACKING then
               for i in arr'range loop
                   if arr(i).dbInfo.seqNum = DB_TRACKED_SEQ_NUM then
                       report "";
                       report "DEBUG: Tracked seqNum assigned: " & --integer'image(slv2u(DB_TRACKED_SEQ_NUM));
                                                                            work.CpuText.slv2hex(DB_TRACKED_SEQ_NUM);

                       report "";
                   end if;
               end loop;
           end if;
           -- pragma synthesis on
       end procedure;

begin
	killAll <= execEventSignal or lateEventSignal;
    killAllOrFront <= killAll or frontBranchEvent;

	fetchedLine0 <= iin;
    pcEn <= pcDataIn.controlInfo.full;

    process(clk)
    begin
        if rising_edge(clk) then

            -- Stage F0
            stageDataOutFetch0 <= stageDataInFetch0;
            -- fetchedLine0: assigned async
            full0 <= bool2std(pcEn = '1') and not killAllOrFront;

            -- Stage F1
            stageDataOutFetch1 <= stageDataOutFetch0;
            fetchedLine1 <= fetchedLine0;
            full1 <= sendingOutFetch0 and not killAllOrFront;          -- F1

            -- Stage Ibuf/BrEval
			predictedAddress <= predictedAddressNext;

            earlyBranchOut <= earlyBranchIn;
            fullBr <= sendingOutFetch1 and not killAll;                -- F2
            fullBt <= bool2std(sendingToBranchTransfer = '1') and not killAll; -- F2

            bqDataSig <= bqDataSigPre;

            if sendingToBuffer = '1' then
                DB_trackSeqNum(dataToIbuffer);   
            end if;

        end if;
    end process;

    stageDataInFetch0.ip <= pcDataIn.ip;
    stageDataInFetch0.target <= pcDataIn.target;
    stageDataInFetch0.dbInfo <= pcDataIn.dbInfo;

    sendingOutFetch0 <= full0 and not killAllOrFront;

    sendingOutFetch1 <= full1 and not killAllOrFront;

    earlyBranchSending <= fullBr and not killAll;
    sendingToBQ <= fullBt and not killAll;

    sendingToEarlyBranch <= sendingOutFetch1;


    predictedAddressNext <= lateCausing.value when lateEventSetPC = '1'
                       else execCausing.value when execEventSignal = '1'
                       else frontTarget       when frontBranchEvent = '1'
                       else earlyBranchIn.target when sendingToEarlyBranch = '1'
                       else predictedAddress;

	sendingToBuffer <= sendingOutFetch1 and not fetchStall;


	LEGACY: block
    	signal fetchedLine1_Sh: WordArray(0 to FETCH_WIDTH-1) := (others => (others => '0'));
        signal groupShift: SmallNumber := sn(0);
        signal nW: natural := 0;

        signal hasBranch: std_logic := '0';
        signal toBQ: ControlPacketArray(0 to FETCH_WIDTH-1) := (others => DEFAULT_CONTROL_PACKET);
	    signal decodedEA: BufferEntryArray := (others => DEFAULT_BUFFER_ENTRY);

        signal decodeCounter, decodeCounterNext: Word := (others => '0'); -- DB
        
        function shiftLine(fetchedLine: WordArray; shift: SmallNumber) return WordArray is
            variable res: WordArray(0 to FETCH_WIDTH-1) := fetchedLine;
            variable sh: natural := slv2u(shift(LOG2_PIPE_WIDTH-1 downto 0));
        begin
            for i in 0 to FETCH_WIDTH-1 loop
                if i + sh > FETCH_WIDTH-1 then
                    res(i) := fetchedLine(FETCH_WIDTH-1);
                else
                    res(i) := fetchedLine(i + sh);
                end if;
            end loop;

            return res;
        end function;

	begin
        decodeCounterNext <= addInt(decodeCounter, countOnes(extractFullMask(dataToIbuffer))) when sendingToBuffer = '1' else decodeCounter;

        process(clk)
        begin
            if rising_edge(clk) then
                decodeCounter <= decodeCounterNext;
            end if;
        end process;

        earlyBranchIn <= getEarlyEvent(fetchedLine1, stageDataOutFetch1.target, predictedAddress, fetchStall, sendingOutFetch1);

        -- ALIGN_BITS-1 downto 0               ALIGN_BITS+1 downto 2
        groupShift(LOG2_PIPE_WIDTH-1 downto 0) <= predictedAddress(LOG2_PIPE_WIDTH+1 downto 2);
        --groupShift(1 downto 0) <= predictedAddress(3 downto 2);
        nW <= slv2u(earlyBranchIn.tags.bqPointer) + 1 - slv2u(groupShift);

--        fetchedLine1_Sh2 <= fetchedLine1                                                               when groupShift(1 downto 0) = "00"
--                    else   fetchedLine1(1 to 3) & fetchedLine1(3)                                     when groupShift(1 downto 0) = "01"
--                    else   fetchedLine1(2 to 3) & fetchedLine1(3) & fetchedLine1(3)                   when groupShift(1 downto 0) = "10"
--                    else   fetchedLine1(3 to 3) & fetchedLine1(3) & fetchedLine1(3) & fetchedLine1(3) when groupShift(1 downto 0) = "11";
        
        fetchedLine1_Sh <= shiftLine(fetchedLine1, groupShift);
        
        decodedEA <= decodeGroup(fetchedLine1_Sh, nW, predictedAddress, stageDataOutFetch1);
        dataToIbuffer <= assignSeqNum(decodedEA, decodeCounter, stageDataOutFetch1); -- TODO: DB (decodeCounter incremented per instruction)

        hasBranch <= groupHasBranch(dataToIbuffer);

        toBQ <= getControlA(fetchedLine1_Sh, nW, predictedAddress, hasBranch);
        bqDataSigPre <= assignSeqNum(toBQ, decodeCounter); -- TODO: DB
    end block;

	sendingToBranchTransfer <= sendingToBuffer;

	SUBUNIT_IBUFFER: entity work.InstructionBuffer(Implem)
	port map(
		clk => clk, reset => resetSig, en => enSig,
		
		prevSending => sendingToBuffer,
		nextAccepting => renameAccepting,
		stageDataIn => dataToIbuffer,
		acceptingOut => bufferAccepting,
		sendingOut => sendingOutBuffer,
		stageDataOut => ibufDataOut,
		
		execEventSignal => killAll
	);


	fetchStall <= sendingOutFetch1 and (not bufferAccepting or not bqAccepting);

	frontBranchEvent <= earlyBranchOut.controlInfo.newEvent and earlyBranchSending;
    frontTarget <= earlyBranchOut.target;

    -- Outputs 

    -- Pipeline (F2) (may be delayed any number of cycles)
	lastSending <= sendingOutBuffer;
    dataOut <= ibufDataOut;
    
    -- Pipeline F2    
    bpData <= bqDataSig;
    bpSending <= sendingToBQ;

    -- Events
	frontEventSignal <= frontBranchEvent;	
    frontCausing.full <= frontBranchEvent;
    frontCausing.value <= frontTarget;

    -- 	Pipeline backwards
	frontAccepting <= '1';

end Behavioral;
