

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_3'
================================================================
* Date:           Tue Dec  6 19:10:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset" [clefia.c:165]   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %rk_offset_read" [clefia.c:165]   --->   Operation 11 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln165" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 8" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %rk_offset_read, i8 1" [clefia.c:121]   --->   Operation 16 'add' 'add_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 17 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rk_addr_16 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 18 'getelementptr' 'rk_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i8 %src, i64 0, i64 9" [clefia.c:121]   --->   Operation 19 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%src_load_1 = load i4 %src_addr_1" [clefia.c:124]   --->   Operation 20 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [clefia.c:124]   --->   Operation 21 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 22 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 23 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 24 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_1 = load i4 %src_addr_1" [clefia.c:124]   --->   Operation 25 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_16" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_1, i8 %src_load_1" [clefia.c:124]   --->   Operation 27 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln121_24 = add i8 %rk_offset_read, i8 2" [clefia.c:121]   --->   Operation 28 'add' 'add_ln121_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln121_59 = zext i8 %add_ln121_24" [clefia.c:121]   --->   Operation 29 'zext' 'zext_ln121_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_17 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_59" [clefia.c:121]   --->   Operation 30 'getelementptr' 'rk_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i8 %src, i64 0, i64 10" [clefia.c:121]   --->   Operation 31 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%src_load_2 = load i4 %src_addr_2" [clefia.c:124]   --->   Operation 32 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln121_25 = add i8 %rk_offset_read, i8 3" [clefia.c:121]   --->   Operation 34 'add' 'add_ln121_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln121_60 = zext i8 %add_ln121_25" [clefia.c:121]   --->   Operation 35 'zext' 'zext_ln121_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rk_addr_18 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_60" [clefia.c:121]   --->   Operation 36 'getelementptr' 'rk_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i8 %src, i64 0, i64 11" [clefia.c:121]   --->   Operation 37 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%src_load_3 = load i4 %src_addr_3" [clefia.c:124]   --->   Operation 38 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [clefia.c:124]   --->   Operation 39 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:114]   --->   Operation 40 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 41 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:114]   --->   Operation 42 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_1, i4 %dst_addr_1" [clefia.c:117]   --->   Operation 43 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%src_load_2 = load i4 %src_addr_2" [clefia.c:124]   --->   Operation 44 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_17" [clefia.c:124]   --->   Operation 45 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln124_31 = xor i8 %rk_load_2, i8 %src_load_2" [clefia.c:124]   --->   Operation 46 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%src_load_3 = load i4 %src_addr_3" [clefia.c:124]   --->   Operation 47 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_18" [clefia.c:124]   --->   Operation 48 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_3, i8 %src_load_3" [clefia.c:124]   --->   Operation 49 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 50 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 51 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 52 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 53 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 54 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 55 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:114]   --->   Operation 56 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_2, i4 %dst_addr_2" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:114]   --->   Operation 58 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_3, i4 %dst_addr_3" [clefia.c:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 60 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 61 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_31" [clefia.c:175]   --->   Operation 62 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 63 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 64 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 65 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 66 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 67 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [clefia.c:131]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_1, i8 14" [clefia.c:132]   --->   Operation 69 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1" [clefia.c:131]   --->   Operation 70 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 71 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 72 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_8" [clefia.c:134]   --->   Operation 73 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 74 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%xor_ln132_1 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 75 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %tmp_9, i8 %xor_ln132_1, i8 %x_assign_3" [clefia.c:131]   --->   Operation 76 'select' 'select_ln131_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i8 %select_ln131_1" [clefia.c:134]   --->   Operation 77 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7" [clefia.c:134]   --->   Operation 78 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_10" [clefia.c:134]   --->   Operation 79 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6" [clefia.c:131]   --->   Operation 80 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%xor_ln132_2 = xor i8 %x_assign_6, i8 14" [clefia.c:132]   --->   Operation 81 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %tmp_11, i8 %xor_ln132_2, i8 %x_assign_6" [clefia.c:131]   --->   Operation 82 'select' 'select_ln131_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i8 %select_ln131_2" [clefia.c:134]   --->   Operation 83 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7" [clefia.c:134]   --->   Operation 84 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 85 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%xor_ln132_7 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 86 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_7 = select i1 %tmp_21, i8 %xor_ln132_7, i8 %z" [clefia.c:131]   --->   Operation 87 'select' 'select_ln131_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i8 %select_ln131_7" [clefia.c:134]   --->   Operation 88 'trunc' 'trunc_ln134_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7" [clefia.c:134]   --->   Operation 89 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_22" [clefia.c:134]   --->   Operation 90 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 6" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%xor_ln132_8 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_8 = select i1 %tmp_23, i8 %xor_ln132_8, i8 %x_assign_4" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i8 %select_ln131_8" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_24" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%xor_ln132_9 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_9 = select i1 %tmp_25, i8 %xor_ln132_9, i8 %x_assign_5" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i8 %select_ln131_9" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_3, i8 %x_assign_4" [clefia.c:180]   --->   Operation 102 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 103 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 104 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 104 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%xor_ln132_3 = xor i8 %z_2, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_3 = select i1 %tmp_13, i8 %xor_ln132_3, i8 %z_2" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i8 %select_ln131_3" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_14" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%xor_ln132_4 = xor i8 %z_3, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_4 = select i1 %tmp_15, i8 %xor_ln132_4, i8 %z_3" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i8 %select_ln131_4" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_16" [clefia.c:134]   --->   Operation 116 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 6" [clefia.c:131]   --->   Operation 117 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%xor_ln132_5 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 118 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_5 = select i1 %tmp_17, i8 %xor_ln132_5, i8 %x_assign_1" [clefia.c:131]   --->   Operation 119 'select' 'select_ln131_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i8 %select_ln131_5" [clefia.c:134]   --->   Operation 120 'trunc' 'trunc_ln134_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7" [clefia.c:134]   --->   Operation 121 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_18" [clefia.c:134]   --->   Operation 122 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6" [clefia.c:131]   --->   Operation 123 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%xor_ln132_6 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 124 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_6 = select i1 %tmp_19, i8 %xor_ln132_6, i8 %x_assign_2" [clefia.c:131]   --->   Operation 125 'select' 'select_ln131_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i8 %select_ln131_6" [clefia.c:134]   --->   Operation 126 'trunc' 'trunc_ln134_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7" [clefia.c:134]   --->   Operation 127 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6" [clefia.c:131]   --->   Operation 128 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%xor_ln132_10 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 129 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_10 = select i1 %tmp_27, i8 %xor_ln132_10, i8 %x_assign_s" [clefia.c:131]   --->   Operation 130 'select' 'select_ln131_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i8 %select_ln131_10" [clefia.c:134]   --->   Operation 131 'trunc' 'trunc_ln134_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7" [clefia.c:134]   --->   Operation 132 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_28" [clefia.c:134]   --->   Operation 133 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 6" [clefia.c:131]   --->   Operation 134 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%xor_ln132_11 = xor i8 %x_assign_7, i8 14" [clefia.c:132]   --->   Operation 135 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_11 = select i1 %tmp_29, i8 %xor_ln132_11, i8 %x_assign_7" [clefia.c:131]   --->   Operation 136 'select' 'select_ln131_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i8 %select_ln131_11" [clefia.c:134]   --->   Operation 137 'trunc' 'trunc_ln134_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7" [clefia.c:134]   --->   Operation 138 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i8 %src, i64 0, i64 12" [clefia.c:121]   --->   Operation 139 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (2.32ns)   --->   "%src_load_4 = load i4 %src_addr_4" [clefia.c:124]   --->   Operation 140 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i8 %src, i64 0, i64 13" [clefia.c:121]   --->   Operation 141 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [2/2] (2.32ns)   --->   "%src_load_5 = load i4 %src_addr_5" [clefia.c:124]   --->   Operation 142 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_12" [clefia.c:134]   --->   Operation 143 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_20" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_26" [clefia.c:134]   --->   Operation 145 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_30" [clefia.c:134]   --->   Operation 146 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:121]   --->   Operation 147 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/2] (2.32ns)   --->   "%src_load_4 = load i4 %src_addr_4" [clefia.c:124]   --->   Operation 148 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_36 = xor i8 %src_load_4, i8 %x_assign_s" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_36, i8 %z" [clefia.c:124]   --->   Operation 150 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_38 = xor i8 %x_assign_1, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 151 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_32)   --->   "%xor_ln124_39 = xor i8 %xor_ln124_38, i8 %or_ln" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_32 = xor i8 %xor_ln124_39, i8 %xor_ln124_37" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_32, i4 %dst_addr_4" [clefia.c:124]   --->   Operation 154 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:121]   --->   Operation 155 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/2] (2.32ns)   --->   "%src_load_5 = load i4 %src_addr_5" [clefia.c:124]   --->   Operation 156 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_40 = xor i8 %src_load_5, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 157 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_41 = xor i8 %xor_ln124_40, i8 %z_1" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_42 = xor i8 %x_assign_1, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_33)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_42, i8 %x_assign_s" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_33 = xor i8 %xor_ln124_43, i8 %xor_ln124_41" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_33, i4 %dst_addr_5" [clefia.c:124]   --->   Operation 162 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i8 %src, i64 0, i64 14" [clefia.c:121]   --->   Operation 163 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%src_load_6 = load i4 %src_addr_6" [clefia.c:124]   --->   Operation 164 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i8 %src, i64 0, i64 15" [clefia.c:121]   --->   Operation 165 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (2.32ns)   --->   "%src_load_7 = load i4 %src_addr_7" [clefia.c:124]   --->   Operation 166 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:121]   --->   Operation 167 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/2] (2.32ns)   --->   "%src_load_6 = load i4 %src_addr_6" [clefia.c:124]   --->   Operation 168 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_44 = xor i8 %z_2, i8 %src_load_6" [clefia.c:124]   --->   Operation 169 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_45 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 170 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_46 = xor i8 %xor_ln124_45, i8 %xor_ln180" [clefia.c:124]   --->   Operation 171 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_34 = xor i8 %xor_ln124_46, i8 %xor_ln124_44" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_34, i4 %dst_addr_6" [clefia.c:124]   --->   Operation 173 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:121]   --->   Operation 174 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (2.32ns)   --->   "%src_load_7 = load i4 %src_addr_7" [clefia.c:124]   --->   Operation 175 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_47 = xor i8 %z_3, i8 %src_load_7" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_48 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_48, i8 %xor_ln180" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_35 = xor i8 %xor_ln124_49, i8 %xor_ln124_47" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_35, i4 %dst_addr_7" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 181 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
zext_ln165       (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_16       (getelementptr ) [ 0010000000]
src_addr_1       (getelementptr ) [ 0010000000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
src_load_1       (load          ) [ 0000000000]
rk_load_1        (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0001000000]
add_ln121_24     (add           ) [ 0000000000]
zext_ln121_59    (zext          ) [ 0000000000]
rk_addr_17       (getelementptr ) [ 0001000000]
src_addr_2       (getelementptr ) [ 0001000000]
add_ln121_25     (add           ) [ 0000000000]
zext_ln121_60    (zext          ) [ 0000000000]
rk_addr_18       (getelementptr ) [ 0001000000]
src_addr_3       (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_1       (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
src_load_2       (load          ) [ 0000000000]
rk_load_2        (load          ) [ 0000000000]
xor_ln124_31     (xor           ) [ 0000100000]
src_load_3       (load          ) [ 0000000000]
rk_load_3        (load          ) [ 0000000000]
xor_ln124_3      (xor           ) [ 0000100000]
zext_ln173       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0000100000]
zext_ln174       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0000100000]
dst_addr_2       (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_3       (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
z                (load          ) [ 0111111110]
z_1              (load          ) [ 0111111110]
zext_ln175       (zext          ) [ 0000000000]
clefia_s1_addr_1 (getelementptr ) [ 0100010000]
zext_ln176       (zext          ) [ 0000000000]
clefia_s0_addr_1 (getelementptr ) [ 0100010000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_8            (bitselect     ) [ 0000000000]
x_assign_3       (bitconcatenate) [ 0000000000]
tmp_9            (bitselect     ) [ 0000000000]
xor_ln132_1      (xor           ) [ 0000000000]
select_ln131_1   (select        ) [ 0000000000]
trunc_ln134_1    (trunc         ) [ 0000000000]
tmp_10           (bitselect     ) [ 0000000000]
x_assign_6       (bitconcatenate) [ 0000000000]
tmp_11           (bitselect     ) [ 0000000000]
xor_ln132_2      (xor           ) [ 0000000000]
select_ln131_2   (select        ) [ 0000000000]
trunc_ln134_2    (trunc         ) [ 0111111110]
tmp_12           (bitselect     ) [ 0111111110]
tmp_21           (bitselect     ) [ 0000000000]
xor_ln132_7      (xor           ) [ 0000000000]
select_ln131_7   (select        ) [ 0000000000]
trunc_ln134_7    (trunc         ) [ 0000000000]
tmp_22           (bitselect     ) [ 0000000000]
x_assign_4       (bitconcatenate) [ 0000000000]
tmp_23           (bitselect     ) [ 0000000000]
xor_ln132_8      (xor           ) [ 0000000000]
select_ln131_8   (select        ) [ 0000000000]
trunc_ln134_8    (trunc         ) [ 0000000000]
tmp_24           (bitselect     ) [ 0000000000]
x_assign_5       (bitconcatenate) [ 0000000000]
tmp_25           (bitselect     ) [ 0000000000]
xor_ln132_9      (xor           ) [ 0000000000]
select_ln131_9   (select        ) [ 0000000000]
trunc_ln134_9    (trunc         ) [ 0111111110]
tmp_26           (bitselect     ) [ 0111111110]
xor_ln180        (xor           ) [ 0111111111]
z_2              (load          ) [ 0111101111]
z_3              (load          ) [ 0111101111]
tmp_13           (bitselect     ) [ 0000000000]
xor_ln132_3      (xor           ) [ 0000000000]
select_ln131_3   (select        ) [ 0000000000]
trunc_ln134_3    (trunc         ) [ 0000000000]
tmp_14           (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0011101110]
tmp_15           (bitselect     ) [ 0000000000]
xor_ln132_4      (xor           ) [ 0000000000]
select_ln131_4   (select        ) [ 0000000000]
trunc_ln134_4    (trunc         ) [ 0000000000]
tmp_16           (bitselect     ) [ 0000000000]
x_assign_1       (bitconcatenate) [ 0011101110]
tmp_17           (bitselect     ) [ 0000000000]
xor_ln132_5      (xor           ) [ 0000000000]
select_ln131_5   (select        ) [ 0000000000]
trunc_ln134_5    (trunc         ) [ 0000000000]
tmp_18           (bitselect     ) [ 0000000000]
x_assign_2       (bitconcatenate) [ 0000000000]
tmp_19           (bitselect     ) [ 0000000000]
xor_ln132_6      (xor           ) [ 0000000000]
select_ln131_6   (select        ) [ 0000000000]
trunc_ln134_6    (trunc         ) [ 0011101110]
tmp_20           (bitselect     ) [ 0011101110]
tmp_27           (bitselect     ) [ 0000000000]
xor_ln132_10     (xor           ) [ 0000000000]
select_ln131_10  (select        ) [ 0000000000]
trunc_ln134_10   (trunc         ) [ 0000000000]
tmp_28           (bitselect     ) [ 0000000000]
x_assign_7       (bitconcatenate) [ 0000000000]
tmp_29           (bitselect     ) [ 0000000000]
xor_ln132_11     (xor           ) [ 0000000000]
select_ln131_11  (select        ) [ 0000000000]
trunc_ln134_11   (trunc         ) [ 0011101110]
tmp_30           (bitselect     ) [ 0011101110]
src_addr_4       (getelementptr ) [ 0000100010]
src_addr_5       (getelementptr ) [ 0000100010]
or_ln            (bitconcatenate) [ 0100000001]
or_ln134_4       (bitconcatenate) [ 0100000001]
or_ln134_7       (bitconcatenate) [ 0100000001]
or_ln134_9       (bitconcatenate) [ 0100000001]
dst_addr_4       (getelementptr ) [ 0000000000]
src_load_4       (load          ) [ 0000000000]
xor_ln124_36     (xor           ) [ 0000000000]
xor_ln124_37     (xor           ) [ 0000000000]
xor_ln124_38     (xor           ) [ 0000000000]
xor_ln124_39     (xor           ) [ 0000000000]
xor_ln124_32     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_5       (getelementptr ) [ 0000000000]
src_load_5       (load          ) [ 0000000000]
xor_ln124_40     (xor           ) [ 0000000000]
xor_ln124_41     (xor           ) [ 0000000000]
xor_ln124_42     (xor           ) [ 0000000000]
xor_ln124_43     (xor           ) [ 0000000000]
xor_ln124_33     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_addr_6       (getelementptr ) [ 0100000001]
src_addr_7       (getelementptr ) [ 0100000001]
dst_addr_6       (getelementptr ) [ 0000000000]
src_load_6       (load          ) [ 0000000000]
xor_ln124_44     (xor           ) [ 0000000000]
xor_ln124_45     (xor           ) [ 0000000000]
xor_ln124_46     (xor           ) [ 0000000000]
xor_ln124_34     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_7       (getelementptr ) [ 0000000000]
src_load_7       (load          ) [ 0000000000]
xor_ln124_47     (xor           ) [ 0000000000]
xor_ln124_48     (xor           ) [ 0000000000]
xor_ln124_49     (xor           ) [ 0000000000]
xor_ln124_35     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln186        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rk_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clefia_s1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clefia_s0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="rk_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rk_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="src_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
<pin id="77" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_1/1 src_load_2/2 src_load_3/2 src_load_4/7 src_load_5/7 src_load_6/8 src_load_7/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
<pin id="87" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_1/1 rk_load_2/2 rk_load_3/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="rk_addr_16_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="src_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rk_addr_17_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_17/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="src_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="rk_addr_18_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_18/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="dst_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="4" slack="0"/>
<pin id="154" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="dst_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="clefia_s1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_2/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="clefia_s0_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_1/3 z_3/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="dst_addr_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="dst_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="clefia_s1_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="clefia_s0_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="src_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="src_addr_5_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="dst_addr_4_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_4/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dst_addr_5_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_5/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="src_addr_6_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="src_addr_7_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="dst_addr_6_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_6/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="dst_addr_7_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_7/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 xor_ln124_31/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/2 xor_ln124_3/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 xor_ln124_31 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln165_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln121_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln121_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln121_24_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_24/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln121_59_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_59/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln121_25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_25/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln121_60_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_60/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln173_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln174_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln175_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln176_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln132_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln131_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln134_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="x_assign_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_3/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_9_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="xor_ln132_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_1/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln131_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln134_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_1/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_10_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="x_assign_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="7" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_6/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_11_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln132_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_2/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln131_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_2/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln134_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_12_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="4" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_21_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln132_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_7/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln131_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_7/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln134_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_7/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_22_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="4" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="x_assign_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_4/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_23_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln132_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="5" slack="0"/>
<pin id="548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_8/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln131_8_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_8/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln134_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_8/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_24_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="4" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="x_assign_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="7" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_5/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_25_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="0" index="2" bw="4" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln132_9_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_9/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln131_9_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="8" slack="0"/>
<pin id="597" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_9/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln134_9_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_9/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_26_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln180_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_13_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="4" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln132_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_3/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln131_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="0" index="2" bw="8" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_3/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln134_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_3/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_14_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="x_assign_s_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_15_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln132_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="5" slack="0"/>
<pin id="672" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_4/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln131_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_4/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln134_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_4/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_16_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="4" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="x_assign_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_1/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_17_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="xor_ln132_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="5" slack="0"/>
<pin id="714" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_5/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln131_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_5/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln134_5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_5/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_18_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="4" slack="0"/>
<pin id="733" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="x_assign_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_2/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_19_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="4" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="xor_ln132_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="0"/>
<pin id="756" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_6/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="select_ln131_6_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="0" index="2" bw="8" slack="0"/>
<pin id="763" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_6/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln134_6_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_6/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_20_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="0" index="2" bw="4" slack="0"/>
<pin id="775" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_27_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="0" index="2" bw="4" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xor_ln132_10_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_10/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln131_10_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="0"/>
<pin id="796" dir="0" index="2" bw="8" slack="0"/>
<pin id="797" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_10/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln134_10_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_10/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_28_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="8" slack="0"/>
<pin id="808" dir="0" index="2" bw="4" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="x_assign_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="7" slack="0"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_7/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_29_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="4" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="xor_ln132_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="5" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_11/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln131_11_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="0" index="2" bw="8" slack="0"/>
<pin id="839" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_11/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln134_11_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_11/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_30_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="4" slack="0"/>
<pin id="851" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="or_ln_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="7" slack="4"/>
<pin id="858" dir="0" index="2" bw="1" slack="4"/>
<pin id="859" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln134_4_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="7" slack="3"/>
<pin id="864" dir="0" index="2" bw="1" slack="3"/>
<pin id="865" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln134_7_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="7" slack="4"/>
<pin id="870" dir="0" index="2" bw="1" slack="4"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="or_ln134_9_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="7" slack="3"/>
<pin id="876" dir="0" index="2" bw="1" slack="3"/>
<pin id="877" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="xor_ln124_36_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="3"/>
<pin id="882" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_36/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="xor_ln124_37_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="4"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_37/8 "/>
</bind>
</comp>

<comp id="889" class="1004" name="xor_ln124_38_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="3"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_38/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="xor_ln124_39_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_39/8 "/>
</bind>
</comp>

<comp id="900" class="1004" name="xor_ln124_32_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_32/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="xor_ln124_40_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_40/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln124_41_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="4"/>
<pin id="916" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_41/8 "/>
</bind>
</comp>

<comp id="918" class="1004" name="xor_ln124_42_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="3"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_42/8 "/>
</bind>
</comp>

<comp id="923" class="1004" name="xor_ln124_43_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="3"/>
<pin id="926" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_43/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="xor_ln124_33_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_33/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="xor_ln124_44_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="4"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_44/9 "/>
</bind>
</comp>

<comp id="940" class="1004" name="xor_ln124_45_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="0" index="1" bw="8" slack="1"/>
<pin id="943" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_45/9 "/>
</bind>
</comp>

<comp id="944" class="1004" name="xor_ln124_46_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="0" index="1" bw="8" slack="5"/>
<pin id="947" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_46/9 "/>
</bind>
</comp>

<comp id="949" class="1004" name="xor_ln124_34_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_34/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln124_47_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="4"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_47/9 "/>
</bind>
</comp>

<comp id="961" class="1004" name="xor_ln124_48_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="0" index="1" bw="8" slack="1"/>
<pin id="964" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_48/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="xor_ln124_49_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="5"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_49/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="xor_ln124_35_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_35/9 "/>
</bind>
</comp>

<comp id="977" class="1005" name="rk_offset_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="rk_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="1"/>
<pin id="985" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="src_addr_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="1"/>
<pin id="990" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="993" class="1005" name="rk_addr_16_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_16 "/>
</bind>
</comp>

<comp id="998" class="1005" name="src_addr_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="1"/>
<pin id="1000" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="rk_addr_17_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="1"/>
<pin id="1005" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_17 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="src_addr_2_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="1"/>
<pin id="1010" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="rk_addr_18_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="1"/>
<pin id="1015" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_18 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="src_addr_3_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="4" slack="1"/>
<pin id="1020" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="clefia_s1_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1028" class="1005" name="clefia_s0_addr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="z_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="4"/>
<pin id="1035" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1038" class="1005" name="z_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="4"/>
<pin id="1040" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="clefia_s1_addr_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="clefia_s0_addr_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="trunc_ln134_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="7" slack="4"/>
<pin id="1055" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_12_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="4"/>
<pin id="1060" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="trunc_ln134_9_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="7" slack="4"/>
<pin id="1065" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_9 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_26_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="4"/>
<pin id="1070" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="xor_ln180_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="5"/>
<pin id="1075" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln180 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="z_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="4"/>
<pin id="1081" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="z_3_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="4"/>
<pin id="1086" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z_3 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="x_assign_s_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="3"/>
<pin id="1091" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="1095" class="1005" name="x_assign_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="3"/>
<pin id="1097" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="trunc_ln134_6_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="3"/>
<pin id="1103" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_6 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="tmp_20_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="3"/>
<pin id="1108" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="trunc_ln134_11_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="7" slack="3"/>
<pin id="1113" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_11 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="tmp_30_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="3"/>
<pin id="1118" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="src_addr_4_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="4" slack="1"/>
<pin id="1123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="src_addr_5_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="4" slack="1"/>
<pin id="1128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="or_ln_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1136" class="1005" name="or_ln134_4_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_4 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="or_ln134_7_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_7 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="or_ln134_9_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln134_9 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="src_addr_6_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="4" slack="1"/>
<pin id="1153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="src_addr_7_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="4" slack="1"/>
<pin id="1158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="78"><net_src comp="61" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="88"><net_src comp="54" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="157"><net_src comp="69" pin="7"/><net_sink comp="148" pin=4"/></net>

<net id="158"><net_src comp="140" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="69" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="168"><net_src comp="159" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="279"><net_src comp="2" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="305"><net_src comp="79" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="69" pin="7"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="79" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="69" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="301" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="48" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="330"><net_src comp="48" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="341"><net_src comp="22" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="360"><net_src comp="313" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="365"><net_src comp="317" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="370"><net_src comp="313" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="375"><net_src comp="317" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="189" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="189" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="377" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="189" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="391" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="399" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="403" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="391" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="411" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="419" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="411" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="433" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="441" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="445" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="30" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="433" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="453" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="461" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="453" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="30" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="475" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="176" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="176" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="34" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="495" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="176" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="509" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="32" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="36" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="517" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="521" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="509" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="38" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="529" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="537" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="529" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="30" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="551" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="559" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="563" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="551" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="571" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="34" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="579" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="571" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="30" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="593" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="32" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="411" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="529" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="30" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="176" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="32" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="176" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="34" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="619" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="176" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="30" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="633" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="32" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="641" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="645" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="30" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="189" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="32" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="189" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="661" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="189" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="30" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="675" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="32" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="36" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="683" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="687" pin="3"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="30" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="675" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="38" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="695" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="34" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="703" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="695" pin="3"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="30" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="717" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="32" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="36" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="725" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="729" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="30" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="717" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="38" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="737" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="34" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="745" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="737" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="30" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="759" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="32" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="30" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="633" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="38" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="653" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="34" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="779" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="653" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="793" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="30" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="793" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="32" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="818"><net_src comp="36" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="801" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="805" pin="3"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="30" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="793" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="38" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="813" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="34" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="821" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="813" pin="3"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="30" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="835" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="32" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="860"><net_src comp="36" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="866"><net_src comp="36" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="872"><net_src comp="36" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="878"><net_src comp="36" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="883"><net_src comp="69" pin="7"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="861" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="855" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="884" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="906"><net_src comp="900" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="911"><net_src comp="69" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="867" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="873" pin="3"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="913" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="934"><net_src comp="928" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="939"><net_src comp="69" pin="7"/><net_sink comp="935" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="935" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="955"><net_src comp="949" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="960"><net_src comp="69" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="956" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="976"><net_src comp="970" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="980"><net_src comp="48" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="986"><net_src comp="54" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="991"><net_src comp="61" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="996"><net_src comp="89" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="1001"><net_src comp="96" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1006"><net_src comp="106" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="1011"><net_src comp="113" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1016"><net_src comp="123" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="1021"><net_src comp="130" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1026"><net_src comp="169" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1031"><net_src comp="182" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1036"><net_src comp="176" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1041"><net_src comp="189" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1046"><net_src comp="213" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1051"><net_src comp="221" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1056"><net_src comp="483" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1061"><net_src comp="487" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1066"><net_src comp="601" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1071"><net_src comp="605" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="1076"><net_src comp="613" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1082"><net_src comp="176" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1087"><net_src comp="189" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1092"><net_src comp="653" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1098"><net_src comp="695" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1104"><net_src comp="767" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1109"><net_src comp="771" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="1114"><net_src comp="843" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1119"><net_src comp="847" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1124"><net_src comp="229" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1129"><net_src comp="238" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="1134"><net_src comp="855" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1139"><net_src comp="861" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1144"><net_src comp="867" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1149"><net_src comp="873" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1154"><net_src comp="265" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="1159"><net_src comp="274" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
 - Input state : 
	Port: ClefiaF1Xor.3 : src | {1 2 3 7 8 9 }
	Port: ClefiaF1Xor.3 : rk | {1 2 3 }
	Port: ClefiaF1Xor.3 : rk_offset | {1 }
	Port: ClefiaF1Xor.3 : clefia_s1 | {3 4 5 }
	Port: ClefiaF1Xor.3 : clefia_s0 | {3 4 5 }
  - Chain level:
	State 1
		rk_addr : 1
		src_load : 1
		rk_load : 2
		zext_ln121 : 1
		rk_addr_16 : 2
		src_load_1 : 1
		rk_load_1 : 3
	State 2
		xor_ln124 : 1
		xor_ln124_1 : 1
		zext_ln121_59 : 1
		rk_addr_17 : 2
		src_load_2 : 1
		rk_load_2 : 3
		zext_ln121_60 : 1
		rk_addr_18 : 2
		src_load_3 : 1
		rk_load_3 : 3
		store_ln117 : 1
		store_ln117 : 1
	State 3
		xor_ln124_31 : 1
		xor_ln124_3 : 1
		clefia_s1_addr : 1
		z : 2
		clefia_s0_addr : 1
		z_1 : 2
		store_ln117 : 1
		store_ln117 : 1
	State 4
		clefia_s1_addr_1 : 1
		z_2 : 2
		clefia_s0_addr_1 : 1
		z_3 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_8 : 2
		x_assign_3 : 3
		tmp_9 : 2
		xor_ln132_1 : 4
		select_ln131_1 : 4
		trunc_ln134_1 : 5
		tmp_10 : 5
		x_assign_6 : 6
		tmp_11 : 5
		xor_ln132_2 : 7
		select_ln131_2 : 7
		trunc_ln134_2 : 8
		tmp_12 : 8
		tmp_21 : 1
		xor_ln132_7 : 1
		select_ln131_7 : 1
		trunc_ln134_7 : 2
		tmp_22 : 2
		x_assign_4 : 3
		tmp_23 : 2
		xor_ln132_8 : 4
		select_ln131_8 : 4
		trunc_ln134_8 : 5
		tmp_24 : 5
		x_assign_5 : 6
		tmp_25 : 5
		xor_ln132_9 : 7
		select_ln131_9 : 7
		trunc_ln134_9 : 8
		tmp_26 : 8
		xor_ln180 : 4
	State 5
		tmp_13 : 1
		xor_ln132_3 : 1
		select_ln131_3 : 1
		trunc_ln134_3 : 2
		tmp_14 : 2
		x_assign_s : 3
		tmp_15 : 1
		xor_ln132_4 : 1
		select_ln131_4 : 1
		trunc_ln134_4 : 2
		tmp_16 : 2
		x_assign_1 : 3
		tmp_17 : 2
		xor_ln132_5 : 4
		select_ln131_5 : 4
		trunc_ln134_5 : 5
		tmp_18 : 5
		x_assign_2 : 6
		tmp_19 : 5
		xor_ln132_6 : 7
		select_ln131_6 : 7
		trunc_ln134_6 : 8
		tmp_20 : 8
		tmp_27 : 2
		xor_ln132_10 : 4
		select_ln131_10 : 4
		trunc_ln134_10 : 5
		tmp_28 : 5
		x_assign_7 : 6
		tmp_29 : 5
		xor_ln132_11 : 7
		select_ln131_11 : 7
		trunc_ln134_11 : 8
		tmp_30 : 8
	State 6
	State 7
		src_load_4 : 1
		src_load_5 : 1
	State 8
		xor_ln124_36 : 1
		xor_ln124_37 : 1
		xor_ln124_38 : 1
		xor_ln124_39 : 1
		xor_ln124_32 : 1
		store_ln124 : 1
		xor_ln124_40 : 1
		xor_ln124_41 : 1
		xor_ln124_42 : 1
		xor_ln124_43 : 1
		xor_ln124_33 : 1
		store_ln124 : 1
		src_load_6 : 1
		src_load_7 : 1
	State 9
		xor_ln124_44 : 1
		xor_ln124_47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_301        |    0    |    8    |
|          |         grp_fu_307        |    0    |    8    |
|          |      xor_ln132_fu_385     |    0    |    8    |
|          |     xor_ln132_1_fu_427    |    0    |    8    |
|          |     xor_ln132_2_fu_469    |    0    |    8    |
|          |     xor_ln132_7_fu_503    |    0    |    8    |
|          |     xor_ln132_8_fu_545    |    0    |    8    |
|          |     xor_ln132_9_fu_587    |    0    |    8    |
|          |      xor_ln180_fu_613     |    0    |    8    |
|          |     xor_ln132_3_fu_627    |    0    |    8    |
|          |     xor_ln132_4_fu_669    |    0    |    8    |
|          |     xor_ln132_5_fu_711    |    0    |    8    |
|          |     xor_ln132_6_fu_753    |    0    |    8    |
|          |    xor_ln132_10_fu_787    |    0    |    8    |
|          |    xor_ln132_11_fu_829    |    0    |    8    |
|          |    xor_ln124_36_fu_879    |    0    |    8    |
|    xor   |    xor_ln124_37_fu_884    |    0    |    8    |
|          |    xor_ln124_38_fu_889    |    0    |    8    |
|          |    xor_ln124_39_fu_894    |    0    |    8    |
|          |    xor_ln124_32_fu_900    |    0    |    8    |
|          |    xor_ln124_40_fu_907    |    0    |    8    |
|          |    xor_ln124_41_fu_913    |    0    |    8    |
|          |    xor_ln124_42_fu_918    |    0    |    8    |
|          |    xor_ln124_43_fu_923    |    0    |    8    |
|          |    xor_ln124_33_fu_928    |    0    |    8    |
|          |    xor_ln124_44_fu_935    |    0    |    8    |
|          |    xor_ln124_45_fu_940    |    0    |    8    |
|          |    xor_ln124_46_fu_944    |    0    |    8    |
|          |    xor_ln124_34_fu_949    |    0    |    8    |
|          |    xor_ln124_47_fu_956    |    0    |    8    |
|          |    xor_ln124_48_fu_961    |    0    |    8    |
|          |    xor_ln124_49_fu_965    |    0    |    8    |
|          |    xor_ln124_35_fu_970    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    select_ln131_fu_391    |    0    |    8    |
|          |   select_ln131_1_fu_433   |    0    |    8    |
|          |   select_ln131_2_fu_475   |    0    |    8    |
|          |   select_ln131_7_fu_509   |    0    |    8    |
|          |   select_ln131_8_fu_551   |    0    |    8    |
|  select  |   select_ln131_9_fu_593   |    0    |    8    |
|          |   select_ln131_3_fu_633   |    0    |    8    |
|          |   select_ln131_4_fu_675   |    0    |    8    |
|          |   select_ln131_5_fu_717   |    0    |    8    |
|          |   select_ln131_6_fu_759   |    0    |    8    |
|          |   select_ln131_10_fu_793  |    0    |    8    |
|          |   select_ln131_11_fu_835  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln121_fu_326     |    0    |    15   |
|    add   |    add_ln121_24_fu_337    |    0    |    15   |
|          |    add_ln121_25_fu_347    |    0    |    15   |
|----------|---------------------------|---------|---------|
|   read   | rk_offset_read_read_fu_48 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln165_fu_321     |    0    |    0    |
|          |     zext_ln121_fu_332     |    0    |    0    |
|          |    zext_ln121_59_fu_342   |    0    |    0    |
|   zext   |    zext_ln121_60_fu_352   |    0    |    0    |
|          |     zext_ln173_fu_357     |    0    |    0    |
|          |     zext_ln174_fu_362     |    0    |    0    |
|          |     zext_ln175_fu_367     |    0    |    0    |
|          |     zext_ln176_fu_372     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_377        |    0    |    0    |
|          |        tmp_8_fu_403       |    0    |    0    |
|          |        tmp_9_fu_419       |    0    |    0    |
|          |       tmp_10_fu_445       |    0    |    0    |
|          |       tmp_11_fu_461       |    0    |    0    |
|          |       tmp_12_fu_487       |    0    |    0    |
|          |       tmp_21_fu_495       |    0    |    0    |
|          |       tmp_22_fu_521       |    0    |    0    |
|          |       tmp_23_fu_537       |    0    |    0    |
|          |       tmp_24_fu_563       |    0    |    0    |
|          |       tmp_25_fu_579       |    0    |    0    |
| bitselect|       tmp_26_fu_605       |    0    |    0    |
|          |       tmp_13_fu_619       |    0    |    0    |
|          |       tmp_14_fu_645       |    0    |    0    |
|          |       tmp_15_fu_661       |    0    |    0    |
|          |       tmp_16_fu_687       |    0    |    0    |
|          |       tmp_17_fu_703       |    0    |    0    |
|          |       tmp_18_fu_729       |    0    |    0    |
|          |       tmp_19_fu_745       |    0    |    0    |
|          |       tmp_20_fu_771       |    0    |    0    |
|          |       tmp_27_fu_779       |    0    |    0    |
|          |       tmp_28_fu_805       |    0    |    0    |
|          |       tmp_29_fu_821       |    0    |    0    |
|          |       tmp_30_fu_847       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln134_fu_399    |    0    |    0    |
|          |    trunc_ln134_1_fu_441   |    0    |    0    |
|          |    trunc_ln134_2_fu_483   |    0    |    0    |
|          |    trunc_ln134_7_fu_517   |    0    |    0    |
|          |    trunc_ln134_8_fu_559   |    0    |    0    |
|   trunc  |    trunc_ln134_9_fu_601   |    0    |    0    |
|          |    trunc_ln134_3_fu_641   |    0    |    0    |
|          |    trunc_ln134_4_fu_683   |    0    |    0    |
|          |    trunc_ln134_5_fu_725   |    0    |    0    |
|          |    trunc_ln134_6_fu_767   |    0    |    0    |
|          |   trunc_ln134_10_fu_801   |    0    |    0    |
|          |   trunc_ln134_11_fu_843   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_3_fu_411     |    0    |    0    |
|          |     x_assign_6_fu_453     |    0    |    0    |
|          |     x_assign_4_fu_529     |    0    |    0    |
|          |     x_assign_5_fu_571     |    0    |    0    |
|          |     x_assign_s_fu_653     |    0    |    0    |
|bitconcatenate|     x_assign_1_fu_695     |    0    |    0    |
|          |     x_assign_2_fu_737     |    0    |    0    |
|          |     x_assign_7_fu_813     |    0    |    0    |
|          |        or_ln_fu_855       |    0    |    0    |
|          |     or_ln134_4_fu_861     |    0    |    0    |
|          |     or_ln134_7_fu_867     |    0    |    0    |
|          |     or_ln134_9_fu_873     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   405   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_1_reg_1048|    8   |
| clefia_s0_addr_reg_1028 |    8   |
|clefia_s1_addr_1_reg_1043|    8   |
| clefia_s1_addr_reg_1023 |    8   |
|   or_ln134_4_reg_1136   |    8   |
|   or_ln134_7_reg_1141   |    8   |
|   or_ln134_9_reg_1146   |    8   |
|      or_ln_reg_1131     |    8   |
|         reg_313         |    8   |
|         reg_317         |    8   |
|    rk_addr_16_reg_993   |    8   |
|   rk_addr_17_reg_1003   |    8   |
|   rk_addr_18_reg_1013   |    8   |
|     rk_addr_reg_983     |    8   |
|  rk_offset_read_reg_977 |    8   |
|    src_addr_1_reg_998   |    4   |
|   src_addr_2_reg_1008   |    4   |
|   src_addr_3_reg_1018   |    4   |
|   src_addr_4_reg_1121   |    4   |
|   src_addr_5_reg_1126   |    4   |
|   src_addr_6_reg_1151   |    4   |
|   src_addr_7_reg_1156   |    4   |
|     src_addr_reg_988    |    4   |
|     tmp_12_reg_1058     |    1   |
|     tmp_20_reg_1106     |    1   |
|     tmp_26_reg_1068     |    1   |
|     tmp_30_reg_1116     |    1   |
| trunc_ln134_11_reg_1111 |    7   |
|  trunc_ln134_2_reg_1053 |    7   |
|  trunc_ln134_6_reg_1101 |    7   |
|  trunc_ln134_9_reg_1063 |    7   |
|   x_assign_1_reg_1095   |    8   |
|   x_assign_s_reg_1089   |    8   |
|    xor_ln180_reg_1073   |    8   |
|       z_1_reg_1038      |    8   |
|       z_2_reg_1079      |    8   |
|       z_3_reg_1084      |    8   |
|        z_reg_1033       |    8   |
+-------------------------+--------+
|          Total          |   240  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   8  |   4  |   32   ||    42   |
|  grp_access_fu_69 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_79 |  p0  |   4  |   8  |   32   ||    20   |
|  grp_access_fu_79 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_148 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_148 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_148 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_148 |  p4  |   3  |   4  |   12   ||    14   |
| grp_access_fu_176 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_189 |  p0  |   4  |   8  |   32   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   180  || 18.9818 ||   232   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   405  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   18   |    -   |   232  |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |   240  |   637  |
+-----------+--------+--------+--------+
