module Questao9
(
	input [3:0]A, [3:0]B,
	output Saida
);

reg [3:0] aux;

	aux[1] = A[1] |  B[1];
	aux[2] = A[2] !& B[2];
	xux[3] = A[3] !| B[3];
	
	Saida	 = Aux[1] & Aux[2] & Aux[3];


endmodule 
