#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 23 17:17:56 2025
# Process ID         : 6488
# Current directory  : S:/prj/Vivado/hw/prj/KV260.runs/synth_1
# Command line       : vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file           : S:/prj/Vivado/hw/prj/KV260.runs/synth_1/top_wrapper.vds
# Journal file       : S:/prj/Vivado/hw/prj/KV260.runs/synth_1\vivado.jou
# Running On         : DESKTOP-S4UD1KI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-10900K CPU @ 3.70GHz
# CPU Frequency      : 3696 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 20
# Host memory        : 51356 MB
# Swap memory        : 3221 MB
# Total Virtual      : 54577 MB
# Available Virtual  : 34638 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 619.121 ; gain = 189.859
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design S:/prj/Vivado/hw/srcs/top/top.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: synth_design -top top_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.000 ; gain = 178.922
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:2519]
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [S:/prj/Vivado/hw/srcs/top/hdl/top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'top' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1838]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_concat_irq_0' [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_0_1/synth/top_dpu_concat_irq_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [s:/prj/Vivado/hw/srcs/top/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_concat_irq_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_0_1/synth/top_dpu_concat_irq_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hier_dpu_imp_CAA3KC' [S:/prj/Vivado/hw/srcs/top/synth/top.v:788]
INFO: [Synth 8-6157] synthesizing module 'top_DPUCZDX8G_0' [s:/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0_1/synth/top_DPUCZDX8G_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'top_DPUCZDX8G_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0_1/synth/top_DPUCZDX8G_0.sv:53]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_instr_wid' of module 'top_DPUCZDX8G_0' is unconnected for instance 'DPUCZDX8G' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1401]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_data0_wid' of module 'top_DPUCZDX8G_0' is unconnected for instance 'DPUCZDX8G' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1401]
WARNING: [Synth 8-7071] port 'dpu0_m_axi_data1_wid' of module 'top_DPUCZDX8G_0' is unconnected for instance 'DPUCZDX8G' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1401]
WARNING: [Synth 8-7023] instance 'DPUCZDX8G' of module 'top_DPUCZDX8G_0' has 170 connections declared, but only 167 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:1401]
INFO: [Synth 8-6157] synthesizing module 'hier_dpu_clk_imp_P5CT15' [S:/prj/Vivado/hw/srcs/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_clk_wiz_0' [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_clk_wiz_0_clk_wiz' [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117963]
	Parameter CLKFBOUT_MULT bound to: 11 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 10.001000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117963]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
	Parameter BUFGCE_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE_DIV__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
	Parameter BUFGCE_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE_DIV__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2716]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_clk_wiz_0_clk_wiz' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_clk_wiz_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.v:66]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_clk_0' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/synth/top_rst_gen_clk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 's:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/synth/top_rst_gen_clk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [s:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_clk_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/synth/top_rst_gen_clk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_gen_clk_0' is unconnected for instance 'rst_gen_clk' [S:/prj/Vivado/hw/srcs/top/synth/top.v:50]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_gen_clk_0' is unconnected for instance 'rst_gen_clk' [S:/prj/Vivado/hw/srcs/top/synth/top.v:50]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_gen_clk_0' is unconnected for instance 'rst_gen_clk' [S:/prj/Vivado/hw/srcs/top/synth/top.v:50]
WARNING: [Synth 8-7023] instance 'rst_gen_clk' of module 'top_rst_gen_clk_0' has 10 connections declared, but only 7 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:50]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_clk_dsp_0' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/synth/top_rst_gen_clk_dsp_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 's:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/synth/top_rst_gen_clk_dsp_0.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_clk_dsp_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/synth/top_rst_gen_clk_dsp_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_gen_clk_dsp_0' is unconnected for instance 'rst_gen_clk_dsp' [S:/prj/Vivado/hw/srcs/top/synth/top.v:58]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_gen_clk_dsp_0' is unconnected for instance 'rst_gen_clk_dsp' [S:/prj/Vivado/hw/srcs/top/synth/top.v:58]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_gen_clk_dsp_0' is unconnected for instance 'rst_gen_clk_dsp' [S:/prj/Vivado/hw/srcs/top/synth/top.v:58]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_gen_clk_dsp_0' is unconnected for instance 'rst_gen_clk_dsp' [S:/prj/Vivado/hw/srcs/top/synth/top.v:58]
WARNING: [Synth 8-7023] instance 'rst_gen_clk_dsp' of module 'top_rst_gen_clk_dsp_0' has 10 connections declared, but only 6 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:58]
INFO: [Synth 8-6155] done synthesizing module 'hier_dpu_clk_imp_P5CT15' (0#1) [S:/prj/Vivado/hw/srcs/top/synth/top.v:13]
WARNING: [Synth 8-7071] port 'LOCKED' of module 'hier_dpu_clk_imp_P5CT15' is unconnected for instance 'hier_dpu_clk' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1569]
WARNING: [Synth 8-7023] instance 'hier_dpu_clk' of module 'hier_dpu_clk_imp_P5CT15' has 9 connections declared, but only 8 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:1569]
INFO: [Synth 8-6157] synthesizing module 'hier_dpu_ghp_imp_1DUMQPD' [S:/prj/Vivado/hw/srcs/top/synth/top.v:67]
INFO: [Synth 8-6155] done synthesizing module 'hier_dpu_ghp_imp_1DUMQPD' (0#1) [S:/prj/Vivado/hw/srcs/top/synth/top.v:67]
INFO: [Synth 8-6157] synthesizing module 'hier_dpu_irq_imp_7KP66F' [S:/prj/Vivado/hw/srcs/top/synth/top.v:1824]
INFO: [Synth 8-6157] synthesizing module 'top_dpu_concat_irq_inner_0' [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_inner_0_1/synth/top_dpu_concat_irq_inner_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_dpu_concat_irq_inner_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_concat_irq_inner_0_1/synth/top_dpu_concat_irq_inner_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hier_dpu_irq_imp_7KP66F' (0#1) [S:/prj/Vivado/hw/srcs/top/synth/top.v:1824]
INFO: [Synth 8-6155] done synthesizing module 'hier_dpu_imp_CAA3KC' (0#1) [S:/prj/Vivado/hw/srcs/top/synth/top.v:788]
INFO: [Synth 8-638] synthesizing module 'top_rst_gen_reg_0' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/synth/top_rst_gen_reg_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 's:/prj/Vivado/hw/srcs/top/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/synth/top_rst_gen_reg_0.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'top_rst_gen_reg_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/synth/top_rst_gen_reg_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_gen_reg_0' is unconnected for instance 'rst_gen_reg' [S:/prj/Vivado/hw/srcs/top/synth/top.v:2171]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_gen_reg_0' is unconnected for instance 'rst_gen_reg' [S:/prj/Vivado/hw/srcs/top/synth/top.v:2171]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_gen_reg_0' is unconnected for instance 'rst_gen_reg' [S:/prj/Vivado/hw/srcs/top/synth/top.v:2171]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_gen_reg_0' is unconnected for instance 'rst_gen_reg' [S:/prj/Vivado/hw/srcs/top/synth/top.v:2171]
WARNING: [Synth 8-7023] instance 'rst_gen_reg' of module 'top_rst_gen_reg_0' has 10 connections declared, but only 6 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:2171]
INFO: [Synth 8-6157] synthesizing module 'top_zynq_ultra_ps_e_0' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2912]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2912]
INFO: [Synth 8-6157] synthesizing module 'PS8' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:125226]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:125226]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:4703]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:4704]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:4705]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:3894]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' is unconnected for instance 'inst' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:626]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' is unconnected for instance 'inst' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:626]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' is unconnected for instance 'inst' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:626]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' is unconnected for instance 'inst' [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:626]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:626]
INFO: [Synth 8-6155] done synthesizing module 'top_zynq_ultra_ps_e_0' (0#1) [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/synth/top_zynq_ultra_ps_e_0.v:53]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'top_zynq_ultra_ps_e_0' is unconnected for instance 'zynq_ultra_ps_e' [S:/prj/Vivado/hw/srcs/top/synth/top.v:2178]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e' of module 'top_zynq_ultra_ps_e_0' has 165 connections declared, but only 164 given [S:/prj/Vivado/hw/srcs/top/synth/top.v:2178]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [S:/prj/Vivado/hw/srcs/top/synth/top.v:1838]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (0#1) [S:/prj/Vivado/hw/srcs/top/hdl/top_wrapper.v:13]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:393]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:1414]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:1415]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e does not have driver. [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_5_5.v:1416]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_5_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2677.984 ; gain = 984.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2693.758 ; gain = 1000.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2693.758 ; gain = 1000.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3040.953 ; gain = 29.449
INFO: [Netlist 29-17] Analyzing 750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0_board.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc] for cell 'top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/top_zynq_ultra_ps_e_0.xdc] for cell 'top_i/zynq_ultra_ps_e/inst'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/top_zynq_ultra_ps_e_0.xdc] for cell 'top_i/zynq_ultra_ps_e/inst'
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/top_rst_gen_reg_0_board.xdc] for cell 'top_i/rst_gen_reg/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/top_rst_gen_reg_0_board.xdc] for cell 'top_i/rst_gen_reg/U0'
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/top_rst_gen_reg_0.xdc] for cell 'top_i/rst_gen_reg/U0'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/top_rst_gen_reg_0.xdc] for cell 'top_i/rst_gen_reg/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_reg_0_1/top_rst_gen_reg_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4476.117 ; gain = 133.941
Parsing XDC File [S:/prj/Vivado/hw/constrs/pin.xdc]
Finished Parsing XDC File [S:/prj/Vivado/hw/constrs/pin.xdc]
Parsing XDC File [S:/prj/Vivado/hw/constrs/misc.xdc]
Finished Parsing XDC File [S:/prj/Vivado/hw/constrs/misc.xdc]
Parsing XDC File [S:/prj/Vivado/hw/constrs/timing.xdc]
Finished Parsing XDC File [S:/prj/Vivado/hw/constrs/timing.xdc]
Parsing XDC File [S:/prj/Vivado/hw/constrs/debug.xdc]
Finished Parsing XDC File [S:/prj/Vivado/hw/constrs/debug.xdc]
Parsing XDC File [S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0_1/top_DPUCZDX8G_0.xdc] for cell 'top_i/hier_dpu/DPUCZDX8G/inst'
Finished Parsing XDC File [s:/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0_1/top_DPUCZDX8G_0.xdc] for cell 'top_i/hier_dpu/DPUCZDX8G/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0_1/top_DPUCZDX8G_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4476.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 749 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 709 instances
  FDR => FDRE: 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 4476.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 4476.117 ; gain = 2783.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 4476.117 ; gain = 2783.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst. (constraint file  s:/prj/Vivado/hw/srcs/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.xdc, line 53).
Applied set_property keep_hierarchy = soft for top_i/zynq_ultra_ps_e/inst. (constraint file  s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc, line 49).
Applied set_property DONT_TOUCH = true for top_i/zynq_ultra_ps_e/inst/PS8_i. (constraint file  s:/prj/Vivado/hw/srcs/top/ip/top_zynq_ultra_ps_e_0_1/top_zynq_ultra_ps_e_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/U0. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/DPUCZDX8G/inst. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/zynq_ultra_ps_e/inst. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_reg/U0. (constraint file  S:/prj/Vivado/hw/prj/KV260.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/hier_dpu_irq/dpu_concat_irq_inner. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/hier_dpu/DPUCZDX8G. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/zynq_ultra_ps_e. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/dpu_concat_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_gen_reg. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 4476.117 ; gain = 2783.039
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'sctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_cmd_pipe_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                 S_FETCH |                              001 |                              001
                   S_DPD |                              010 |                              010
                S_FINISH |                              011 |                              111
                  S_SEND |                              100 |                              011
                  S_EXEC |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'sctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    SEND |                               01 |                               10
                    DELY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_cmd_pipe_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 4476.117 ; gain = 2783.039
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 128   
	   2 Input   20 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 26    
	   3 Input   15 Bit       Adders := 10    
	   2 Input   15 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 6     
	   4 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 154   
	   3 Input   11 Bit       Adders := 26    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 56    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 59    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 47    
	   2 Input    5 Bit       Adders := 53    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 41    
	   3 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 65    
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 13    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 9     
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 8     
	              143 Bit    Registers := 2     
	              141 Bit    Registers := 1     
	              140 Bit    Registers := 1     
	              139 Bit    Registers := 2     
	              138 Bit    Registers := 2     
	              134 Bit    Registers := 1     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 168   
	              126 Bit    Registers := 34    
	              116 Bit    Registers := 1     
	              108 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               72 Bit    Registers := 96    
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 35    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 2304  
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 80    
	               32 Bit    Registers := 112   
	               29 Bit    Registers := 178   
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 16    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 146   
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 81    
	               15 Bit    Registers := 18    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 347   
	               10 Bit    Registers := 224   
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 2429  
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 71    
	                5 Bit    Registers := 172   
	                4 Bit    Registers := 264   
	                3 Bit    Registers := 233   
	                2 Bit    Registers := 217   
	                1 Bit    Registers := 14591 
+---RAMs : 
	             256K Bit	(2048 X 128 bit)          RAMs := 34    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 84    
	   8 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 16    
	  17 Input  128 Bit        Muxes := 2     
	   4 Input  126 Bit        Muxes := 16    
	   2 Input  126 Bit        Muxes := 18    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 47    
	   2 Input   40 Bit        Muxes := 1     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 128   
	   2 Input   32 Bit        Muxes := 98    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 64    
	   2 Input   29 Bit        Muxes := 18    
	   2 Input   25 Bit        Muxes := 16    
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 43    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 117   
	   3 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 20    
	   4 Input   11 Bit        Muxes := 48    
	  17 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 181   
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 603   
	   4 Input    8 Bit        Muxes := 32    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 24    
	   4 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 163   
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 137   
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 22    
	   2 Input    3 Bit        Muxes := 246   
	   5 Input    3 Bit        Muxes := 22    
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 66    
	   2 Input    2 Bit        Muxes := 166   
	   4 Input    2 Bit        Muxes := 36    
	   2 Input    1 Bit        Muxes := 1307  
	   3 Input    1 Bit        Muxes := 197   
	   5 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 85    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_w_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB1 has port load_b_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB1 has port state_machines[0].mean_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB1 has port state_machines[0].bias_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[127] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[126] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[125] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[124] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[123] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[122] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[121] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[120] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[119] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[118] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[117] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[116] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[115] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[114] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[113] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[112] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[111] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[110] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[109] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[108] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[107] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[106] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[105] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[104] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[103] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[102] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[101] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[100] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[99] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[98] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[97] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[96] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[95] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[94] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[93] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[92] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[91] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[90] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[89] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[88] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[87] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[86] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[85] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[84] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[83] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[82] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[81] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[80] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[79] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[78] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[77] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[76] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[75] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[74] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[73] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[72] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[71] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[70] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[69] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[68] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[67] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[66] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[65] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[64] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[63] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[62] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[61] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[60] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[59] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[58] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[57] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[56] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[55] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[54] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[53] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[52] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[51] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[50] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[49] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[48] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[47] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[46] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[45] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[44] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[43] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[42] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[41] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[40] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[39] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[38] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[37] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[36] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[35] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[34] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[33] driven by constant 0
WARNING: [Synth 8-3917] design buf_top__GB0 has port mean_ram_rddata[32] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_img_bkwr/\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-4471] merging register 'GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0:0]' into 'GenPtGrp[0].u_routing/bk_sel_reg[0:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16047]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary_reg[1][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary_reg[2][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary_reg[3][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary_reg[4][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[5].GenOnehot2BinaryPP8.bk_sel_binary_reg[5][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary_reg[6][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[7].GenOnehot2BinaryPP8.bk_sel_binary_reg[7][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary_reg[1][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary_reg[2][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary_reg[3][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary_reg[4][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[5].GenOnehot2BinaryPP8.bk_sel_binary_reg[5][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[6].GenOnehot2BinaryPP8.bk_sel_binary_reg[6][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[7].GenOnehot2BinaryPP8.bk_sel_binary_reg[7][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[4].bgbk_addr_reg[4][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[5].bgbk_addr_reg[5][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[6].bgbk_addr_reg[6][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[7].bgbk_addr_reg[7][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[4].bgbk_addr_reg[4][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[5].bgbk_addr_reg[5][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[6].bgbk_addr_reg[6][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[7].bgbk_addr_reg[7][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[0].D0.d_r_reg[0][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[1].DX.d_r_reg[1][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[2].DX.d_r_reg[2][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[3].DX.d_r_reg[3][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' into 'GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk/BIT[4].DX.d_r_reg[4][2:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '60' to '59' bits. [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6502]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[2] )
INFO: [Synth 8-4471] merging register 'GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'GenAddGrp[2].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_dly_reg[35:0]' into 'GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].u_ds_p_act/GenD1.srl_reg[35:0]' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10141]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[2]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[6]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[4]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[0]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[3]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[5]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[1]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[2].GenDataN[4].ele_r_reg[7]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[2]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[6]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[4]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[0]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[3]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[5]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[1]' (FD) to 'u_serdes_bias/GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_serdes_bias/\GenDataN.GenEleP[3].GenDataN[4].ele_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[0].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[1].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[2].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[2].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[3].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[3].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[4].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[4].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[5].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[5].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[6].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[6].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[7].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[7].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[8].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[8].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[9].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[9].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[12].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[12].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[25]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[26]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[13].GenBiasAccu.pe_bias_reg[27]' (FDE) to 'GenOcp[13].GenBiasAccu.pe_bias_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[0].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[25]' (FD) to 'GenOcp[1].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[26]' (FD) to 'GenOcp[1].u_adder/GenPP[7].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[4].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[5].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[27]' (FD) to 'GenOcp[1].u_adder/GenPP[6].GenSystolicCtrlN_packed.at_tbias_dly_r_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[14].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[14].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[15].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[15].gen_pp[3].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[14].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[14].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[15].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[15].gen_pp[2].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[0].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[1].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[2].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[3].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[4].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[5].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[6].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[8].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[9].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[10].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[11].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[12].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[13].gen_pp[1].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [s:/prj/Vivado/hw/srcs/top/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:29333]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:22 . Memory (MB): peak = 4476.117 ; gain = 2783.039
---------------------------------------------------------------------------------
 Sort Area is save_top__GC0 u_save_fetch_param/mul_c_reg_0 : 0 0 : 1037 1037 : Used 1 time 0
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+--------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                 | Depth x Width | Implemented As | 
+-------------------+--------------------------------------------+---------------+----------------+
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmph                              | 32x128        | LUT            | 
|load_pad           | pad_mask_tmpl                              | 32x128        | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl                              | 32x16         | LUT            | 
|cm_buf_wctrl_augm  | pad_mask_tmpl                              | 32x16         | LUT            | 
|hamming_weight_c63 | r                                          | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[4].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
|PE_adder           | GenPP[6].GenFixPPh.u_hw/GenHw.u_hw6/u_s1/r | 64x3          | LUT            | 
+-------------------+--------------------------------------------+---------------+----------------+


Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                         | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
+----------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                                           | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram                                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 134             | RAM32M16 x 10  | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                                                     | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                                                     | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|save_data__GBM1:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                                 | gen_bram_dram.ram_reg | User Attribute | 8 x 138              | RAM32M16 x 10  | 
|save_data__GBM1:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_9/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_9/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_10/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_10/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                                             | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram                                                      | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/u_rfifo/\u_axis_sync_fifo/m_ram                                                                      | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|\u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram                                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                                                     | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                         | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                         | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                                            | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1' to pin 'zynq_ultra_ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0.xdc. [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_0_1/top_rst_gen_clk_0.xdc:49]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc. [s:/prj/Vivado/hw/srcs/top/ip/top_rst_gen_clk_dsp_0_1/top_rst_gen_clk_dsp_0.xdc:49]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:03:42 . Memory (MB): peak = 4507.547 ; gain = 2814.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM "top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram /gen_bram_dram.ram_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:04:40 . Memory (MB): peak = 5156.254 ; gain = 3463.176
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_bram_dram.ram_reg" defined in module: "\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                             | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram       | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_weights_buf/unpack_ram_addr[16].u_ram  | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|\u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 128              |   | R | 2 K x 128              | W |   | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                         | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram   | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_topi_4/\GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram  | gen_bram_dram.ram_reg | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 2,2,2,1,1       | 
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                                           | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 128 x 143            | RAM64M8 x 42   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                                                  | gen_bram_dram.ram_reg | User Attribute | 32 x 140             | RAM32M16 x 10  | 
|\GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                                                     | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|\GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                                                     | gen_bram_dram.ram_reg | User Attribute | 32 x 128             | RAM32M16 x 10  | 
|save_data__GBM1:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                                 | gen_bram_dram.ram_reg | User Attribute | 8 x 138              | RAM32M16 x 10  | 
|save_data__GBM1:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_9/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/u_save_data_and_cmdi_9/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_10/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_save_topi_10/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                                                                          | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\inst_reader/inst_rd_img /\u_rfifo/u_axis_sync_fifo/m_ram                                                             | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|u_alu_img_reader/\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram                                                      | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|u_alu_img_reader/u_rfifo/\u_axis_sync_fifo/m_ram                                                                      | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
|\u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram                                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 144             | RAM64M8 x 21   | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                                                     | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                         | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                         | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                                            | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                                                        | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                                                          | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|top_i/\hier_dpu/DPUCZDX8G /inst/m_buf_writeri_3/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
+----------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:00 ; elapsed = 00:06:15 . Memory (MB): peak = 5186.754 ; gain = 3493.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:25 ; elapsed = 00:06:40 . Memory (MB): peak = 5306.496 ; gain = 3613.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:26 ; elapsed = 00:06:41 . Memory (MB): peak = 5306.496 ; gain = 3613.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:40 ; elapsed = 00:07:56 . Memory (MB): peak = 5658.137 ; gain = 3965.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:42 ; elapsed = 00:07:58 . Memory (MB): peak = 5658.137 ; gain = 3965.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:46 ; elapsed = 00:08:02 . Memory (MB): peak = 5658.137 ; gain = 3965.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:48 ; elapsed = 00:08:03 . Memory (MB): peak = 5658.137 ; gain = 3965.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][127]       | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][111]       | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_addr_reg[0][10]        | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][2]   | 6      | 46    | NO           | NO                 | YES               | 46     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]                 | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg_reg[5] | 6      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_tlast_reg[5]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[8].DX.d_r_reg[8][0]                                            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[7].DX.d_r_reg[7][0]                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_all/BIT[13].DX.d_r_reg[13][0]                                         | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[9].DX.d_r_reg[9][0]                                          | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/BIT[3].DX.d_r_reg[3][0]                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_2567 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_2566 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3      | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2      | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2563 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2562 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2561 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2560 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2559 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2558 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2557 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2556 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2555 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2554 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2553 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2552 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2551 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2550 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2549 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2548 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2547 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2546 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2545 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2544 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2543 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2542 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2541 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2540 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2539 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2538 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2537 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2536 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2535 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2534 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2533 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2532 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2531 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2530 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2529 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2528 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2527 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2526 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2525 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2524 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2523 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2522 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2521 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2520 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2519 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2518 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2517 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2516 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2515 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2514 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2513 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2512 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2511 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2510 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2509 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2508 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2507 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2506 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2505 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2504 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2503 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2502 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_2501 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4      | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                      | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 1    | 1    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_2191 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2190 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2189 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2188 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2187 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2186 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2185 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2184 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2155 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2154 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2153 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2152 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2151 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2150 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2149 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2148 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2119 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2118 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2117 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2116 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2115 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2114 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2113 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2112 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2083 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2082 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2081 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2080 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2079 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2078 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2077 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2076 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2047 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2046 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2045 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2044 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2043 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2042 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2041 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2040 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2011 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2010 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2009 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2008 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2007 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2006 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2005 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_2004 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1975 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1974 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1973 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1972 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1971 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1970 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1969 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1968 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1939 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1938 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1937 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1936 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1935 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1934 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1933 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1932 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1903 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1902 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1901 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1900 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1899 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1898 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1897 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1896 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1867 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1866 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1865 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1864 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1863 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1862 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1861 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1860 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1831 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1830 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1829 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1828 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1827 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1826 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1825 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1824 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1795 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1794 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1793 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1792 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1791 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1790 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1789 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1788 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1759 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1758 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1757 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1756 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1755 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1754 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1753 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1752 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1723 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1722 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1721 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1720 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1719 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1718 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1717 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1716 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1688 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1687 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1686 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1685 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1684 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1683 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1682 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1681 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1652 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1651 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1650 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1649 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1648 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1647 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_1646 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1      | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1625 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1624 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1623 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1622 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1617 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1616 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1615 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1614 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1609 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1608 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1607 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1606 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1601 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1600 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1599 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1598 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1593 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1592 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1591 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1590 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1585 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1584 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1583 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1582 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1577 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1576 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1575 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1574 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1569 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1568 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1567 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1566 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1561 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1560 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1559 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1558 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1553 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1552 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1551 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1550 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1545 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1544 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1543 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1542 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1537 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1536 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1535 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1534 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1529 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1528 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1527 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1526 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1521 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1520 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1519 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1518 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1513 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1512 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1511 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1510 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1505 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1504 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1503 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1502 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1497 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1496 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1495 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1494 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1489 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1488 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1487 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1486 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1481 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1480 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1479 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1478 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1473 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1472 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1471 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1470 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1465 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1464 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1463 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1462 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1457 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1456 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1455 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1454 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1449 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1448 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1447 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1446 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1441 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1440 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1439 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1438 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1433 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1432 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1431 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1430 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1423 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1422 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1421 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1420 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1413 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1412 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1411 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1410 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1403 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1402 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1401 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1400 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1393 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1392 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1391 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1390 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1383 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1382 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1381 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1380 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1373 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1372 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1371 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1370 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1363 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1362 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1361 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1360 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1353 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1352 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1351 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1350 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1345 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1344 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1343 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1342 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1337 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1336 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1335 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1334 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1329 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1328 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1327 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1326 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1321 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1320 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1319 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1318 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1313 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1312 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1311 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1310 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1305 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1304 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1303 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1302 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1297 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1296 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1295 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1294 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1289 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1288 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1287 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1286 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1279 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1278 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1277 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1276 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1269 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1268 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1267 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1266 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1259 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1258 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1257 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1256 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1249 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1248 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1247 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1246 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1239 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1238 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1237 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1236 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1229 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1228 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1227 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1226 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1219 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1218 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1217 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1216 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1209 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1208 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1207 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1206 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1201 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1200 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1199 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1198 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1193 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1192 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1191 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1190 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1185 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1184 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1183 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1182 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1177 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1176 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1175 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1174 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1169 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1168 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1167 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1166 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1161 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1160 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1159 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1158 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1153 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1152 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1151 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1150 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1145 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1144 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1143 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1142 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1137 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1136 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1135 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1134 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1129 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1128 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1127 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1126 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1121 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1120 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1119 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1118 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1113 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1112 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1111 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1110 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1105 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1104 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1103 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1102 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1097 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1096 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1095 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1094 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1089 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1088 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1087 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1086 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1081 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1080 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1079 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1078 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1073 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1072 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1071 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1070 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1065 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1064 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1063 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1062 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1057 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1056 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1055 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1054 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1049 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1048 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1047 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1046 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1041 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1040 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1039 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1038 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1033 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1032 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1031 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1030 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1025 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1024 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1023 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1022 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1017 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1016 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1015 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1014 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1007 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1006 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1005 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_1004 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_997  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_996  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_995  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_994  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_987  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_986  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_985  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_984  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_977  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_976  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_975  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_974  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_967  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_966  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_965  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_964  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_957  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_956  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_955  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_954  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_947  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_946  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_945  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_944  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_937  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_936  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_935  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_934  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_929  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_928  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_927  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_926  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_921  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_920  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_919  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_918  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_913  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_912  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_911  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_910  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_905  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_904  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_903  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_902  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_897  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_896  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_895  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_894  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_889  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_888  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_887  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_886  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_881  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_880  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_879  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_878  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 48     | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_873  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_872  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_871  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_870  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_863  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_862  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_861  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_860  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_853  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_852  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_851  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_850  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_843  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_842  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_841  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_840  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_833  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_832  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_831  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_830  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_823  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_822  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_821  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_820  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_813  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_812  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_811  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_810  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_803  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_802  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_801  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_800  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_793  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_792  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_791  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_790  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_785  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_784  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_783  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_782  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_777  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_776  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_775  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_774  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_769  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_768  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_767  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_766  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_761  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_760  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_759  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_758  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_753  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_752  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_751  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_750  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_745  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_744  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_743  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_742  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_737  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_736  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_735  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_734  | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_730  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_729  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_728  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_727  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_722  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_721  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_720  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_719  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_714  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_713  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_712  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_711  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_706  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_705  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_704  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_703  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_698  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_697  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_696  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_695  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_690  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_689  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_688  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_687  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_682  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_681  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_680  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_679  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_674  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_673  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_672  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_671  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_666  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_665  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_664  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_663  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_658  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_657  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_656  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_655  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_650  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_649  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_648  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_647  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_642  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_641  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_640  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_639  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_634  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_633  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_632  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_631  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_626  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_625  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_624  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_623  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_618  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_617  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_616  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_615  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_610  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_609  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_608  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_607  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_602  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_601  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_600  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_599  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_588  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_587  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_586  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_585  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_574  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_573  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_572  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_571  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_560  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_559  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_558  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_557  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_546  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_545  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_544  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_543  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_532  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_531  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_530  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_529  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_518  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_517  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_516  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_515  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_504  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_503  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_502  | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0      | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|save_fetch_param                     | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFGCE_DIV      |     2|
|3     |BUFG_PS         |     2|
|4     |CARRY8          |  1334|
|5     |DSP_ALU         |   710|
|8     |DSP_A_B_DATA    |   710|
|11    |DSP_C_DATA      |   710|
|13    |DSP_MULTIPLIER  |   710|
|15    |DSP_M_DATA      |   710|
|17    |DSP_OUTPUT      |   710|
|19    |DSP_PREADD      |   710|
|20    |DSP_PREADD_DATA |   710|
|23    |LUT1            |   970|
|24    |LUT2            |  4246|
|25    |LUT3            | 19526|
|26    |LUT4            |  8439|
|27    |LUT5            |  4744|
|28    |LUT6            | 20656|
|29    |MUXF7           |  2565|
|30    |MUXF8           |    14|
|31    |PLLE4_ADV       |     1|
|32    |PS8             |     1|
|33    |RAM32M          |     8|
|34    |RAM32M16        |    96|
|35    |RAM32X1D        |     6|
|36    |RAM64M          |     5|
|37    |RAM64M8         |   240|
|38    |RAM64X1D        |     2|
|39    |RAMB18E2        |     9|
|40    |RAMB36E2        |    63|
|43    |SRL16           |     1|
|44    |SRL16E          |  8325|
|46    |URAM288         |    50|
|47    |FDR             |     4|
|48    |FDRE            | 98837|
|49    |FDSE            |   525|
|50    |IBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:48 ; elapsed = 00:08:04 . Memory (MB): peak = 5658.137 ; gain = 3965.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2806 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:09 ; elapsed = 00:07:02 . Memory (MB): peak = 5658.137 ; gain = 2182.699
Synthesis Optimization Complete : Time (s): cpu = 00:07:49 ; elapsed = 00:08:06 . Memory (MB): peak = 5658.137 ; gain = 3965.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5661.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 6192.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1072 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 710 instances
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 96 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 240 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 9d62b94c
INFO: [Common 17-83] Releasing license: Synthesis
543 Infos, 484 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:52 ; elapsed = 00:09:16 . Memory (MB): peak = 6192.590 ; gain = 5516.535
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 6192.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'S:/prj/Vivado/hw/prj/KV260.runs/synth_1/top_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 6192.590 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 17:27:55 2025...
