
<!DOCTYPE HTML>

<html lang="en">

<head>
  <meta charset="utf-8">
  <title>ARC Options - GCC 4 - W3cubDocs</title>
  
  <meta name="description" content=" The following options control the architecture variant for which code is being compiled&#58; ">
  <meta name="keywords" content="arc, options, -, gcc, gcc~4">
  <meta name="HandheldFriendly" content="True">
  <meta name="MobileOptimized" content="320">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="mobile-web-app-capable" content="yes">
  
  <link rel="canonical" href="http://docs.w3cub.com/gcc~4/arc-options/">
  <link href="/favicon.png" rel="icon">
  <link type="text/css" rel="stylesheet" href="/assets/application-50364fff564ce3b6327021805f3f00e2957b441cf27f576a7dd4ff63bbc47047.css">
  <script type="text/javascript" src="/assets/application-db64bfd54ceb42be11af7995804cf4902548419ceb79d509b0b7d62c22d98e6f.js"></script>
  <script src="/json/gcc~4.js"></script>
  
  <script type="text/javascript">
    var _gaq = _gaq || [];
    _gaq.push(['_setAccount', 'UA-71174418-1']);
    _gaq.push(['_trackPageview']);

    (function() {
      var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
      ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
      var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
    })();
  </script>


</head>

<body>
	<div class="_app">
	<header class="_header">
  
  <form class="_search">
    <input type="search" class="_search-input" placeholder="Search&hellip;" autocomplete="off" autocapitalize="off" autocorrect="off" spellcheck="false" maxlength="20">
    <a class="_search-clear"></a>
    <div class="_search-tag"></div>
  </form>
  
  <a class="_home-link" href="/" ></a>
  <a class="_menu-link"></a>
  <h1 class="_logo">
    <a href="/" class="_nav-link" title="API Documentation Browser">W3cubDocs</a>
  </h1>
  
  <span class="_logo-sub-nav">/</span><span class="_logo-sub-nav"><a href="/gcc~4/" class="_nav-link" title="" style="margin-left:0;">GCC 4</a></span>
  
  <nav class="_nav">
    <a href="/app/" class="_nav-link ">App</a>
    <a href="/about/" class="_nav-link ">About</a>
  </nav>
</header>
	<section class="_sidebar">
		<div class="_list">
			
		</div>
	</section>
	<section class="_container ">
		<div class="_content">
			<div class="_page _gnu">
				
<h1 class="subsection" id="ARC-Options">3.17.3 ARC Options</h1> <p> The following options control the architecture variant for which code is being compiled:  </p>
<dl> <dt><code>-mbarrel-shifter</code></dt>
<dd>
Generate instructions supported by barrel shifter. This is the default unless ‘<code>-mcpu=ARC601</code>’ is in effect. </dd>
<dt>
<code>-mcpu=</code><var>cpu</var>
</dt>
<dd>
Set architecture type, register usage, and instruction scheduling parameters for <var>cpu</var>. There are also shortcut alias options available for backward compatibility and convenience. Supported values for <var>cpu</var> are   <dl>
<dt>‘<code>ARC600</code>’</dt>
<dd>Compile for ARC600. Aliases: <code>-mA6</code>, <code>-mARC600</code>. </dd>
<dt>‘<code>ARC601</code>’</dt>
<dd>
Compile for ARC601. Alias: <code>-mARC601</code>. </dd>
<dt>‘<code>ARC700</code>’</dt>
<dd>
Compile for ARC700. Aliases: <code>-mA7</code>, <code>-mARC700</code>. This is the default when configured with ‘<code>--with-cpu=arc700</code>’. </dd>
</dl> </dd>
<dt><code>-mdpfp</code></dt>

<dt><code>-mdpfp-compact</code></dt>
<dd>
FPX: Generate Double Precision FPX instructions, tuned for the compact implementation. </dd>
<dt><code>-mdpfp-fast</code></dt>
<dd>
FPX: Generate Double Precision FPX instructions, tuned for the fast implementation. </dd>
<dt><code>-mno-dpfp-lrsr</code></dt>
<dd>
Disable LR and SR instructions from using FPX extension aux registers. </dd>
<dt><code>-mea</code></dt>
<dd>
Generate Extended arithmetic instructions. Currently only <code>divaw</code>, <code>adds</code>, <code>subs</code>, and <code>sat16</code> are supported. This is always enabled for ‘<code>-mcpu=ARC700</code>’. </dd>
<dt><code>-mno-mpy</code></dt>
<dd>
Do not generate mpy instructions for ARC700. </dd>
<dt><code>-mmul32x16</code></dt>
<dd>
Generate 32x16 bit multiply and mac instructions. </dd>
<dt><code>-mmul64</code></dt>
<dd>
Generate mul64 and mulu64 instructions. Only valid for ‘<code>-mcpu=ARC600</code>’. </dd>
<dt><code>-mnorm</code></dt>
<dd>
Generate norm instruction. This is the default if ‘<code>-mcpu=ARC700</code>’ is in effect. </dd>
<dt><code>-mspfp</code></dt>

<dt><code>-mspfp-compact</code></dt>
<dd>
FPX: Generate Single Precision FPX instructions, tuned for the compact implementation. </dd>
<dt><code>-mspfp-fast</code></dt>
<dd>
FPX: Generate Single Precision FPX instructions, tuned for the fast implementation. </dd>
<dt><code>-msimd</code></dt>
<dd>
Enable generation of ARC SIMD instructions via target-specific builtins. Only valid for ‘<code>-mcpu=ARC700</code>’. </dd>
<dt><code>-msoft-float</code></dt>
<dd>
This option ignored; it is provided for compatibility purposes only. Software floating point code is emitted by default, and this default can overridden by FPX options; ‘<code>mspfp</code>’, ‘<code>mspfp-compact</code>’, or ‘<code>mspfp-fast</code>’ for single precision, and ‘<code>mdpfp</code>’, ‘<code>mdpfp-compact</code>’, or ‘<code>mdpfp-fast</code>’ for double precision. </dd>
<dt><code>-mswap</code></dt>
<dd>
Generate swap instructions. </dd>
</dl> <p>The following options are passed through to the assembler, and also define preprocessor macro symbols.   </p>
<dl> <dt><code>-mdsp-packa</code></dt>
<dd>
Passed down to the assembler to enable the DSP Pack A extensions. Also sets the preprocessor symbol <code>__Xdsp_packa</code>. </dd>
<dt><code>-mdvbf</code></dt>
<dd>
Passed down to the assembler to enable the dual viterbi butterfly extension. Also sets the preprocessor symbol <code>__Xdvbf</code>.  </dd>
<dt><code>-mlock</code></dt>
<dd>
Passed down to the assembler to enable the Locked Load/Store Conditional extension. Also sets the preprocessor symbol <code>__Xlock</code>. </dd>
<dt><code>-mmac-d16</code></dt>
<dd>
Passed down to the assembler. Also sets the preprocessor symbol <code>__Xxmac_d16</code>. </dd>
<dt><code>-mmac-24</code></dt>
<dd>
Passed down to the assembler. Also sets the preprocessor symbol <code>__Xxmac_24</code>.  </dd>
<dt><code>-mrtsc</code></dt>
<dd>
Passed down to the assembler to enable the 64-bit Time-Stamp Counter extension instruction. Also sets the preprocessor symbol <code>__Xrtsc</code>.  </dd>
<dt><code>-mswape</code></dt>
<dd>
Passed down to the assembler to enable the swap byte ordering extension instruction. Also sets the preprocessor symbol <code>__Xswape</code>. </dd>
<dt><code>-mtelephony</code></dt>
<dd>
Passed down to the assembler to enable dual and single operand instructions for telephony. Also sets the preprocessor symbol <code>__Xtelephony</code>. </dd>
<dt><code>-mxy</code></dt>
<dd>
Passed down to the assembler to enable the XY Memory extension. Also sets the preprocessor symbol <code>__Xxy</code>. </dd>
</dl> <p>The following options control how the assembly code is annotated:  </p>
<dl> <dt><code>-misize</code></dt>
<dd>
Annotate assembler instructions with estimated addresses. </dd>
<dt><code>-mannotate-align</code></dt>
<dd>
Explain what alignment considerations lead to the decision to make an instruction short or long. </dd>
</dl> <p>The following options are passed through to the linker:  </p>
<dl> <dt><code>-marclinux</code></dt>
<dd>
Passed through to the linker, to specify use of the <code>arclinux</code> emulation. This option is enabled by default in tool chains built for <code>arc-linux-uclibc</code> and <code>arceb-linux-uclibc</code> targets when profiling is not requested. </dd>
<dt><code>-marclinux_prof</code></dt>
<dd>
Passed through to the linker, to specify use of the <code>arclinux_prof</code> emulation. This option is enabled by default in tool chains built for <code>arc-linux-uclibc</code> and <code>arceb-linux-uclibc</code> targets when profiling is requested. </dd>
</dl> <p>The following options control the semantics of generated code:  </p>
<dl> <dt><code>-mepilogue-cfi</code></dt>
<dd>
Enable generation of call frame information for epilogues. </dd>
<dt><code>-mno-epilogue-cfi</code></dt>
<dd>
Disable generation of call frame information for epilogues. </dd>
<dt><code>-mlong-calls</code></dt>
<dd>
Generate call insns as register indirect calls, thus providing access to the full 32-bit address range. </dd>
<dt><code>-mmedium-calls</code></dt>
<dd>
Don't use less than 25 bit addressing range for calls, which is the offset available for an unconditional branch-and-link instruction. Conditional execution of function calls is suppressed, to allow use of the 25-bit range, rather than the 21-bit range with conditional branch-and-link. This is the default for tool chains built for <code>arc-linux-uclibc</code> and <code>arceb-linux-uclibc</code> targets. </dd>
<dt><code>-mno-sdata</code></dt>
<dd>
Do not generate sdata references. This is the default for tool chains built for <code>arc-linux-uclibc</code> and <code>arceb-linux-uclibc</code> targets. </dd>
<dt><code>-mucb-mcount</code></dt>
<dd>
Instrument with mcount calls as used in UCB code. I.e. do the counting in the callee, not the caller. By default ARC instrumentation counts in the caller. </dd>
<dt><code>-mvolatile-cache</code></dt>
<dd>
Use ordinarily cached memory accesses for volatile references. This is the default. </dd>
<dt><code>-mno-volatile-cache</code></dt>
<dd>
Enable cache bypass for volatile references. </dd>
</dl> <p>The following options fine tune code generation:  </p>
<dl> <dt><code>-malign-call</code></dt>
<dd>
Do alignment optimizations for call instructions. </dd>
<dt><code>-mauto-modify-reg</code></dt>
<dd>
Enable the use of pre/post modify with register displacement. </dd>
<dt><code>-mbbit-peephole</code></dt>
<dd>
Enable bbit peephole2. </dd>
<dt><code>-mno-brcc</code></dt>
<dd>
This option disables a target-specific pass in <code>arc_reorg</code> to generate <code>BRcc</code> instructions. It has no effect on <code>BRcc</code> generation driven by the combiner pass. </dd>
<dt><code>-mcase-vector-pcrel</code></dt>
<dd>
Use pc-relative switch case tables - this enables case table shortening. This is the default for <code>-Os</code>. </dd>
<dt><code>-mcompact-casesi</code></dt>
<dd>
Enable compact casesi pattern. This is the default for <code>-Os</code>. </dd>
<dt><code>-mno-cond-exec</code></dt>
<dd>
Disable ARCompact specific pass to generate conditional execution instructions. Due to delay slot scheduling and interactions between operand numbers, literal sizes, instruction lengths, and the support for conditional execution, the target-independent pass to generate conditional execution is often lacking, so the ARC port has kept a special pass around that tries to find more conditional execution generating opportunities after register allocation, branch shortening, and delay slot scheduling have been done. This pass generally, but not always, improves performance and code size, at the cost of extra compilation time, which is why there is an option to switch it off. If you have a problem with call instructions exceeding their allowable offset range because they are conditionalized, you should consider using <code>-mmedium-calls</code> instead. </dd>
<dt><code>-mearly-cbranchsi</code></dt>
<dd>
Enable pre-reload use of the cbranchsi pattern. </dd>
<dt><code>-mexpand-adddi</code></dt>
<dd>
Expand <code>adddi3</code> and <code>subdi3</code> at rtl generation time into <code>add.f</code>, <code>adc</code> etc. </dd>
<dt><code>-mindexed-loads</code></dt>
<dd>
Enable the use of indexed loads. This can be problematic because some optimizers will then assume the that indexed stores exist, which is not the case. </dd>
<dt><code>-mlra</code></dt>
<dd>
Enable Local Register Allocation. This is still experimental for ARC, so by default the compiler uses standard reload (i.e. ‘<code>-mno-lra</code>’). </dd>
<dt><code>-mlra-priority-none</code></dt>
<dd>
Don't indicate any priority for target registers. </dd>
<dt><code>-mlra-priority-compact</code></dt>
<dd>
Indicate target register priority for r0..r3 / r12..r15. </dd>
<dt><code>-mlra-priority-noncompact</code></dt>
<dd>
Reduce target regsiter priority for r0..r3 / r12..r15. </dd>
<dt><code>-mno-millicode</code></dt>
<dd>
When optimizing for size (using <code>-Os</code>), prologues and epilogues that have to save or restore a large number of registers are often shortened by using call to a special function in libgcc; this is referred to as a <em>millicode</em> call. As these calls can pose performance issues, and/or cause linking issues when linking in a nonstandard way, this option is provided to turn off millicode call generation. </dd>
<dt><code>-mmixed-code</code></dt>
<dd>
Tweak register allocation to help 16-bit instruction generation. This generally has the effect of decreasing the average instruction size while increasing the instruction count. </dd>
<dt><code>-mq-class</code></dt>
<dd>
Enable 'q' instruction alternatives. This is the default for <code>-Os</code>. </dd>
<dt><code>-mRcq</code></dt>
<dd>
Enable Rcq constraint handling - most short code generation depends on this. This is the default. </dd>
<dt><code>-mRcw</code></dt>
<dd>
Enable Rcw constraint handling - ccfsm condexec mostly depends on this. This is the default. </dd>
<dt>
<code>-msize-level=</code><var>level</var>
</dt>
<dd>
Fine-tune size optimization with regards to instruction lengths and alignment. The recognized values for <var>level</var> are: <dl> <dt>‘<code>0</code>’</dt>
<dd>No size optimization. This level is deprecated and treated like ‘<code>1</code>’. </dd>
<dt>‘<code>1</code>’</dt>
<dd>Short instructions are used opportunistically. </dd>
<dt>‘<code>2</code>’</dt>
<dd>In addition, alignment of loops and of code after barriers are dropped. </dd>
<dt>‘<code>3</code>’</dt>
<dd>In addition, optional data alignment is dropped, and the option <code>Os</code> is enabled. </dd>
</dl> <p>This defaults to ‘<code>3</code>’ when <code>-Os</code> is in effect. Otherwise, the behavior when this is not set is equivalent to level ‘<code>1</code>’. </p>
</dd>
<dt>
<code>-mtune=</code><var>cpu</var>
</dt>
<dd>
Set instruction scheduling parameters for <var>cpu</var>, overriding any implied by <code>-mcpu=</code>. <p>Supported values for <var>cpu</var> are </p>
<dl> <dt>‘<code>ARC600</code>’</dt>
<dd>Tune for ARC600 cpu. </dd>
<dt>‘<code>ARC601</code>’</dt>
<dd>Tune for ARC601 cpu. </dd>
<dt>‘<code>ARC700</code>’</dt>
<dd>Tune for ARC700 cpu with standard multiplier block. </dd>
<dt>‘<code>ARC700-xmac</code>’</dt>
<dd>Tune for ARC700 cpu with XMAC block. </dd>
<dt>‘<code>ARC725D</code>’</dt>
<dd>Tune for ARC725D cpu. </dd>
<dt>‘<code>ARC750D</code>’</dt>
<dd>Tune for ARC750D cpu. </dd>
</dl> </dd>
<dt>
<code>-mmultcost=</code><var>num</var>
</dt>
<dd>
Cost to assume for a multiply instruction, with ‘<code>4</code>’ being equal to a normal instruction. </dd>
<dt>
<code>-munalign-prob-threshold=</code><var>probability</var>
</dt>
<dd>
Set probability threshold for unaligning branches. When tuning for ‘<code>ARC700</code>’ and optimizing for speed, branches without filled delay slot are preferably emitted unaligned and long, unless profiling indicates that the probability for the branch to be taken is below <var>probability</var>. See <a href="../cross_002dprofiling/#Cross_002dprofiling">Cross-profiling</a>. The default is (REG_BR_PROB_BASE/2), i.e. 5000. </dd>
</dl> <p>The following options are maintained for backward compatibility, but are now deprecated and will be removed in a future release:  </p>
<dl> <dt><code>-margonaut</code></dt>
<dd>
Obsolete FPX. </dd>
<dt><code>-mbig-endian</code></dt>

<dt><code>-EB</code></dt>
<dd>
Compile code for big endian targets. Use of these options is now deprecated. Users wanting big-endian code, should use the <code>arceb-elf32</code> and <code>arceb-linux-uclibc</code> targets when building the tool chain, for which big-endian is the default. </dd>
<dt><code>-mlittle-endian</code></dt>

<dt><code>-EL</code></dt>
<dd>
Compile code for little endian targets. Use of these options is now deprecated. Users wanting little-endian code should use the <code>arc-elf32</code> and <code>arc-linux-uclibc</code> targets when building the tool chain, for which little-endian is the default. </dd>
<dt><code>-mbarrel_shifter</code></dt>
<dd>
Replaced by ‘<code>-mbarrel-shifter</code>’ </dd>
<dt><code>-mdpfp_compact</code></dt>
<dd>
Replaced by ‘<code>-mdpfp-compact</code>’ </dd>
<dt><code>-mdpfp_fast</code></dt>
<dd>
Replaced by ‘<code>-mdpfp-fast</code>’ </dd>
<dt><code>-mdsp_packa</code></dt>
<dd>
Replaced by ‘<code>-mdsp-packa</code>’ </dd>
<dt><code>-mEA</code></dt>
<dd>
Replaced by ‘<code>-mea</code>’ </dd>
<dt><code>-mmac_24</code></dt>
<dd>
Replaced by ‘<code>-mmac-24</code>’ </dd>
<dt><code>-mmac_d16</code></dt>
<dd>
Replaced by ‘<code>-mmac-d16</code>’ </dd>
<dt><code>-mspfp_compact</code></dt>
<dd>
Replaced by ‘<code>-mspfp-compact</code>’ </dd>
<dt><code>-mspfp_fast</code></dt>
<dd>
Replaced by ‘<code>-mspfp-fast</code>’ </dd>
<dt>
<code>-mtune=</code><var>cpu</var>
</dt>
<dd>
Values ‘<code>arc600</code>’, ‘<code>arc601</code>’, ‘<code>arc700</code>’ and ‘<code>arc700-xmac</code>’ for <var>cpu</var> are replaced by ‘<code>ARC600</code>’, ‘<code>ARC601</code>’, ‘<code>ARC700</code>’ and ‘<code>ARC700-xmac</code>’ respectively </dd>
<dt>
<code>-multcost=</code><var>num</var>
</dt>
<dd>
Replaced by ‘<code>-mmultcost</code>’. </dd>
</dl>
<div class="_attribution">
  <p class="_attribution-p">
    © Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-4.9.3/gcc/ARC-Options.html" class="_attribution-link" target="_blank">https://gcc.gnu.org/onlinedocs/gcc-4.9.3/gcc/ARC-Options.html</a>
  </p>
</div>

			</div>
		</div>
	</section>

	</div>
</body>
</html>
