0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Parity_Gen_Even_Odd/Parity_Gen_Even_Odd.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Parity_Gen_Even_Odd/Parity_Gen_Even_Odd.srcs/sim_1/new/Parity_Gen_tb.v,1722783626,verilog,,,,Parity_Gen_tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Parity_Gen_Even_Odd/Parity_Gen_Even_Odd.srcs/sources_1/new/Parity_Gen.v,1722783447,verilog,,E:/FYP/FPGA_XILINX 2/Parity_Gen_Even_Odd/Parity_Gen_Even_Odd.srcs/sim_1/new/Parity_Gen_tb.v,,Parity_Gen,,,,,,,,
