# 5-Stage-Pipelined-MIPS-32-Processor
This project implements a 32-bit MIPS processor architecture in Verilog HDL, following the classical 5-stage pipeline:

1. Instruction Fetch (IF)
2. Instruction Decode (ID)
3. Execution (EX)
4. Memory Access (MEM)
5. Write Back (WB)
