<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-l2c-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-l2c-defs.h</h1><a href="cvmx-l2c-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-l2c-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon l2c.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_L2C_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_L2C_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BIG_CTL CVMX_L2C_BIG_CTL_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_BIG_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BIG_CTL not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800030ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-l2c-defs_8h.html#a265aced472355056431eb8c32129a362">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BIG_CTL (CVMX_ADD_IO_SEG(0x0001180080800030ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST CVMX_L2C_BST_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_BST_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007F8ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9b67f3db26df5dc3c8d924d3baf52e98">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST (CVMX_ADD_IO_SEG(0x00011800808007F8ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST0 CVMX_L2C_BST0_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_BST0_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST0 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007F8ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-l2c-defs_8h.html#acbea1987aa6817a3c156e33db0808681">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST0 (CVMX_ADD_IO_SEG(0x00011800800007F8ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST1 CVMX_L2C_BST1_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_BST1_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST1 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007F0ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5bdc38465647548a1f5d0f1db5dad923">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST1 (CVMX_ADD_IO_SEG(0x00011800800007F0ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST2 CVMX_L2C_BST2_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_BST2_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST2 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800007E8ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad8cbd74d00241bc9f4234d22606dadf2">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST2 (CVMX_ADD_IO_SEG(0x00011800800007E8ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a0e9ec6439a60944707394314b9994d49">CVMX_L2C_BST_MEMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00119"></a>00119         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST_MEMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00120"></a>00120     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080C007F8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#else</span>
<a name="l00123"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0e9ec6439a60944707394314b9994d49">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST_MEMX(offset) (CVMX_ADD_IO_SEG(0x0001180080C007F8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aefedb6f4e78d3175bdcd868859dc804e">CVMX_L2C_BST_TDTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <span class="keywordflow">if</span> (!(
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00133"></a>00133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00134"></a>00134         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST_TDTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00135"></a>00135     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007F0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 <span class="preprocessor">#else</span>
<a name="l00138"></a><a class="code" href="cvmx-l2c-defs_8h.html#aefedb6f4e78d3175bdcd868859dc804e">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST_TDTX(offset) (CVMX_ADD_IO_SEG(0x0001180080A007F0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ad177cb8a4b69ff29dd5e5387dcc01615">CVMX_L2C_BST_TTGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00142"></a>00142 {
<a name="l00143"></a>00143     <span class="keywordflow">if</span> (!(
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00148"></a>00148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00149"></a>00149         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_BST_TTGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00150"></a>00150     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007F8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00151"></a>00151 }
<a name="l00152"></a>00152 <span class="preprocessor">#else</span>
<a name="l00153"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad177cb8a4b69ff29dd5e5387dcc01615">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_BST_TTGX(offset) (CVMX_ADD_IO_SEG(0x0001180080A007F8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#af3778a9c79f8637c665d24d64da01c98">CVMX_L2C_CBCX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00164"></a>00164         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00165"></a>00165     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E007F8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 <span class="preprocessor">#else</span>
<a name="l00168"></a><a class="code" href="cvmx-l2c-defs_8h.html#af3778a9c79f8637c665d24d64da01c98">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180080E007F8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ac1391331f94c65667b156ac71b9a54a4">CVMX_L2C_CBCX_DLL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <span class="keywordflow">if</span> (!(
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00178"></a>00178         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_DLL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00179"></a>00179     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E00018ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00180"></a>00180 }
<a name="l00181"></a>00181 <span class="preprocessor">#else</span>
<a name="l00182"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac1391331f94c65667b156ac71b9a54a4">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_DLL(offset) (CVMX_ADD_IO_SEG(0x0001180080E00018ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a5893023bce749f6934987d8c4b1861d6">CVMX_L2C_CBCX_HOLEERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00186"></a>00186 {
<a name="l00187"></a>00187     <span class="keywordflow">if</span> (!(
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00189"></a>00189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00190"></a>00190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_HOLEERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E007D0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5893023bce749f6934987d8c4b1861d6">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_HOLEERR(offset) (CVMX_ADD_IO_SEG(0x0001180080E007D0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ad3637ec6768fbc18f0b3da1e25e7de86">CVMX_L2C_CBCX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00207"></a>00207         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00208"></a>00208     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E00028ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00209"></a>00209 }
<a name="l00210"></a>00210 <span class="preprocessor">#else</span>
<a name="l00211"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad3637ec6768fbc18f0b3da1e25e7de86">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180080E00028ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aea24f26e50ea717a9feba95d2dc812b4">CVMX_L2C_CBCX_IOCERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00215"></a>00215 {
<a name="l00216"></a>00216     <span class="keywordflow">if</span> (!(
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00218"></a>00218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00220"></a>00220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00221"></a>00221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00222"></a>00222         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_IOCERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00223"></a>00223     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E007E8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00224"></a>00224 }
<a name="l00225"></a>00225 <span class="preprocessor">#else</span>
<a name="l00226"></a><a class="code" href="cvmx-l2c-defs_8h.html#aea24f26e50ea717a9feba95d2dc812b4">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_IOCERR(offset) (CVMX_ADD_IO_SEG(0x0001180080E007E8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ae9e21bd0b0ef95a961ac06be364bdb1b">CVMX_L2C_CBCX_IODISOCIERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00230"></a>00230 {
<a name="l00231"></a>00231     <span class="keywordflow">if</span> (!(
<a name="l00232"></a>00232           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00233"></a>00233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00234"></a>00234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_IODISOCIERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E007D8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae9e21bd0b0ef95a961ac06be364bdb1b">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_IODISOCIERR(offset) (CVMX_ADD_IO_SEG(0x0001180080E007D8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#af811acf6d11ee4ee91d642f586844137">CVMX_L2C_CBCX_MIBERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00246"></a>00246         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00247"></a>00247             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00248"></a>00248                 <span class="keywordflow">if</span> (((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00249"></a>00249                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + ((offset) &amp; 3) * 0x40000ull - 262144*2;
<a name="l00250"></a>00250             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00251"></a>00251                 <span class="keywordflow">if</span> (((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00252"></a>00252                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + ((offset) &amp; 3) * 0x40000ull - 262144*2;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254             <span class="keywordflow">break</span>;
<a name="l00255"></a>00255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00256"></a>00256         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00257"></a>00257             <span class="keywordflow">if</span> ((offset == 1))
<a name="l00258"></a>00258                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + ((offset) &amp; 1) * 0x40000ull - 262144*1;
<a name="l00259"></a>00259             <span class="keywordflow">break</span>;
<a name="l00260"></a>00260     }
<a name="l00261"></a>00261     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_MIBERR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00262"></a>00262     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + ((offset) &amp; 1) * 0x40000ull - 262144*1;
<a name="l00263"></a>00263 }
<a name="l00264"></a>00264 <span class="preprocessor">#else</span>
<a name="l00265"></a><a class="code" href="cvmx-l2c-defs_8h.html#af811acf6d11ee4ee91d642f586844137">00265</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#af811acf6d11ee4ee91d642f586844137">CVMX_L2C_CBCX_MIBERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00268"></a>00268         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00269"></a>00269             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00270"></a>00270                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + (offset) * 0x40000ull - 262144*2;
<a name="l00271"></a>00271             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00272"></a>00272                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + (offset) * 0x40000ull - 262144*2;
<a name="l00273"></a>00273 
<a name="l00274"></a>00274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00275"></a>00275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00276"></a>00276             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + (offset) * 0x40000ull - 262144*1;
<a name="l00277"></a>00277     }
<a name="l00278"></a>00278     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E807E0ull) + (offset) * 0x40000ull - 262144*1;
<a name="l00279"></a>00279 }
<a name="l00280"></a>00280 <span class="preprocessor">#endif</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a01bed750408379af0c94353750a90c29">CVMX_L2C_CBCX_RSDERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00283"></a>00283 {
<a name="l00284"></a>00284     <span class="keywordflow">if</span> (!(
<a name="l00285"></a>00285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00286"></a>00286           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00287"></a>00287           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00288"></a>00288           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00289"></a>00289           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00290"></a>00290         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CBCX_RSDERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00291"></a>00291     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E007F0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00292"></a>00292 }
<a name="l00293"></a>00293 <span class="preprocessor">#else</span>
<a name="l00294"></a><a class="code" href="cvmx-l2c-defs_8h.html#a01bed750408379af0c94353750a90c29">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CBCX_RSDERR(offset) (CVMX_ADD_IO_SEG(0x0001180080E007F0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CFG CVMX_L2C_CFG_FUNC()</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CFG not supported on this chip\n&quot;</span>);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000000ull);
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-l2c-defs_8h.html#aba5376482d7037f58dad8ad9685536de">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CFG (CVMX_ADD_IO_SEG(0x0001180080000000ull))</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_COP0_ADR CVMX_L2C_COP0_ADR_FUNC()</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_COP0_ADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00312"></a>00312         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_COP0_ADR not supported on this chip\n&quot;</span>);
<a name="l00313"></a>00313     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800038ull);
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 <span class="preprocessor">#else</span>
<a name="l00316"></a><a class="code" href="cvmx-l2c-defs_8h.html#a93002e97625b644624b484ec7d9fe19d">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_COP0_ADR (CVMX_ADD_IO_SEG(0x0001180080800038ull))</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_COP0_DAT CVMX_L2C_COP0_DAT_FUNC()</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_COP0_DAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00323"></a>00323         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_COP0_DAT not supported on this chip\n&quot;</span>);
<a name="l00324"></a>00324     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800040ull);
<a name="l00325"></a>00325 }
<a name="l00326"></a>00326 <span class="preprocessor">#else</span>
<a name="l00327"></a><a class="code" href="cvmx-l2c-defs_8h.html#afbb16254a317dcee00308ee7c90246f4">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_COP0_DAT (CVMX_ADD_IO_SEG(0x0001180080800040ull))</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a1261cb7a53f21818421df9be8921fb91">CVMX_L2C_COP0_MAPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00331"></a>00331 {
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (!(
<a name="l00333"></a>00333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1023) || ((offset &gt;= 16128) &amp;&amp; (offset &lt;= 16383)))) ||
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1535) || ((offset &gt;= 16128) &amp;&amp; (offset &lt;= 16383)))) ||
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 2559) || ((offset &gt;= 16128) &amp;&amp; (offset &lt;= 16383)))) ||
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 8191) || ((offset &gt;= 16128) &amp;&amp; (offset &lt;= 16383)))) ||
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1023) || ((offset &gt;= 16128) &amp;&amp; (offset &lt;= 16383))))))
<a name="l00338"></a>00338         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_COP0_MAPX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00339"></a>00339     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080940000ull) + ((offset) &amp; 16383) * 8;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 <span class="preprocessor">#else</span>
<a name="l00342"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1261cb7a53f21818421df9be8921fb91">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_COP0_MAPX(offset) (CVMX_ADD_IO_SEG(0x0001180080940000ull) + ((offset) &amp; 16383) * 8)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CTL CVMX_L2C_CTL_FUNC()</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00347"></a>00347 {
<a name="l00348"></a>00348     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00349"></a>00349         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_CTL not supported on this chip\n&quot;</span>);
<a name="l00350"></a>00350     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800000ull);
<a name="l00351"></a>00351 }
<a name="l00352"></a>00352 <span class="preprocessor">#else</span>
<a name="l00353"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7b102d7c6dbd0d578788de7665269ecc">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_CTL (CVMX_ADD_IO_SEG(0x0001180080800000ull))</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_DBG CVMX_L2C_DBG_FUNC()</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00360"></a>00360         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_DBG not supported on this chip\n&quot;</span>);
<a name="l00361"></a>00361     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000030ull);
<a name="l00362"></a>00362 }
<a name="l00363"></a>00363 <span class="preprocessor">#else</span>
<a name="l00364"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1fe64b8b764b8383d9eb263914d94085">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_DBG (CVMX_ADD_IO_SEG(0x0001180080000030ull))</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_DUT CVMX_L2C_DUT_FUNC()</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_DUT_FUNC(<span class="keywordtype">void</span>)
<a name="l00369"></a>00369 {
<a name="l00370"></a>00370     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00371"></a>00371         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_DUT not supported on this chip\n&quot;</span>);
<a name="l00372"></a>00372     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000050ull);
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 <span class="preprocessor">#else</span>
<a name="l00375"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa57827a6ee3f2daf3cdba5f116fed647">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_DUT (CVMX_ADD_IO_SEG(0x0001180080000050ull))</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a8c202b97e8666c408841bd1d38783018">CVMX_L2C_DUT_MAPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00379"></a>00379 {
<a name="l00380"></a>00380     <span class="keywordflow">if</span> (!(
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1535))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 2559))) ||
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 8191))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1023)))))
<a name="l00386"></a>00386         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_DUT_MAPX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00387"></a>00387     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080E00000ull) + ((offset) &amp; 8191) * 8;
<a name="l00388"></a>00388 }
<a name="l00389"></a>00389 <span class="preprocessor">#else</span>
<a name="l00390"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8c202b97e8666c408841bd1d38783018">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_DUT_MAPX(offset) (CVMX_ADD_IO_SEG(0x0001180080E00000ull) + ((offset) &amp; 8191) * 8)</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ECC_CTL CVMX_L2C_ECC_CTL_FUNC()</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00397"></a>00397         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l00398"></a>00398     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800010ull);
<a name="l00399"></a>00399 }
<a name="l00400"></a>00400 <span class="preprocessor">#else</span>
<a name="l00401"></a><a class="code" href="cvmx-l2c-defs_8h.html#a86580ad21f5213c91711515008406a6f">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ECC_CTL (CVMX_ADD_IO_SEG(0x0001180080800010ull))</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a91e623588d5d41642f039f395350c710">CVMX_L2C_ERR_TDTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00405"></a>00405 {
<a name="l00406"></a>00406     <span class="keywordflow">if</span> (!(
<a name="l00407"></a>00407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00408"></a>00408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00409"></a>00409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00410"></a>00410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_ERR_TDTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007E0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-l2c-defs_8h.html#a91e623588d5d41642f039f395350c710">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ERR_TDTX(offset) (CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#acd07dd5c8e597f98e0e82180d4cfab9a">CVMX_L2C_ERR_TTGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00423"></a>00423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00424"></a>00424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00425"></a>00425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00426"></a>00426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00427"></a>00427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_ERR_TTGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00428"></a>00428     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007E8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00429"></a>00429 }
<a name="l00430"></a>00430 <span class="preprocessor">#else</span>
<a name="l00431"></a><a class="code" href="cvmx-l2c-defs_8h.html#acd07dd5c8e597f98e0e82180d4cfab9a">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ERR_TTGX(offset) (CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#af10a45fe9d90b40a9801103d0bb9a225">CVMX_L2C_ERR_VBFX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!(
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00441"></a>00441           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00442"></a>00442         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_ERR_VBFX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00443"></a>00443     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080C007F0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 <span class="preprocessor">#else</span>
<a name="l00446"></a><a class="code" href="cvmx-l2c-defs_8h.html#af10a45fe9d90b40a9801103d0bb9a225">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ERR_VBFX(offset) (CVMX_ADD_IO_SEG(0x0001180080C007F0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ERR_XMC CVMX_L2C_ERR_XMC_FUNC()</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_ERR_XMC_FUNC(<span class="keywordtype">void</span>)
<a name="l00451"></a>00451 {
<a name="l00452"></a>00452     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00453"></a>00453         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_ERR_XMC not supported on this chip\n&quot;</span>);
<a name="l00454"></a>00454     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007D8ull);
<a name="l00455"></a>00455 }
<a name="l00456"></a>00456 <span class="preprocessor">#else</span>
<a name="l00457"></a><a class="code" href="cvmx-l2c-defs_8h.html#a11581890a19a15c0801dca333102e728">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_ERR_XMC (CVMX_ADD_IO_SEG(0x00011800808007D8ull))</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_GRPWRR0 CVMX_L2C_GRPWRR0_FUNC()</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_GRPWRR0_FUNC(<span class="keywordtype">void</span>)
<a name="l00462"></a>00462 {
<a name="l00463"></a>00463     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00464"></a>00464         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_GRPWRR0 not supported on this chip\n&quot;</span>);
<a name="l00465"></a>00465     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000C8ull);
<a name="l00466"></a>00466 }
<a name="l00467"></a>00467 <span class="preprocessor">#else</span>
<a name="l00468"></a><a class="code" href="cvmx-l2c-defs_8h.html#adb0b0706237d2aaff0feaf157bd1e2cc">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_GRPWRR0 (CVMX_ADD_IO_SEG(0x00011800800000C8ull))</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_GRPWRR1 CVMX_L2C_GRPWRR1_FUNC()</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_GRPWRR1_FUNC(<span class="keywordtype">void</span>)
<a name="l00473"></a>00473 {
<a name="l00474"></a>00474     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00475"></a>00475         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_GRPWRR1 not supported on this chip\n&quot;</span>);
<a name="l00476"></a>00476     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000D0ull);
<a name="l00477"></a>00477 }
<a name="l00478"></a>00478 <span class="preprocessor">#else</span>
<a name="l00479"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae7237bf1037b8cea470a1cc5ac891f7d">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_GRPWRR1 (CVMX_ADD_IO_SEG(0x00011800800000D0ull))</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_EN CVMX_L2C_INT_EN_FUNC()</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00484"></a>00484 {
<a name="l00485"></a>00485     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00486"></a>00486         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00487"></a>00487     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000100ull);
<a name="l00488"></a>00488 }
<a name="l00489"></a>00489 <span class="preprocessor">#else</span>
<a name="l00490"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad1e9771091decbc0a863b8011a48cccd">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_EN (CVMX_ADD_IO_SEG(0x0001180080000100ull))</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_ENA CVMX_L2C_INT_ENA_FUNC()</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_INT_ENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00495"></a>00495 {
<a name="l00496"></a>00496     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00497"></a>00497         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_INT_ENA not supported on this chip\n&quot;</span>);
<a name="l00498"></a>00498     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800020ull);
<a name="l00499"></a>00499 }
<a name="l00500"></a>00500 <span class="preprocessor">#else</span>
<a name="l00501"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1f925a64b43ab8f3f5a55a9f17bc7a5c">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_ENA (CVMX_ADD_IO_SEG(0x0001180080800020ull))</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_REG CVMX_L2C_INT_REG_FUNC()</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_INT_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00506"></a>00506 {
<a name="l00507"></a>00507     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00508"></a>00508         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_INT_REG not supported on this chip\n&quot;</span>);
<a name="l00509"></a>00509     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800018ull);
<a name="l00510"></a>00510 }
<a name="l00511"></a>00511 <span class="preprocessor">#else</span>
<a name="l00512"></a><a class="code" href="cvmx-l2c-defs_8h.html#aefee7c3248e2af83b678d9b1b50d0add">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_REG (CVMX_ADD_IO_SEG(0x0001180080800018ull))</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_STAT CVMX_L2C_INT_STAT_FUNC()</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_INT_STAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00517"></a>00517 {
<a name="l00518"></a>00518     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00519"></a>00519         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_INT_STAT not supported on this chip\n&quot;</span>);
<a name="l00520"></a>00520     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000F8ull);
<a name="l00521"></a>00521 }
<a name="l00522"></a>00522 <span class="preprocessor">#else</span>
<a name="l00523"></a><a class="code" href="cvmx-l2c-defs_8h.html#a71fa6daf69cca799fda68dff876b1d94">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INT_STAT (CVMX_ADD_IO_SEG(0x00011800800000F8ull))</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#af878bdd67b8e2a9996cfa5383fc48cff">CVMX_L2C_INVX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00527"></a>00527 {
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (!(
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00531"></a>00531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00533"></a>00533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00534"></a>00534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_INVX_PFC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00535"></a>00535     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800820ull) + ((offset) &amp; 7) * 64;
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 <span class="preprocessor">#else</span>
<a name="l00538"></a><a class="code" href="cvmx-l2c-defs_8h.html#af878bdd67b8e2a9996cfa5383fc48cff">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_INVX_PFC(offset) (CVMX_ADD_IO_SEG(0x0001180080800820ull) + ((offset) &amp; 7) * 64)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ae852ea8b3d40bcc5be0d6378728ae3e0">CVMX_L2C_IOCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00542"></a>00542 {
<a name="l00543"></a>00543     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00544"></a>00544         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00545"></a>00545         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00546"></a>00546         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00547"></a>00547         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00548"></a>00548             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00549"></a>00549                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00550"></a>00550                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00551"></a>00551             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00552"></a>00552                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00553"></a>00553                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00554"></a>00554             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00555"></a>00555                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00556"></a>00556             <span class="keywordflow">break</span>;
<a name="l00557"></a>00557         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00558"></a>00558         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00559"></a>00559         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00560"></a>00560         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00561"></a>00561         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00562"></a>00562             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00563"></a>00563                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800420ull);
<a name="l00564"></a>00564             <span class="keywordflow">break</span>;
<a name="l00565"></a>00565     }
<a name="l00566"></a>00566     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_IOCX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae852ea8b3d40bcc5be0d6378728ae3e0">00570</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ae852ea8b3d40bcc5be0d6378728ae3e0">CVMX_L2C_IOCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset __attribute__ ((unused)))
<a name="l00571"></a>00571 {
<a name="l00572"></a>00572     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00573"></a>00573         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00574"></a>00574         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00575"></a>00575         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00576"></a>00576         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00577"></a>00577             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00578"></a>00578                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00579"></a>00579             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00580"></a>00580                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00581"></a>00581             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00582"></a>00582         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00583"></a>00583         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00584"></a>00584         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00585"></a>00585         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00586"></a>00586         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00587"></a>00587             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800420ull);
<a name="l00588"></a>00588     }
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800828ull);
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#endif</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aefdefc1b8e8041a6f6ae7655dc981320">CVMX_L2C_IORX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00594"></a>00594 {
<a name="l00595"></a>00595     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00596"></a>00596         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00597"></a>00597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00598"></a>00598         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00599"></a>00599         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00600"></a>00600             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00601"></a>00601                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00602"></a>00602                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00603"></a>00603             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00604"></a>00604                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00605"></a>00605                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00606"></a>00606             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00607"></a>00607                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00608"></a>00608             <span class="keywordflow">break</span>;
<a name="l00609"></a>00609         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00610"></a>00610         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00611"></a>00611         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00612"></a>00612         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00613"></a>00613         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00614"></a>00614             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00615"></a>00615                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800428ull);
<a name="l00616"></a>00616             <span class="keywordflow">break</span>;
<a name="l00617"></a>00617     }
<a name="l00618"></a>00618     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_IORX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00619"></a>00619     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 <span class="preprocessor">#else</span>
<a name="l00622"></a><a class="code" href="cvmx-l2c-defs_8h.html#aefdefc1b8e8041a6f6ae7655dc981320">00622</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aefdefc1b8e8041a6f6ae7655dc981320">CVMX_L2C_IORX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset __attribute__ ((unused)))
<a name="l00623"></a>00623 {
<a name="l00624"></a>00624     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00625"></a>00625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00626"></a>00626         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00627"></a>00627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00628"></a>00628         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00629"></a>00629             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00630"></a>00630                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00631"></a>00631             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00632"></a>00632                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00633"></a>00633             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00634"></a>00634         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00635"></a>00635         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00636"></a>00636         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00637"></a>00637         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00638"></a>00638         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00639"></a>00639             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800428ull);
<a name="l00640"></a>00640     }
<a name="l00641"></a>00641     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800830ull);
<a name="l00642"></a>00642 }
<a name="l00643"></a>00643 <span class="preprocessor">#endif</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LCKBASE CVMX_L2C_LCKBASE_FUNC()</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LCKBASE_FUNC(<span class="keywordtype">void</span>)
<a name="l00647"></a>00647 {
<a name="l00648"></a>00648     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00649"></a>00649         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LCKBASE not supported on this chip\n&quot;</span>);
<a name="l00650"></a>00650     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000058ull);
<a name="l00651"></a>00651 }
<a name="l00652"></a>00652 <span class="preprocessor">#else</span>
<a name="l00653"></a><a class="code" href="cvmx-l2c-defs_8h.html#a4993d68bb464050695d994c02dd88b02">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LCKBASE (CVMX_ADD_IO_SEG(0x0001180080000058ull))</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LCKOFF CVMX_L2C_LCKOFF_FUNC()</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LCKOFF_FUNC(<span class="keywordtype">void</span>)
<a name="l00658"></a>00658 {
<a name="l00659"></a>00659     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00660"></a>00660         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LCKOFF not supported on this chip\n&quot;</span>);
<a name="l00661"></a>00661     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000060ull);
<a name="l00662"></a>00662 }
<a name="l00663"></a>00663 <span class="preprocessor">#else</span>
<a name="l00664"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac20ddaa4e9ba63433416688d087b640e">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LCKOFF (CVMX_ADD_IO_SEG(0x0001180080000060ull))</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB0 CVMX_L2C_LFB0_FUNC()</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LFB0_FUNC(<span class="keywordtype">void</span>)
<a name="l00669"></a>00669 {
<a name="l00670"></a>00670     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00671"></a>00671         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LFB0 not supported on this chip\n&quot;</span>);
<a name="l00672"></a>00672     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000038ull);
<a name="l00673"></a>00673 }
<a name="l00674"></a>00674 <span class="preprocessor">#else</span>
<a name="l00675"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0ed1b460caee0c86502e9952837da155">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB0 (CVMX_ADD_IO_SEG(0x0001180080000038ull))</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB1 CVMX_L2C_LFB1_FUNC()</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LFB1_FUNC(<span class="keywordtype">void</span>)
<a name="l00680"></a>00680 {
<a name="l00681"></a>00681     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00682"></a>00682         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LFB1 not supported on this chip\n&quot;</span>);
<a name="l00683"></a>00683     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000040ull);
<a name="l00684"></a>00684 }
<a name="l00685"></a>00685 <span class="preprocessor">#else</span>
<a name="l00686"></a><a class="code" href="cvmx-l2c-defs_8h.html#aad802467116e9af40622d7b81e6557e8">00686</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB1 (CVMX_ADD_IO_SEG(0x0001180080000040ull))</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB2 CVMX_L2C_LFB2_FUNC()</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LFB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00691"></a>00691 {
<a name="l00692"></a>00692     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00693"></a>00693         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LFB2 not supported on this chip\n&quot;</span>);
<a name="l00694"></a>00694     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000048ull);
<a name="l00695"></a>00695 }
<a name="l00696"></a>00696 <span class="preprocessor">#else</span>
<a name="l00697"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa31d7cbd5714173badce95333af4c97d">00697</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB2 (CVMX_ADD_IO_SEG(0x0001180080000048ull))</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB3 CVMX_L2C_LFB3_FUNC()</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_LFB3_FUNC(<span class="keywordtype">void</span>)
<a name="l00702"></a>00702 {
<a name="l00703"></a>00703     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00704"></a>00704         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_LFB3 not supported on this chip\n&quot;</span>);
<a name="l00705"></a>00705     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000B8ull);
<a name="l00706"></a>00706 }
<a name="l00707"></a>00707 <span class="preprocessor">#else</span>
<a name="l00708"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5db2c0f68c1d7d0f6be0dd9c51c152a3">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_LFB3 (CVMX_ADD_IO_SEG(0x00011800800000B8ull))</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a280529af03c24c5747ba8747b208e10e">CVMX_L2C_MCIX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00712"></a>00712 {
<a name="l00713"></a>00713     <span class="keywordflow">if</span> (!(
<a name="l00714"></a>00714           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00715"></a>00715           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00716"></a>00716           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00717"></a>00717           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00718"></a>00718           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00719"></a>00719         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_MCIX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00720"></a>00720     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080C007F8ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00721"></a>00721 }
<a name="l00722"></a>00722 <span class="preprocessor">#else</span>
<a name="l00723"></a><a class="code" href="cvmx-l2c-defs_8h.html#a280529af03c24c5747ba8747b208e10e">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_MCIX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180080C007F8ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ad4de1a2143d8923cc8087986facd85ed">CVMX_L2C_MCIX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00727"></a>00727 {
<a name="l00728"></a>00728     <span class="keywordflow">if</span> (!(
<a name="l00729"></a>00729           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00731"></a>00731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00732"></a>00732           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00733"></a>00733           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00734"></a>00734         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_MCIX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00735"></a>00735     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080C007F0ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00736"></a>00736 }
<a name="l00737"></a>00737 <span class="preprocessor">#else</span>
<a name="l00738"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad4de1a2143d8923cc8087986facd85ed">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_MCIX_ERR(offset) (CVMX_ADD_IO_SEG(0x0001180080C007F0ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a3b09813bc73207eb1db7a09b63ac6565">CVMX_L2C_MCIX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00742"></a>00742 {
<a name="l00743"></a>00743     <span class="keywordflow">if</span> (!(
<a name="l00744"></a>00744           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00745"></a>00745           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00746"></a>00746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00747"></a>00747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00749"></a>00749         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_MCIX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00750"></a>00750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080C00028ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3b09813bc73207eb1db7a09b63ac6565">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_MCIX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180080C00028ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OCI_CTL CVMX_L2C_OCI_CTL_FUNC()</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_OCI_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00758"></a>00758 {
<a name="l00759"></a>00759     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00760"></a>00760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_OCI_CTL not supported on this chip\n&quot;</span>);
<a name="l00761"></a>00761     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800020ull);
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="preprocessor">#else</span>
<a name="l00764"></a><a class="code" href="cvmx-l2c-defs_8h.html#a42605a861202369ca419af7810c5a281">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OCI_CTL (CVMX_ADD_IO_SEG(0x0001180080800020ull))</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB CVMX_L2C_OOB_FUNC()</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_OOB_FUNC(<span class="keywordtype">void</span>)
<a name="l00769"></a>00769 {
<a name="l00770"></a>00770     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00771"></a>00771         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_OOB not supported on this chip\n&quot;</span>);
<a name="l00772"></a>00772     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000D8ull);
<a name="l00773"></a>00773 }
<a name="l00774"></a>00774 <span class="preprocessor">#else</span>
<a name="l00775"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac75b0c89ae790fa6222e959437737ad4">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB (CVMX_ADD_IO_SEG(0x00011800800000D8ull))</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB1 CVMX_L2C_OOB1_FUNC()</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_OOB1_FUNC(<span class="keywordtype">void</span>)
<a name="l00780"></a>00780 {
<a name="l00781"></a>00781     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00782"></a>00782         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_OOB1 not supported on this chip\n&quot;</span>);
<a name="l00783"></a>00783     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000E0ull);
<a name="l00784"></a>00784 }
<a name="l00785"></a>00785 <span class="preprocessor">#else</span>
<a name="l00786"></a><a class="code" href="cvmx-l2c-defs_8h.html#a10c495fd388aa33859ed9ca23ccfef36">00786</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB1 (CVMX_ADD_IO_SEG(0x00011800800000E0ull))</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB2 CVMX_L2C_OOB2_FUNC()</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_OOB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00791"></a>00791 {
<a name="l00792"></a>00792     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00793"></a>00793         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_OOB2 not supported on this chip\n&quot;</span>);
<a name="l00794"></a>00794     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000E8ull);
<a name="l00795"></a>00795 }
<a name="l00796"></a>00796 <span class="preprocessor">#else</span>
<a name="l00797"></a><a class="code" href="cvmx-l2c-defs_8h.html#a264b820c02c163376720a9cee7a7fcc6">00797</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB2 (CVMX_ADD_IO_SEG(0x00011800800000E8ull))</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB3 CVMX_L2C_OOB3_FUNC()</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_OOB3_FUNC(<span class="keywordtype">void</span>)
<a name="l00802"></a>00802 {
<a name="l00803"></a>00803     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00804"></a>00804         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_OOB3 not supported on this chip\n&quot;</span>);
<a name="l00805"></a>00805     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000F0ull);
<a name="l00806"></a>00806 }
<a name="l00807"></a>00807 <span class="preprocessor">#else</span>
<a name="l00808"></a><a class="code" href="cvmx-l2c-defs_8h.html#a273bbe1db5e0e7a8183bce95c03aa7c5">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_OOB3 (CVMX_ADD_IO_SEG(0x00011800800000F0ull))</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00810"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad83f7a075ae0b9016415ab37f1dd5dfc">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFC0 CVMX_L2C_PFCX(0)</span>
<a name="l00811"></a><a class="code" href="cvmx-l2c-defs_8h.html#a05afcbc66fbfa1502d8402c3b89b3a2b">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFC1 CVMX_L2C_PFCX(1)</span>
<a name="l00812"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad414411f946a76b49581abd0cba77f40">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFC2 CVMX_L2C_PFCX(2)</span>
<a name="l00813"></a><a class="code" href="cvmx-l2c-defs_8h.html#a44f08655387021423582eda5ec7d868b">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFC3 CVMX_L2C_PFCX(3)</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFCTL CVMX_L2C_PFCTL_FUNC()</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_PFCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00817"></a>00817 {
<a name="l00818"></a>00818     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_PFCTL not supported on this chip\n&quot;</span>);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000090ull);
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-l2c-defs_8h.html#a75c752287c9c0114ced5f558c18ba6e2">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFCTL (CVMX_ADD_IO_SEG(0x0001180080000090ull))</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ad15403242352216b8bf7166880c0e2b8">CVMX_L2C_PFCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00827"></a>00827 {
<a name="l00828"></a>00828     <span class="keywordflow">if</span> (!(
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00830"></a>00830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00831"></a>00831           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00832"></a>00832           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00833"></a>00833           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00834"></a>00834           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00835"></a>00835           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00836"></a>00836         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_PFCX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00837"></a>00837     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000098ull) + ((offset) &amp; 3) * 8;
<a name="l00838"></a>00838 }
<a name="l00839"></a>00839 <span class="preprocessor">#else</span>
<a name="l00840"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad15403242352216b8bf7166880c0e2b8">00840</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PFCX(offset) (CVMX_ADD_IO_SEG(0x0001180080000098ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PPGRP CVMX_L2C_PPGRP_FUNC()</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_PPGRP_FUNC(<span class="keywordtype">void</span>)
<a name="l00845"></a>00845 {
<a name="l00846"></a>00846     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>)))
<a name="l00847"></a>00847         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_PPGRP not supported on this chip\n&quot;</span>);
<a name="l00848"></a>00848     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800800000C0ull);
<a name="l00849"></a>00849 }
<a name="l00850"></a>00850 <span class="preprocessor">#else</span>
<a name="l00851"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae286176619ed48c1b23c9ff9185882bd">00851</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_PPGRP (CVMX_ADD_IO_SEG(0x00011800800000C0ull))</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a349601a6d4481156ff33f3e930d52fdc">CVMX_L2C_QOS_IOBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00855"></a>00855 {
<a name="l00856"></a>00856     <span class="keywordflow">if</span> (!(
<a name="l00857"></a>00857           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00858"></a>00858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00859"></a>00859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00860"></a>00860           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00861"></a>00861           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00862"></a>00862           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00863"></a>00863           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00864"></a>00864           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00865"></a>00865           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00866"></a>00866           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00867"></a>00867         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_QOS_IOBX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00868"></a>00868     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080880200ull) + ((offset) &amp; 1) * 8;
<a name="l00869"></a>00869 }
<a name="l00870"></a>00870 <span class="preprocessor">#else</span>
<a name="l00871"></a><a class="code" href="cvmx-l2c-defs_8h.html#a349601a6d4481156ff33f3e930d52fdc">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_QOS_IOBX(offset) (CVMX_ADD_IO_SEG(0x0001180080880200ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#adf08aabd5cf35d3498e12fcf3e1bd060">CVMX_L2C_QOS_PPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00875"></a>00875 {
<a name="l00876"></a>00876     <span class="keywordflow">if</span> (!(
<a name="l00877"></a>00877           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00878"></a>00878           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l00879"></a>00879           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l00880"></a>00880           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00881"></a>00881           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00882"></a>00882           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l00883"></a>00883           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 47))) ||
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 47))) ||
<a name="l00885"></a>00885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00886"></a>00886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l00887"></a>00887         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_QOS_PPX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00888"></a>00888     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080880000ull) + ((offset) &amp; 63) * 8;
<a name="l00889"></a>00889 }
<a name="l00890"></a>00890 <span class="preprocessor">#else</span>
<a name="l00891"></a><a class="code" href="cvmx-l2c-defs_8h.html#adf08aabd5cf35d3498e12fcf3e1bd060">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_QOS_PPX(offset) (CVMX_ADD_IO_SEG(0x0001180080880000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_QOS_WGT CVMX_L2C_QOS_WGT_FUNC()</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_QOS_WGT_FUNC(<span class="keywordtype">void</span>)
<a name="l00896"></a>00896 {
<a name="l00897"></a>00897     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00898"></a>00898         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_QOS_WGT not supported on this chip\n&quot;</span>);
<a name="l00899"></a>00899     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800008ull);
<a name="l00900"></a>00900 }
<a name="l00901"></a>00901 <span class="preprocessor">#else</span>
<a name="l00902"></a><a class="code" href="cvmx-l2c-defs_8h.html#a2f2a58501ae21f364ed6dba86014dc3b">00902</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_QOS_WGT (CVMX_ADD_IO_SEG(0x0001180080800008ull))</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a91a3a1c5b2d56b8af4f76f2fbb29f9e5">CVMX_L2C_RSCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00906"></a>00906 {
<a name="l00907"></a>00907     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00908"></a>00908         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00909"></a>00909             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00910"></a>00910                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + ((offset) &amp; 0) * 64;
<a name="l00911"></a>00911             <span class="keywordflow">break</span>;
<a name="l00912"></a>00912         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00913"></a>00913         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00914"></a>00914             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00915"></a>00915                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + ((offset) &amp; 3) * 64;
<a name="l00916"></a>00916             <span class="keywordflow">break</span>;
<a name="l00917"></a>00917         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00918"></a>00918             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00919"></a>00919                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00920"></a>00920                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + ((offset) &amp; 15) * 64;
<a name="l00921"></a>00921             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00922"></a>00922                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00923"></a>00923                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + ((offset) &amp; 15) * 64;
<a name="l00924"></a>00924 
<a name="l00925"></a>00925             <span class="keywordflow">break</span>;
<a name="l00926"></a>00926         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00927"></a>00927         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00928"></a>00928         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00929"></a>00929         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00930"></a>00930             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00931"></a>00931                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800410ull);
<a name="l00932"></a>00932             <span class="keywordflow">break</span>;
<a name="l00933"></a>00933         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00934"></a>00934             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00935"></a>00935                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800410ull) + ((offset) &amp; 3) * 64;
<a name="l00936"></a>00936             <span class="keywordflow">break</span>;
<a name="l00937"></a>00937     }
<a name="l00938"></a>00938     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_RSCX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00939"></a>00939     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + ((offset) &amp; 3) * 64;
<a name="l00940"></a>00940 }
<a name="l00941"></a>00941 <span class="preprocessor">#else</span>
<a name="l00942"></a><a class="code" href="cvmx-l2c-defs_8h.html#a91a3a1c5b2d56b8af4f76f2fbb29f9e5">00942</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a91a3a1c5b2d56b8af4f76f2fbb29f9e5">CVMX_L2C_RSCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00943"></a>00943 {
<a name="l00944"></a>00944     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00945"></a>00945         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00946"></a>00946             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + (offset) * 64;
<a name="l00947"></a>00947         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00948"></a>00948         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00949"></a>00949             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + (offset) * 64;
<a name="l00950"></a>00950         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00951"></a>00951             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00952"></a>00952                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + (offset) * 64;
<a name="l00953"></a>00953             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00954"></a>00954                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + (offset) * 64;
<a name="l00955"></a>00955 
<a name="l00956"></a>00956         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00957"></a>00957         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00958"></a>00958         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00959"></a>00959         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00960"></a>00960             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800410ull);
<a name="l00961"></a>00961         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00962"></a>00962             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800410ull) + (offset) * 64;
<a name="l00963"></a>00963     }
<a name="l00964"></a>00964     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800810ull) + (offset) * 64;
<a name="l00965"></a>00965 }
<a name="l00966"></a>00966 <span class="preprocessor">#endif</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ade744a84451adec14d445eb508b5985e">CVMX_L2C_RSDX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00969"></a>00969 {
<a name="l00970"></a>00970     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00971"></a>00971         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00972"></a>00972             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00973"></a>00973                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + ((offset) &amp; 0) * 64;
<a name="l00974"></a>00974             <span class="keywordflow">break</span>;
<a name="l00975"></a>00975         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00976"></a>00976         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00977"></a>00977             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00978"></a>00978                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + ((offset) &amp; 3) * 64;
<a name="l00979"></a>00979             <span class="keywordflow">break</span>;
<a name="l00980"></a>00980         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00981"></a>00981             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00982"></a>00982                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00983"></a>00983                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + ((offset) &amp; 15) * 64;
<a name="l00984"></a>00984             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00985"></a>00985                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l00986"></a>00986                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + ((offset) &amp; 15) * 64;
<a name="l00987"></a>00987 
<a name="l00988"></a>00988             <span class="keywordflow">break</span>;
<a name="l00989"></a>00989         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00990"></a>00990         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00991"></a>00991         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00992"></a>00992         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00993"></a>00993             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00994"></a>00994                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800418ull);
<a name="l00995"></a>00995             <span class="keywordflow">break</span>;
<a name="l00996"></a>00996         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00997"></a>00997             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00998"></a>00998                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800418ull) + ((offset) &amp; 3) * 64;
<a name="l00999"></a>00999             <span class="keywordflow">break</span>;
<a name="l01000"></a>01000     }
<a name="l01001"></a>01001     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_RSDX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01002"></a>01002     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + ((offset) &amp; 3) * 64;
<a name="l01003"></a>01003 }
<a name="l01004"></a>01004 <span class="preprocessor">#else</span>
<a name="l01005"></a><a class="code" href="cvmx-l2c-defs_8h.html#ade744a84451adec14d445eb508b5985e">01005</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ade744a84451adec14d445eb508b5985e">CVMX_L2C_RSDX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01006"></a>01006 {
<a name="l01007"></a>01007     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01008"></a>01008         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01009"></a>01009             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + (offset) * 64;
<a name="l01010"></a>01010         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01011"></a>01011         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01012"></a>01012             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + (offset) * 64;
<a name="l01013"></a>01013         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01014"></a>01014             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01015"></a>01015                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + (offset) * 64;
<a name="l01016"></a>01016             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01017"></a>01017                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + (offset) * 64;
<a name="l01018"></a>01018 
<a name="l01019"></a>01019         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01020"></a>01020         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01021"></a>01021         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01022"></a>01022         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01023"></a>01023             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800418ull);
<a name="l01024"></a>01024         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01025"></a>01025             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800418ull) + (offset) * 64;
<a name="l01026"></a>01026     }
<a name="l01027"></a>01027     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800818ull) + (offset) * 64;
<a name="l01028"></a>01028 }
<a name="l01029"></a>01029 <span class="preprocessor">#endif</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a0319f8820a317e997fffd591a3c5ccbe">CVMX_L2C_RTGX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01032"></a>01032 {
<a name="l01033"></a>01033     <span class="keywordflow">if</span> (!(
<a name="l01034"></a>01034           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l01035"></a>01035         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_RTGX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01036"></a>01036     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00800ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01037"></a>01037 }
<a name="l01038"></a>01038 <span class="preprocessor">#else</span>
<a name="l01039"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0319f8820a317e997fffd591a3c5ccbe">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_RTGX_ERR(offset) (CVMX_ADD_IO_SEG(0x0001180080A00800ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR0 CVMX_L2C_SPAR0_FUNC()</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_SPAR0_FUNC(<span class="keywordtype">void</span>)
<a name="l01044"></a>01044 {
<a name="l01045"></a>01045     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l01046"></a>01046         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_SPAR0 not supported on this chip\n&quot;</span>);
<a name="l01047"></a>01047     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000068ull);
<a name="l01048"></a>01048 }
<a name="l01049"></a>01049 <span class="preprocessor">#else</span>
<a name="l01050"></a><a class="code" href="cvmx-l2c-defs_8h.html#aedfbba89274374da3d280f43377b3c6e">01050</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR0 (CVMX_ADD_IO_SEG(0x0001180080000068ull))</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR1 CVMX_L2C_SPAR1_FUNC()</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_SPAR1_FUNC(<span class="keywordtype">void</span>)
<a name="l01055"></a>01055 {
<a name="l01056"></a>01056     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l01057"></a>01057         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_SPAR1 not supported on this chip\n&quot;</span>);
<a name="l01058"></a>01058     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000070ull);
<a name="l01059"></a>01059 }
<a name="l01060"></a>01060 <span class="preprocessor">#else</span>
<a name="l01061"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa2993478bcb4516b93adb05701ea287a">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR1 (CVMX_ADD_IO_SEG(0x0001180080000070ull))</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR2 CVMX_L2C_SPAR2_FUNC()</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_SPAR2_FUNC(<span class="keywordtype">void</span>)
<a name="l01066"></a>01066 {
<a name="l01067"></a>01067     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l01068"></a>01068         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_SPAR2 not supported on this chip\n&quot;</span>);
<a name="l01069"></a>01069     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000078ull);
<a name="l01070"></a>01070 }
<a name="l01071"></a>01071 <span class="preprocessor">#else</span>
<a name="l01072"></a><a class="code" href="cvmx-l2c-defs_8h.html#a955d336111614e7a0a6e2aa068ca4545">01072</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR2 (CVMX_ADD_IO_SEG(0x0001180080000078ull))</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR3 CVMX_L2C_SPAR3_FUNC()</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_SPAR3_FUNC(<span class="keywordtype">void</span>)
<a name="l01077"></a>01077 {
<a name="l01078"></a>01078     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l01079"></a>01079         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_SPAR3 not supported on this chip\n&quot;</span>);
<a name="l01080"></a>01080     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000080ull);
<a name="l01081"></a>01081 }
<a name="l01082"></a>01082 <span class="preprocessor">#else</span>
<a name="l01083"></a><a class="code" href="cvmx-l2c-defs_8h.html#af9aa3e3a1c3499346e1ea4c05588e6bd">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR3 (CVMX_ADD_IO_SEG(0x0001180080000080ull))</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR4 CVMX_L2C_SPAR4_FUNC()</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_SPAR4_FUNC(<span class="keywordtype">void</span>)
<a name="l01088"></a>01088 {
<a name="l01089"></a>01089     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l01090"></a>01090         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_SPAR4 not supported on this chip\n&quot;</span>);
<a name="l01091"></a>01091     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080000088ull);
<a name="l01092"></a>01092 }
<a name="l01093"></a>01093 <span class="preprocessor">#else</span>
<a name="l01094"></a><a class="code" href="cvmx-l2c-defs_8h.html#a03b547b8782b193459fd39c7dbae1b60">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_SPAR4 (CVMX_ADD_IO_SEG(0x0001180080000088ull))</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a0312584aa1e638c5d0dc1eb35b27f0d5">CVMX_L2C_TADX_DLL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01098"></a>01098 {
<a name="l01099"></a>01099     <span class="keywordflow">if</span> (!(
<a name="l01100"></a>01100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01101"></a>01101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01102"></a>01102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01103"></a>01103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01104"></a>01104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_DLL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00018ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0312584aa1e638c5d0dc1eb35b27f0d5">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_DLL(offset) (CVMX_ADD_IO_SEG(0x0001180080A00018ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a3a1dbb34a5666ef8eeeb7d98994095fe">CVMX_L2C_TADX_ECC0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01113"></a>01113 {
<a name="l01114"></a>01114     <span class="keywordflow">if</span> (!(
<a name="l01115"></a>01115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01116"></a>01116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01117"></a>01117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01118"></a>01118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01119"></a>01119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01120"></a>01120         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_ECC0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01121"></a>01121     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00018ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01122"></a>01122 }
<a name="l01123"></a>01123 <span class="preprocessor">#else</span>
<a name="l01124"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3a1dbb34a5666ef8eeeb7d98994095fe">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_ECC0(offset) (CVMX_ADD_IO_SEG(0x0001180080A00018ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01127"></a>01127 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aec3dcc74fd64aa29eb0069ac03c7725f">CVMX_L2C_TADX_ECC1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01128"></a>01128 {
<a name="l01129"></a>01129     <span class="keywordflow">if</span> (!(
<a name="l01130"></a>01130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01131"></a>01131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01132"></a>01132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01133"></a>01133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01134"></a>01134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01135"></a>01135         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_ECC1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01136"></a>01136     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00020ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01137"></a>01137 }
<a name="l01138"></a>01138 <span class="preprocessor">#else</span>
<a name="l01139"></a><a class="code" href="cvmx-l2c-defs_8h.html#aec3dcc74fd64aa29eb0069ac03c7725f">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_ECC1(offset) (CVMX_ADD_IO_SEG(0x0001180080A00020ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a655bc3271813bd68381afaa1e823d15d">CVMX_L2C_TADX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01143"></a>01143 {
<a name="l01144"></a>01144     <span class="keywordflow">if</span> (!(
<a name="l01145"></a>01145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01146"></a>01146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01147"></a>01147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01148"></a>01148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01149"></a>01149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01150"></a>01150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01151"></a>01151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007D0ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01152"></a>01152 }
<a name="l01153"></a>01153 <span class="preprocessor">#else</span>
<a name="l01154"></a><a class="code" href="cvmx-l2c-defs_8h.html#a655bc3271813bd68381afaa1e823d15d">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_ERR(offset) (CVMX_ADD_IO_SEG(0x0001180080A007D0ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a6753258e042503368c3ca36ca35a4352">CVMX_L2C_TADX_IEN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01158"></a>01158 {
<a name="l01159"></a>01159     <span class="keywordflow">if</span> (!(
<a name="l01160"></a>01160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01161"></a>01161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01162"></a>01162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01163"></a>01163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01165"></a>01165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_IEN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01166"></a>01166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00000ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01167"></a>01167 }
<a name="l01168"></a>01168 <span class="preprocessor">#else</span>
<a name="l01169"></a><a class="code" href="cvmx-l2c-defs_8h.html#a6753258e042503368c3ca36ca35a4352">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_IEN(offset) (CVMX_ADD_IO_SEG(0x0001180080A00000ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a1fd9cf3250ef5b24d1464e05984da0e2">CVMX_L2C_TADX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01173"></a>01173 {
<a name="l01174"></a>01174     <span class="keywordflow">if</span> (!(
<a name="l01175"></a>01175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01176"></a>01176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01177"></a>01177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01180"></a>01180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01181"></a>01181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01182"></a>01182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01183"></a>01183           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01184"></a>01184           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01185"></a>01185         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01186"></a>01186     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00028ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01187"></a>01187 }
<a name="l01188"></a>01188 <span class="preprocessor">#else</span>
<a name="l01189"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1fd9cf3250ef5b24d1464e05984da0e2">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180080A00028ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#acbfb46776857141e5d6463c6660301e8">CVMX_L2C_TADX_PFC0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01193"></a>01193 {
<a name="l01194"></a>01194     <span class="keywordflow">if</span> (!(
<a name="l01195"></a>01195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01196"></a>01196           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01197"></a>01197           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01198"></a>01198           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01199"></a>01199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01200"></a>01200         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PFC0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01201"></a>01201     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00400ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01202"></a>01202 }
<a name="l01203"></a>01203 <span class="preprocessor">#else</span>
<a name="l01204"></a><a class="code" href="cvmx-l2c-defs_8h.html#acbfb46776857141e5d6463c6660301e8">01204</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PFC0(offset) (CVMX_ADD_IO_SEG(0x0001180080A00400ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aff5f98652f491a8f560e85d1809d70d5">CVMX_L2C_TADX_PFC1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01208"></a>01208 {
<a name="l01209"></a>01209     <span class="keywordflow">if</span> (!(
<a name="l01210"></a>01210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01211"></a>01211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01212"></a>01212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01213"></a>01213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01214"></a>01214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01215"></a>01215         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PFC1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01216"></a>01216     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00408ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01217"></a>01217 }
<a name="l01218"></a>01218 <span class="preprocessor">#else</span>
<a name="l01219"></a><a class="code" href="cvmx-l2c-defs_8h.html#aff5f98652f491a8f560e85d1809d70d5">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PFC1(offset) (CVMX_ADD_IO_SEG(0x0001180080A00408ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a6910aee7623d2ba30be9348ab35bc7f2">CVMX_L2C_TADX_PFC2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01223"></a>01223 {
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (!(
<a name="l01225"></a>01225           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01226"></a>01226           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01227"></a>01227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01228"></a>01228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01229"></a>01229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01230"></a>01230         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PFC2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01231"></a>01231     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00410ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01232"></a>01232 }
<a name="l01233"></a>01233 <span class="preprocessor">#else</span>
<a name="l01234"></a><a class="code" href="cvmx-l2c-defs_8h.html#a6910aee7623d2ba30be9348ab35bc7f2">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PFC2(offset) (CVMX_ADD_IO_SEG(0x0001180080A00410ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a8408c87b90a594b542bd6dc363fec411">CVMX_L2C_TADX_PFC3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01238"></a>01238 {
<a name="l01239"></a>01239     <span class="keywordflow">if</span> (!(
<a name="l01240"></a>01240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01241"></a>01241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01242"></a>01242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01243"></a>01243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01244"></a>01244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01245"></a>01245         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PFC3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01246"></a>01246     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00418ull) + ((offset) &amp; 3) * 0x40000ull;
<a name="l01247"></a>01247 }
<a name="l01248"></a>01248 <span class="preprocessor">#else</span>
<a name="l01249"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8408c87b90a594b542bd6dc363fec411">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PFC3(offset) (CVMX_ADD_IO_SEG(0x0001180080A00418ull) + ((offset) &amp; 3) * 0x40000ull)</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a315af54e4d95c88e624a4e3773ceae9f">CVMX_L2C_TADX_PFCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01253"></a>01253 {
<a name="l01254"></a>01254     <span class="keywordflow">if</span> (!(
<a name="l01255"></a>01255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01256"></a>01256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01257"></a>01257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 7)))) ||
<a name="l01258"></a>01258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 7)))) ||
<a name="l01259"></a>01259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3))))))
<a name="l01260"></a>01260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PFCX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01261"></a>01261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00400ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x8000ull) * 8;
<a name="l01262"></a>01262 }
<a name="l01263"></a>01263 <span class="preprocessor">#else</span>
<a name="l01264"></a><a class="code" href="cvmx-l2c-defs_8h.html#a315af54e4d95c88e624a4e3773ceae9f">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PFCX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180080A00400ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x8000ull) * 8)</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a0ce5456e60872cf0a642158f302ecdef">CVMX_L2C_TADX_PRF</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01268"></a>01268 {
<a name="l01269"></a>01269     <span class="keywordflow">if</span> (!(
<a name="l01270"></a>01270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01271"></a>01271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01272"></a>01272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01273"></a>01273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01274"></a>01274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01275"></a>01275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01276"></a>01276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01277"></a>01277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01278"></a>01278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01279"></a>01279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01280"></a>01280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_PRF(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01281"></a>01281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00008ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01282"></a>01282 }
<a name="l01283"></a>01283 <span class="preprocessor">#else</span>
<a name="l01284"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0ce5456e60872cf0a642158f302ecdef">01284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_PRF(offset) (CVMX_ADD_IO_SEG(0x0001180080A00008ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a522a54c2cade12f1abd92588c46b0cd2">CVMX_L2C_TADX_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01288"></a>01288 {
<a name="l01289"></a>01289     <span class="keywordflow">if</span> (!(
<a name="l01290"></a>01290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01291"></a>01291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01292"></a>01292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01293"></a>01293         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01294"></a>01294     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00020ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01295"></a>01295 }
<a name="l01296"></a>01296 <span class="preprocessor">#else</span>
<a name="l01297"></a><a class="code" href="cvmx-l2c-defs_8h.html#a522a54c2cade12f1abd92588c46b0cd2">01297</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180080A00020ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a637cdcbea5b99402ed4ec26738ed455c">CVMX_L2C_TADX_TAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01301"></a>01301 {
<a name="l01302"></a>01302     <span class="keywordflow">if</span> (!(
<a name="l01303"></a>01303           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01304"></a>01304           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01305"></a>01305           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01306"></a>01306           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01307"></a>01307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01308"></a>01308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01309"></a>01309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01310"></a>01310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01311"></a>01311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01312"></a>01312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01313"></a>01313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_TAG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01314"></a>01314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A00010ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01315"></a>01315 }
<a name="l01316"></a>01316 <span class="preprocessor">#else</span>
<a name="l01317"></a><a class="code" href="cvmx-l2c-defs_8h.html#a637cdcbea5b99402ed4ec26738ed455c">01317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_TAG(offset) (CVMX_ADD_IO_SEG(0x0001180080A00010ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#acc5f73b26ffe54ee64fbd3f7c6139b71">CVMX_L2C_TADX_TIMEOUT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01321"></a>01321 {
<a name="l01322"></a>01322     <span class="keywordflow">if</span> (!(
<a name="l01323"></a>01323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01324"></a>01324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01325"></a>01325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01326"></a>01326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01327"></a>01327         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_TIMEOUT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01328"></a>01328     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007C8ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01329"></a>01329 }
<a name="l01330"></a>01330 <span class="preprocessor">#else</span>
<a name="l01331"></a><a class="code" href="cvmx-l2c-defs_8h.html#acc5f73b26ffe54ee64fbd3f7c6139b71">01331</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_TIMEOUT(offset) (CVMX_ADD_IO_SEG(0x0001180080A007C8ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#add9de5b0d0d7408c754653084dc95f0d">CVMX_L2C_TADX_TIMETWO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01335"></a>01335 {
<a name="l01336"></a>01336     <span class="keywordflow">if</span> (!(
<a name="l01337"></a>01337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01338"></a>01338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01339"></a>01339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01340"></a>01340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01341"></a>01341         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TADX_TIMETWO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01342"></a>01342     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007C0ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01343"></a>01343 }
<a name="l01344"></a>01344 <span class="preprocessor">#else</span>
<a name="l01345"></a><a class="code" href="cvmx-l2c-defs_8h.html#add9de5b0d0d7408c754653084dc95f0d">01345</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TADX_TIMETWO(offset) (CVMX_ADD_IO_SEG(0x0001180080A007C0ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TAD_CTL CVMX_L2C_TAD_CTL_FUNC()</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_TAD_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l01350"></a>01350 {
<a name="l01351"></a>01351     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01352"></a>01352         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TAD_CTL not supported on this chip\n&quot;</span>);
<a name="l01353"></a>01353     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800018ull);
<a name="l01354"></a>01354 }
<a name="l01355"></a>01355 <span class="preprocessor">#else</span>
<a name="l01356"></a><a class="code" href="cvmx-l2c-defs_8h.html#a4ff62e321900e54eb5764b750ac10b5f">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TAD_CTL (CVMX_ADD_IO_SEG(0x0001180080800018ull))</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a5ace82f6f0b6ce40f10b734d79d90c61">CVMX_L2C_TBFX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01360"></a>01360 {
<a name="l01361"></a>01361     <span class="keywordflow">if</span> (!(
<a name="l01362"></a>01362           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01363"></a>01363           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01364"></a>01364           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01365"></a>01365           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01366"></a>01366           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01367"></a>01367         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TBFX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01368"></a>01368     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007E8ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01369"></a>01369 }
<a name="l01370"></a>01370 <span class="preprocessor">#else</span>
<a name="l01371"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5ace82f6f0b6ce40f10b734d79d90c61">01371</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TBFX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180080A007E8ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ab02bae9a6ae970dffe7ee5a4e27dc955">CVMX_L2C_TDTX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01375"></a>01375 {
<a name="l01376"></a>01376     <span class="keywordflow">if</span> (!(
<a name="l01377"></a>01377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01378"></a>01378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01379"></a>01379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01380"></a>01380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01381"></a>01381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01382"></a>01382         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TDTX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01383"></a>01383     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007F0ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01384"></a>01384 }
<a name="l01385"></a>01385 <span class="preprocessor">#else</span>
<a name="l01386"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab02bae9a6ae970dffe7ee5a4e27dc955">01386</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TDTX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180080A007F0ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ad3946cff06b17cf9c3241fc9fcbdc576">CVMX_L2C_TQDX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01390"></a>01390 {
<a name="l01391"></a>01391     <span class="keywordflow">if</span> (!(
<a name="l01392"></a>01392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01393"></a>01393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01394"></a>01394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01395"></a>01395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01396"></a>01396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01397"></a>01397         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TQDX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01398"></a>01398     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007D8ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01399"></a>01399 }
<a name="l01400"></a>01400 <span class="preprocessor">#else</span>
<a name="l01401"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad3946cff06b17cf9c3241fc9fcbdc576">01401</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TQDX_ERR(offset) (CVMX_ADD_IO_SEG(0x0001180080A007D8ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aeb71f60e5f68f12e1c47c96932d6bc47">CVMX_L2C_TTGX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01405"></a>01405 {
<a name="l01406"></a>01406     <span class="keywordflow">if</span> (!(
<a name="l01407"></a>01407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01408"></a>01408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01409"></a>01409           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01410"></a>01410           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01411"></a>01411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01412"></a>01412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TTGX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01413"></a>01413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007F8ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01414"></a>01414 }
<a name="l01415"></a>01415 <span class="preprocessor">#else</span>
<a name="l01416"></a><a class="code" href="cvmx-l2c-defs_8h.html#aeb71f60e5f68f12e1c47c96932d6bc47">01416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TTGX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180080A007F8ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ae84e0983326696045dd720861afbb615">CVMX_L2C_TTGX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01420"></a>01420 {
<a name="l01421"></a>01421     <span class="keywordflow">if</span> (!(
<a name="l01422"></a>01422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01423"></a>01423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01424"></a>01424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01425"></a>01425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l01426"></a>01426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01427"></a>01427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_TTGX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01428"></a>01428     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080A007E0ull) + ((offset) &amp; 7) * 0x40000ull;
<a name="l01429"></a>01429 }
<a name="l01430"></a>01430 <span class="preprocessor">#else</span>
<a name="l01431"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae84e0983326696045dd720861afbb615">01431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_TTGX_ERR(offset) (CVMX_ADD_IO_SEG(0x0001180080A007E0ull) + ((offset) &amp; 7) * 0x40000ull)</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_ID CVMX_L2C_VER_ID_FUNC()</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_VER_ID_FUNC(<span class="keywordtype">void</span>)
<a name="l01436"></a>01436 {
<a name="l01437"></a>01437     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01438"></a>01438         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VER_ID not supported on this chip\n&quot;</span>);
<a name="l01439"></a>01439     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007E0ull);
<a name="l01440"></a>01440 }
<a name="l01441"></a>01441 <span class="preprocessor">#else</span>
<a name="l01442"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0fb34fa98d5414b349b4bfe893024af4">01442</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_ID (CVMX_ADD_IO_SEG(0x00011800808007E0ull))</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_IOB CVMX_L2C_VER_IOB_FUNC()</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_VER_IOB_FUNC(<span class="keywordtype">void</span>)
<a name="l01447"></a>01447 {
<a name="l01448"></a>01448     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01449"></a>01449         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VER_IOB not supported on this chip\n&quot;</span>);
<a name="l01450"></a>01450     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007F0ull);
<a name="l01451"></a>01451 }
<a name="l01452"></a>01452 <span class="preprocessor">#else</span>
<a name="l01453"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7079f1cbbd736c87fdc3f3b143729e5e">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_IOB (CVMX_ADD_IO_SEG(0x00011800808007F0ull))</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_MSC CVMX_L2C_VER_MSC_FUNC()</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_VER_MSC_FUNC(<span class="keywordtype">void</span>)
<a name="l01458"></a>01458 {
<a name="l01459"></a>01459     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01460"></a>01460         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VER_MSC not supported on this chip\n&quot;</span>);
<a name="l01461"></a>01461     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007D0ull);
<a name="l01462"></a>01462 }
<a name="l01463"></a>01463 <span class="preprocessor">#else</span>
<a name="l01464"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9a66e40b44dcca726f5025182daec046">01464</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_MSC (CVMX_ADD_IO_SEG(0x00011800808007D0ull))</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_PP CVMX_L2C_VER_PP_FUNC()</span>
<a name="l01468"></a>01468 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_VER_PP_FUNC(<span class="keywordtype">void</span>)
<a name="l01469"></a>01469 {
<a name="l01470"></a>01470     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01471"></a>01471         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VER_PP not supported on this chip\n&quot;</span>);
<a name="l01472"></a>01472     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808007E8ull);
<a name="l01473"></a>01473 }
<a name="l01474"></a>01474 <span class="preprocessor">#else</span>
<a name="l01475"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0a0e64ff685e221719af8807f9feb53e">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VER_PP (CVMX_ADD_IO_SEG(0x00011800808007E8ull))</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a8b1b930fc7d75305a7026f1d031f9532">CVMX_L2C_VIRTID_IOBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01479"></a>01479 {
<a name="l01480"></a>01480     <span class="keywordflow">if</span> (!(
<a name="l01481"></a>01481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01482"></a>01482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01483"></a>01483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01484"></a>01484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01485"></a>01485           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01486"></a>01486         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VIRTID_IOBX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01487"></a>01487     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808C0200ull) + ((offset) &amp; 1) * 8;
<a name="l01488"></a>01488 }
<a name="l01489"></a>01489 <span class="preprocessor">#else</span>
<a name="l01490"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8b1b930fc7d75305a7026f1d031f9532">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VIRTID_IOBX(offset) (CVMX_ADD_IO_SEG(0x00011800808C0200ull) + ((offset) &amp; 1) * 8)</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#aea00cc40a5e45e0c0da52870f38aedb6">CVMX_L2C_VIRTID_PPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01494"></a>01494 {
<a name="l01495"></a>01495     <span class="keywordflow">if</span> (!(
<a name="l01496"></a>01496           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01497"></a>01497           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01498"></a>01498           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01499"></a>01499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l01500"></a>01500           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01501"></a>01501         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VIRTID_PPX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01502"></a>01502     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800808C0000ull) + ((offset) &amp; 31) * 8;
<a name="l01503"></a>01503 }
<a name="l01504"></a>01504 <span class="preprocessor">#else</span>
<a name="l01505"></a><a class="code" href="cvmx-l2c-defs_8h.html#aea00cc40a5e45e0c0da52870f38aedb6">01505</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VIRTID_PPX(offset) (CVMX_ADD_IO_SEG(0x00011800808C0000ull) + ((offset) &amp; 31) * 8)</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VRT_CTL CVMX_L2C_VRT_CTL_FUNC()</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_VRT_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l01510"></a>01510 {
<a name="l01511"></a>01511     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01512"></a>01512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VRT_CTL not supported on this chip\n&quot;</span>);
<a name="l01513"></a>01513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800010ull);
<a name="l01514"></a>01514 }
<a name="l01515"></a>01515 <span class="preprocessor">#else</span>
<a name="l01516"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0c48acda7d5c026771f1383fe74cff4f">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VRT_CTL (CVMX_ADD_IO_SEG(0x0001180080800010ull))</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a2ae387c858e7b94253545e368ee431d4">CVMX_L2C_VRT_MEMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01520"></a>01520 {
<a name="l01521"></a>01521     <span class="keywordflow">if</span> (!(
<a name="l01522"></a>01522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l01523"></a>01523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l01524"></a>01524           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l01525"></a>01525           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l01526"></a>01526           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1023)))))
<a name="l01527"></a>01527         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_VRT_MEMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01528"></a>01528     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080900000ull) + ((offset) &amp; 1023) * 8;
<a name="l01529"></a>01529 }
<a name="l01530"></a>01530 <span class="preprocessor">#else</span>
<a name="l01531"></a><a class="code" href="cvmx-l2c-defs_8h.html#a2ae387c858e7b94253545e368ee431d4">01531</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_VRT_MEMX(offset) (CVMX_ADD_IO_SEG(0x0001180080900000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a8d65ac6b54af937acbf304b75bc1b8bd">CVMX_L2C_WPAR_IOBX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01535"></a>01535 {
<a name="l01536"></a>01536     <span class="keywordflow">if</span> (!(
<a name="l01537"></a>01537           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01538"></a>01538           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01539"></a>01539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01540"></a>01540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01541"></a>01541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01542"></a>01542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01543"></a>01543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01544"></a>01544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01545"></a>01545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01546"></a>01546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01547"></a>01547         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_WPAR_IOBX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01548"></a>01548     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080840200ull) + ((offset) &amp; 1) * 8;
<a name="l01549"></a>01549 }
<a name="l01550"></a>01550 <span class="preprocessor">#else</span>
<a name="l01551"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8d65ac6b54af937acbf304b75bc1b8bd">01551</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_WPAR_IOBX(offset) (CVMX_ADD_IO_SEG(0x0001180080840200ull) + ((offset) &amp; 1) * 8)</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#a62fd13821aae40c5556bbb1a336584b9">CVMX_L2C_WPAR_PPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01555"></a>01555 {
<a name="l01556"></a>01556     <span class="keywordflow">if</span> (!(
<a name="l01557"></a>01557           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01558"></a>01558           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 5))) ||
<a name="l01559"></a>01559           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 9))) ||
<a name="l01560"></a>01560           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l01561"></a>01561           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01562"></a>01562           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 15))) ||
<a name="l01563"></a>01563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 47))) ||
<a name="l01564"></a>01564           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 47))) ||
<a name="l01565"></a>01565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01566"></a>01566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 15)))))
<a name="l01567"></a>01567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_WPAR_PPX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01568"></a>01568     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080840000ull) + ((offset) &amp; 63) * 8;
<a name="l01569"></a>01569 }
<a name="l01570"></a>01570 <span class="preprocessor">#else</span>
<a name="l01571"></a><a class="code" href="cvmx-l2c-defs_8h.html#a62fd13821aae40c5556bbb1a336584b9">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_WPAR_PPX(offset) (CVMX_ADD_IO_SEG(0x0001180080840000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#adab9be9aab405b6800ff4c7a30e756a0">CVMX_L2C_XMCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01575"></a>01575 {
<a name="l01576"></a>01576     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01577"></a>01577         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01578"></a>01578             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01579"></a>01579                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + ((offset) &amp; 0) * 64;
<a name="l01580"></a>01580             <span class="keywordflow">break</span>;
<a name="l01581"></a>01581         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01582"></a>01582         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01583"></a>01583             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01584"></a>01584                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + ((offset) &amp; 3) * 64;
<a name="l01585"></a>01585             <span class="keywordflow">break</span>;
<a name="l01586"></a>01586         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01587"></a>01587             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01588"></a>01588                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01589"></a>01589                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + ((offset) &amp; 15) * 64;
<a name="l01590"></a>01590             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01591"></a>01591                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01592"></a>01592                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + ((offset) &amp; 15) * 64;
<a name="l01593"></a>01593 
<a name="l01594"></a>01594             <span class="keywordflow">break</span>;
<a name="l01595"></a>01595         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01596"></a>01596         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01597"></a>01597         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01598"></a>01598         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01599"></a>01599             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01600"></a>01600                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800400ull);
<a name="l01601"></a>01601             <span class="keywordflow">break</span>;
<a name="l01602"></a>01602         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01603"></a>01603             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01604"></a>01604                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800400ull) + ((offset) &amp; 3) * 64;
<a name="l01605"></a>01605             <span class="keywordflow">break</span>;
<a name="l01606"></a>01606     }
<a name="l01607"></a>01607     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_XMCX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01608"></a>01608     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + ((offset) &amp; 3) * 64;
<a name="l01609"></a>01609 }
<a name="l01610"></a>01610 <span class="preprocessor">#else</span>
<a name="l01611"></a><a class="code" href="cvmx-l2c-defs_8h.html#adab9be9aab405b6800ff4c7a30e756a0">01611</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#adab9be9aab405b6800ff4c7a30e756a0">CVMX_L2C_XMCX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01612"></a>01612 {
<a name="l01613"></a>01613     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01614"></a>01614         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01615"></a>01615             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + (offset) * 64;
<a name="l01616"></a>01616         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01617"></a>01617         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01618"></a>01618             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + (offset) * 64;
<a name="l01619"></a>01619         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01620"></a>01620             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01621"></a>01621                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + (offset) * 64;
<a name="l01622"></a>01622             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01623"></a>01623                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + (offset) * 64;
<a name="l01624"></a>01624 
<a name="l01625"></a>01625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01626"></a>01626         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01627"></a>01627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01628"></a>01628         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01629"></a>01629             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800400ull);
<a name="l01630"></a>01630         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01631"></a>01631             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800400ull) + (offset) * 64;
<a name="l01632"></a>01632     }
<a name="l01633"></a>01633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800800ull) + (offset) * 64;
<a name="l01634"></a>01634 }
<a name="l01635"></a>01635 <span class="preprocessor">#endif</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_XMC_CMD CVMX_L2C_XMC_CMD_FUNC()</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_L2C_XMC_CMD_FUNC(<span class="keywordtype">void</span>)
<a name="l01639"></a>01639 {
<a name="l01640"></a>01640     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01641"></a>01641         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_XMC_CMD not supported on this chip\n&quot;</span>);
<a name="l01642"></a>01642     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800028ull);
<a name="l01643"></a>01643 }
<a name="l01644"></a>01644 <span class="preprocessor">#else</span>
<a name="l01645"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8d1ea39000be064e783b13fe9f15cf07">01645</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_L2C_XMC_CMD (CVMX_ADD_IO_SEG(0x0001180080800028ull))</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ab9e183be5702e297bf11d0214d0fa358">CVMX_L2C_XMDX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01649"></a>01649 {
<a name="l01650"></a>01650     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01651"></a>01651         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01652"></a>01652             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01653"></a>01653                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + ((offset) &amp; 0) * 64;
<a name="l01654"></a>01654             <span class="keywordflow">break</span>;
<a name="l01655"></a>01655         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01656"></a>01656         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01657"></a>01657             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01658"></a>01658                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + ((offset) &amp; 3) * 64;
<a name="l01659"></a>01659             <span class="keywordflow">break</span>;
<a name="l01660"></a>01660         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01661"></a>01661             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01662"></a>01662                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01663"></a>01663                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + ((offset) &amp; 15) * 64;
<a name="l01664"></a>01664             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01665"></a>01665                 <span class="keywordflow">if</span> ((offset &lt;= 9))
<a name="l01666"></a>01666                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + ((offset) &amp; 15) * 64;
<a name="l01667"></a>01667 
<a name="l01668"></a>01668             <span class="keywordflow">break</span>;
<a name="l01669"></a>01669         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01670"></a>01670         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01671"></a>01671         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01672"></a>01672         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01673"></a>01673             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01674"></a>01674                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800408ull);
<a name="l01675"></a>01675             <span class="keywordflow">break</span>;
<a name="l01676"></a>01676         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01677"></a>01677             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01678"></a>01678                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800408ull) + ((offset) &amp; 3) * 64;
<a name="l01679"></a>01679             <span class="keywordflow">break</span>;
<a name="l01680"></a>01680     }
<a name="l01681"></a>01681     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_L2C_XMDX_PFC (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01682"></a>01682     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + ((offset) &amp; 3) * 64;
<a name="l01683"></a>01683 }
<a name="l01684"></a>01684 <span class="preprocessor">#else</span>
<a name="l01685"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab9e183be5702e297bf11d0214d0fa358">01685</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-l2c-defs_8h.html#ab9e183be5702e297bf11d0214d0fa358">CVMX_L2C_XMDX_PFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01686"></a>01686 {
<a name="l01687"></a>01687     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01688"></a>01688         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01689"></a>01689             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + (offset) * 64;
<a name="l01690"></a>01690         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01691"></a>01691         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01692"></a>01692             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + (offset) * 64;
<a name="l01693"></a>01693         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01694"></a>01694             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01695"></a>01695                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + (offset) * 64;
<a name="l01696"></a>01696             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01697"></a>01697                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + (offset) * 64;
<a name="l01698"></a>01698 
<a name="l01699"></a>01699         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01700"></a>01700         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01701"></a>01701         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01702"></a>01702         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01703"></a>01703             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800408ull);
<a name="l01704"></a>01704         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01705"></a>01705             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800408ull) + (offset) * 64;
<a name="l01706"></a>01706     }
<a name="l01707"></a>01707     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180080800808ull) + (offset) * 64;
<a name="l01708"></a>01708 }
<a name="l01709"></a>01709 <span class="preprocessor">#endif</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01711"></a>01711 <span class="comment">/**</span>
<a name="l01712"></a>01712 <span class="comment"> * cvmx_l2c_big_ctl</span>
<a name="l01713"></a>01713 <span class="comment"> *</span>
<a name="l01714"></a>01714 <span class="comment"> * L2C_BIG_CTL = L2C Big memory control register</span>
<a name="l01715"></a>01715 <span class="comment"> *</span>
<a name="l01716"></a>01716 <span class="comment"> *</span>
<a name="l01717"></a>01717 <span class="comment"> * Notes:</span>
<a name="l01718"></a>01718 <span class="comment"> * (1) BIGRD interrupts can occur during normal operation as the PP&apos;s are allowed to prefetch to</span>
<a name="l01719"></a>01719 <span class="comment"> *     non-existent memory locations.  Therefore, BIGRD is for informational purposes only.</span>
<a name="l01720"></a>01720 <span class="comment"> *</span>
<a name="l01721"></a>01721 <span class="comment"> * (2) When HOLEWR/BIGWR blocks a store L2C_VER_ID, L2C_VER_PP, L2C_VER_IOB, and L2C_VER_MSC will be</span>
<a name="l01722"></a>01722 <span class="comment"> *     loaded just like a store which is blocked by VRTWR.  Additionally, L2C_ERR_XMC will be loaded.</span>
<a name="l01723"></a>01723 <span class="comment"> */</span>
<a name="l01724"></a><a class="code" href="unioncvmx__l2c__big__ctl.html">01724</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__big__ctl.html" title="cvmx_l2c_big_ctl">cvmx_l2c_big_ctl</a> {
<a name="l01725"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#a82e161708506e3fc8b6cacab58f49bf3">01725</a>     uint64_t <a class="code" href="unioncvmx__l2c__big__ctl.html#a82e161708506e3fc8b6cacab58f49bf3">u64</a>;
<a name="l01726"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html">01726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html">cvmx_l2c_big_ctl_s</a> {
<a name="l01727"></a>01727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a7f555731c09221af3dafe3b69e14441a">reserved_8_63</a>                : 56;
<a name="l01729"></a>01729     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9b3458219c897fcce8b772aa58638a23">maxdram</a>                      : 4;  <span class="comment">/**&lt; Amount of configured DRAM.</span>
<a name="l01730"></a>01730 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l01731"></a>01731 <span class="comment">                                                         0x1 = 512 MB.</span>
<a name="l01732"></a>01732 <span class="comment">                                                         0x2 = 1 GB.</span>
<a name="l01733"></a>01733 <span class="comment">                                                         0x3 = 2 GB.</span>
<a name="l01734"></a>01734 <span class="comment">                                                         0x4 = 4 GB.</span>
<a name="l01735"></a>01735 <span class="comment">                                                         0x5 = 8 GB.</span>
<a name="l01736"></a>01736 <span class="comment">                                                         0x6 = 16 GB.</span>
<a name="l01737"></a>01737 <span class="comment">                                                         0x7 = 32 GB.</span>
<a name="l01738"></a>01738 <span class="comment">                                                         0x8 = 64 GB.</span>
<a name="l01739"></a>01739 <span class="comment">                                                         0x9 = 128 GB.</span>
<a name="l01740"></a>01740 <span class="comment">                                                         0xA = 256 GB.</span>
<a name="l01741"></a>01741 <span class="comment">                                                         0xB = 512 GB.</span>
<a name="l01742"></a>01742 <span class="comment">                                                         0xC = 1 TB.</span>
<a name="l01743"></a>01743 <span class="comment">                                                         0xD-0xF= reserved.</span>
<a name="l01744"></a>01744 <span class="comment">                                                         Violations of this limit cause L2C to set L2C_TAD()_INT[BIGRD/BIGWR]. */</span>
<a name="l01745"></a>01745     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9e8534e1b1384209daea0000a5deae33">reserved_0_3</a>                 : 4;
<a name="l01746"></a>01746 <span class="preprocessor">#else</span>
<a name="l01747"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9e8534e1b1384209daea0000a5deae33">01747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9e8534e1b1384209daea0000a5deae33">reserved_0_3</a>                 : 4;
<a name="l01748"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9b3458219c897fcce8b772aa58638a23">01748</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a9b3458219c897fcce8b772aa58638a23">maxdram</a>                      : 4;
<a name="l01749"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a7f555731c09221af3dafe3b69e14441a">01749</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__s.html#a7f555731c09221af3dafe3b69e14441a">reserved_8_63</a>                : 56;
<a name="l01750"></a>01750 <span class="preprocessor">#endif</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__big__ctl.html#a4d14d21fd46125c2bd01e0bba79b097e">s</a>;
<a name="l01752"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a> {
<a name="l01753"></a>01753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a0ff38868176eafac6166aff3f188b411">reserved_8_63</a>                : 56;
<a name="l01755"></a>01755     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#afc67399f7356fbcd20b9c9c39a7d3aeb">maxdram</a>                      : 4;  <span class="comment">/**&lt; Amount of configured DRAM</span>
<a name="l01756"></a>01756 <span class="comment">                                                             0 = reserved</span>
<a name="l01757"></a>01757 <span class="comment">                                                             1 = 512MB</span>
<a name="l01758"></a>01758 <span class="comment">                                                             2 = 1GB</span>
<a name="l01759"></a>01759 <span class="comment">                                                             3 = 2GB</span>
<a name="l01760"></a>01760 <span class="comment">                                                             4 = 4GB</span>
<a name="l01761"></a>01761 <span class="comment">                                                             5 = 8GB</span>
<a name="l01762"></a>01762 <span class="comment">                                                             6 = 16GB</span>
<a name="l01763"></a>01763 <span class="comment">                                                             7 = 32GB</span>
<a name="l01764"></a>01764 <span class="comment">                                                             8 = 64GB     (**reserved in 63xx**)</span>
<a name="l01765"></a>01765 <span class="comment">                                                             9 = 128GB    (**reserved in 63xx**)</span>
<a name="l01766"></a>01766 <span class="comment">                                                             10-15 reserved</span>
<a name="l01767"></a>01767 <span class="comment">                                                         Violations of this limit causes</span>
<a name="l01768"></a>01768 <span class="comment">                                                         L2C to set L2C_INT_REG[BIGRD/BIGWR]. */</span>
<a name="l01769"></a>01769     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a353ee40b54c05eaf45e1595e60d2b4af">reserved_1_3</a>                 : 3;
<a name="l01770"></a>01770     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a728e0b7e6e56dff2b714a13d4c93dee1">disable</a>                      : 1;  <span class="comment">/**&lt; When set, disables the BIGWR/BIGRD logic completely</span>
<a name="l01771"></a>01771 <span class="comment">                                                         and reverts HOLEWR to 63xx pass 1.x behavior.</span>
<a name="l01772"></a>01772 <span class="comment">                                                         When clear, BIGWR and HOLEWR block stores in the same</span>
<a name="l01773"></a>01773 <span class="comment">                                                         same manner as the VRT logic, and BIGRD is reported. */</span>
<a name="l01774"></a>01774 <span class="preprocessor">#else</span>
<a name="l01775"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a728e0b7e6e56dff2b714a13d4c93dee1">01775</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a728e0b7e6e56dff2b714a13d4c93dee1">disable</a>                      : 1;
<a name="l01776"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a353ee40b54c05eaf45e1595e60d2b4af">01776</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a353ee40b54c05eaf45e1595e60d2b4af">reserved_1_3</a>                 : 3;
<a name="l01777"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#afc67399f7356fbcd20b9c9c39a7d3aeb">01777</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#afc67399f7356fbcd20b9c9c39a7d3aeb">maxdram</a>                      : 4;
<a name="l01778"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a0ff38868176eafac6166aff3f188b411">01778</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html#a0ff38868176eafac6166aff3f188b411">reserved_8_63</a>                : 56;
<a name="l01779"></a>01779 <span class="preprocessor">#endif</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__big__ctl.html#a1b6197ccb2874b42c5a362dd9a85f657">cn61xx</a>;
<a name="l01781"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#ad2e24545d92eee3fffe742fe357282db">01781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#ad2e24545d92eee3fffe742fe357282db">cn63xx</a>;
<a name="l01782"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#a7438a43dd0e5ad333ef40d5cb763f1c4">01782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#a7438a43dd0e5ad333ef40d5cb763f1c4">cn66xx</a>;
<a name="l01783"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#aabaa3d26118106d379f27c63fbb0d8bd">01783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#aabaa3d26118106d379f27c63fbb0d8bd">cn68xx</a>;
<a name="l01784"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#aabe12ac760571c1c756c6e029536828b">01784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#aabe12ac760571c1c756c6e029536828b">cn68xxp1</a>;
<a name="l01785"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">01785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a> {
<a name="l01786"></a>01786 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a1695e96c6502d4199a06f6521ff5d995">reserved_8_63</a>                : 56;
<a name="l01788"></a>01788     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#afd68c1f0e5443d659639303750d51af4">maxdram</a>                      : 4;  <span class="comment">/**&lt; Amount of configured DRAM.</span>
<a name="l01789"></a>01789 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l01790"></a>01790 <span class="comment">                                                         0x1 = 512 MB.</span>
<a name="l01791"></a>01791 <span class="comment">                                                         0x2 = 1 GB.</span>
<a name="l01792"></a>01792 <span class="comment">                                                         0x3 = 2 GB.</span>
<a name="l01793"></a>01793 <span class="comment">                                                         0x4 = 4 GB.</span>
<a name="l01794"></a>01794 <span class="comment">                                                         0x5 = 8 GB.</span>
<a name="l01795"></a>01795 <span class="comment">                                                         0x6 = 16 GB.</span>
<a name="l01796"></a>01796 <span class="comment">                                                         0x7 = 32 GB.</span>
<a name="l01797"></a>01797 <span class="comment">                                                         0x8 = 64 GB.</span>
<a name="l01798"></a>01798 <span class="comment">                                                         0x9 = 128 GB.</span>
<a name="l01799"></a>01799 <span class="comment">                                                         0xA = 256 GB.</span>
<a name="l01800"></a>01800 <span class="comment">                                                         0xB = 512 GB.</span>
<a name="l01801"></a>01801 <span class="comment">                                                         0xC-0xF= reserved.</span>
<a name="l01802"></a>01802 <span class="comment">                                                         Violations of this limit causes L2C to set L2C_TAD*_INT[BIGRD/BIGWR].</span>
<a name="l01803"></a>01803 <span class="comment">                                                         BIGRD interrupts can occur during normal operation as the cores are allowed to prefetch to</span>
<a name="l01804"></a>01804 <span class="comment">                                                         nonexistent memory locations. Therefore, BIGRD is for informational purposes only.</span>
<a name="l01805"></a>01805 <span class="comment">                                                         When a HOLERD/BIGRD occurs or HOLEWR/BIGWR blocks a store operation, L2C_TAD(0..0)_ERR is</span>
<a name="l01806"></a>01806 <span class="comment">                                                         loaded. L2C_TAD(0..0)_ERR is not locked for a BIGRD, however. */</span>
<a name="l01807"></a>01807     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a088965c6ae6b15079ae9d3597e4f5a1a">reserved_1_3</a>                 : 3;
<a name="l01808"></a>01808     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a2a34c02ec8f2366ceb30dcdf94e7053a">disbig</a>                       : 1;  <span class="comment">/**&lt; Disable the BIG/HOLE logic. When set, the BIG/HOLE is logic disabled completely. When</span>
<a name="l01809"></a>01809 <span class="comment">                                                         clear, BIGWR and HOLEWR block stores and BIGRD/HOLERD is reported. */</span>
<a name="l01810"></a>01810 <span class="preprocessor">#else</span>
<a name="l01811"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a2a34c02ec8f2366ceb30dcdf94e7053a">01811</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a2a34c02ec8f2366ceb30dcdf94e7053a">disbig</a>                       : 1;
<a name="l01812"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a088965c6ae6b15079ae9d3597e4f5a1a">01812</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a088965c6ae6b15079ae9d3597e4f5a1a">reserved_1_3</a>                 : 3;
<a name="l01813"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#afd68c1f0e5443d659639303750d51af4">01813</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#afd68c1f0e5443d659639303750d51af4">maxdram</a>                      : 4;
<a name="l01814"></a><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a1695e96c6502d4199a06f6521ff5d995">01814</a>     uint64_t <a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html#a1695e96c6502d4199a06f6521ff5d995">reserved_8_63</a>                : 56;
<a name="l01815"></a>01815 <span class="preprocessor">#endif</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__big__ctl.html#a709c7887b3bca50650a23dff931be495">cn70xx</a>;
<a name="l01817"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#addbd0aea094507c9895441fd7c29d250">01817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#addbd0aea094507c9895441fd7c29d250">cn70xxp1</a>;
<a name="l01818"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#a2d46026678995b5e1d4f2f35e07a89f2">01818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#a2d46026678995b5e1d4f2f35e07a89f2">cn73xx</a>;
<a name="l01819"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#aaaecdc7ec5f3158b24df9822136ff170">01819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#aaaecdc7ec5f3158b24df9822136ff170">cn78xx</a>;
<a name="l01820"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#a7f7640ffbbd8127b32d4502d7e687900">01820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#a7f7640ffbbd8127b32d4502d7e687900">cn78xxp1</a>;
<a name="l01821"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#adbf6a9de63a7db479010521791a86881">01821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn61xx.html">cvmx_l2c_big_ctl_cn61xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#adbf6a9de63a7db479010521791a86881">cnf71xx</a>;
<a name="l01822"></a><a class="code" href="unioncvmx__l2c__big__ctl.html#a09abcb05eaa55243ebd6fd91fe47065b">01822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__big__ctl_1_1cvmx__l2c__big__ctl__cn70xx.html">cvmx_l2c_big_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__big__ctl.html#a09abcb05eaa55243ebd6fd91fe47065b">cnf75xx</a>;
<a name="l01823"></a>01823 };
<a name="l01824"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8687e4febc13d6d9438560094b77d9c2">01824</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__big__ctl.html" title="cvmx_l2c_big_ctl">cvmx_l2c_big_ctl</a> <a class="code" href="unioncvmx__l2c__big__ctl.html" title="cvmx_l2c_big_ctl">cvmx_l2c_big_ctl_t</a>;
<a name="l01825"></a>01825 <span class="comment"></span>
<a name="l01826"></a>01826 <span class="comment">/**</span>
<a name="l01827"></a>01827 <span class="comment"> * cvmx_l2c_bst</span>
<a name="l01828"></a>01828 <span class="comment"> *</span>
<a name="l01829"></a>01829 <span class="comment"> * L2C_BST = L2C BIST Status</span>
<a name="l01830"></a>01830 <span class="comment"> *</span>
<a name="l01831"></a>01831 <span class="comment"> */</span>
<a name="l01832"></a><a class="code" href="unioncvmx__l2c__bst.html">01832</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst.html" title="cvmx_l2c_bst">cvmx_l2c_bst</a> {
<a name="l01833"></a><a class="code" href="unioncvmx__l2c__bst.html#a3617c9b7a49a20deff6b3306bf5411f0">01833</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst.html#a3617c9b7a49a20deff6b3306bf5411f0">u64</a>;
<a name="l01834"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html">cvmx_l2c_bst_s</a> {
<a name="l01835"></a>01835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#adc1bdcb07b6dd4b6eee495a3c9dd7ddd">dutfl</a>                        : 32; <span class="comment">/**&lt; BIST failure status for PP0-3 DUT */</span>
<a name="l01837"></a>01837     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a4c9197380c6e25cc9d9752f7f10f742a">rbffl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for RBF0-3 */</span>
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#acd1e1755f1d7fdd00188d769f9d08d3a">xbffl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for XBF0-3 */</span>
<a name="l01839"></a>01839     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a8615ece96447155caef789f46b2ee41d">tdpfl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for TDP0-3 */</span>
<a name="l01840"></a>01840     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#ae11810bb44ac88ef36151c05f2e99707">ioccmdfl</a>                     : 4;  <span class="comment">/**&lt; BIST failure status for IOCCMD */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a2cf3123f64b7c688147ebbaafadbc2aa">iocdatfl</a>                     : 4;  <span class="comment">/**&lt; BIST failure status for IOCDAT */</span>
<a name="l01842"></a>01842     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a839b70d65c96a5727d5ddc39853caa65">dutresfl</a>                     : 4;  <span class="comment">/**&lt; BIST failure status for DUTRES */</span>
<a name="l01843"></a>01843     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a97595b9c05f30620eed4b5846280bb68">vrtfl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for VRT0 */</span>
<a name="l01844"></a>01844     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a23331d3152290efd6a4eab11101bd53a">tdffl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for TDF0 */</span>
<a name="l01845"></a>01845 <span class="preprocessor">#else</span>
<a name="l01846"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a23331d3152290efd6a4eab11101bd53a">01846</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a23331d3152290efd6a4eab11101bd53a">tdffl</a>                        : 4;
<a name="l01847"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a97595b9c05f30620eed4b5846280bb68">01847</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a97595b9c05f30620eed4b5846280bb68">vrtfl</a>                        : 4;
<a name="l01848"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a839b70d65c96a5727d5ddc39853caa65">01848</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a839b70d65c96a5727d5ddc39853caa65">dutresfl</a>                     : 4;
<a name="l01849"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a2cf3123f64b7c688147ebbaafadbc2aa">01849</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a2cf3123f64b7c688147ebbaafadbc2aa">iocdatfl</a>                     : 4;
<a name="l01850"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#ae11810bb44ac88ef36151c05f2e99707">01850</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#ae11810bb44ac88ef36151c05f2e99707">ioccmdfl</a>                     : 4;
<a name="l01851"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a8615ece96447155caef789f46b2ee41d">01851</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a8615ece96447155caef789f46b2ee41d">tdpfl</a>                        : 4;
<a name="l01852"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#acd1e1755f1d7fdd00188d769f9d08d3a">01852</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#acd1e1755f1d7fdd00188d769f9d08d3a">xbffl</a>                        : 4;
<a name="l01853"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a4c9197380c6e25cc9d9752f7f10f742a">01853</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#a4c9197380c6e25cc9d9752f7f10f742a">rbffl</a>                        : 4;
<a name="l01854"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#adc1bdcb07b6dd4b6eee495a3c9dd7ddd">01854</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html#adc1bdcb07b6dd4b6eee495a3c9dd7ddd">dutfl</a>                        : 32;
<a name="l01855"></a>01855 <span class="preprocessor">#endif</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst.html#af62322c3cf2b2f241636665ea08a22df">s</a>;
<a name="l01857"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html">01857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html">cvmx_l2c_bst_cn61xx</a> {
<a name="l01858"></a>01858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#aa56827dec44096e476dc4e010f873413">reserved_36_63</a>               : 28;
<a name="l01860"></a>01860     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a16e6f00c625aa11e4e40d4eb07241989">dutfl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for PP0-3 DUT */</span>
<a name="l01861"></a>01861     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a563bd083b30a31242fc444e14fefca4a">reserved_17_31</a>               : 15;
<a name="l01862"></a>01862     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a6d5fe0da4170590680321f9ad778f0fa">ioccmdfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCCMD */</span>
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abf3da551f2426caccc606333ff9e2f05">reserved_13_15</a>               : 3;
<a name="l01864"></a>01864     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a77d0b64eba0f86d477edeca6ed0b3538">iocdatfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCDAT */</span>
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abd851e695b5a4416dea41940058a3e88">reserved_9_11</a>                : 3;
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac453ae60cfcc62da6d3dae4e6051d9e7">dutresfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for DUTRES */</span>
<a name="l01867"></a>01867     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac40a8127b5ab2626338907a25152d8e3">reserved_5_7</a>                 : 3;
<a name="l01868"></a>01868     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a24e4149c9f39f657f972044e474f1fd9">vrtfl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for VRT0 */</span>
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a9756a8b3b20c14c69d62b39b59f2353d">reserved_1_3</a>                 : 3;
<a name="l01870"></a>01870     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a234bda987b7f02a574892613c461047f">tdffl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for TDF0 */</span>
<a name="l01871"></a>01871 <span class="preprocessor">#else</span>
<a name="l01872"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a234bda987b7f02a574892613c461047f">01872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a234bda987b7f02a574892613c461047f">tdffl</a>                        : 1;
<a name="l01873"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a9756a8b3b20c14c69d62b39b59f2353d">01873</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a9756a8b3b20c14c69d62b39b59f2353d">reserved_1_3</a>                 : 3;
<a name="l01874"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a24e4149c9f39f657f972044e474f1fd9">01874</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a24e4149c9f39f657f972044e474f1fd9">vrtfl</a>                        : 1;
<a name="l01875"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac40a8127b5ab2626338907a25152d8e3">01875</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac40a8127b5ab2626338907a25152d8e3">reserved_5_7</a>                 : 3;
<a name="l01876"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac453ae60cfcc62da6d3dae4e6051d9e7">01876</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#ac453ae60cfcc62da6d3dae4e6051d9e7">dutresfl</a>                     : 1;
<a name="l01877"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abd851e695b5a4416dea41940058a3e88">01877</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abd851e695b5a4416dea41940058a3e88">reserved_9_11</a>                : 3;
<a name="l01878"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a77d0b64eba0f86d477edeca6ed0b3538">01878</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a77d0b64eba0f86d477edeca6ed0b3538">iocdatfl</a>                     : 1;
<a name="l01879"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abf3da551f2426caccc606333ff9e2f05">01879</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#abf3da551f2426caccc606333ff9e2f05">reserved_13_15</a>               : 3;
<a name="l01880"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a6d5fe0da4170590680321f9ad778f0fa">01880</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a6d5fe0da4170590680321f9ad778f0fa">ioccmdfl</a>                     : 1;
<a name="l01881"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a563bd083b30a31242fc444e14fefca4a">01881</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a563bd083b30a31242fc444e14fefca4a">reserved_17_31</a>               : 15;
<a name="l01882"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a16e6f00c625aa11e4e40d4eb07241989">01882</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#a16e6f00c625aa11e4e40d4eb07241989">dutfl</a>                        : 4;
<a name="l01883"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#aa56827dec44096e476dc4e010f873413">01883</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html#aa56827dec44096e476dc4e010f873413">reserved_36_63</a>               : 28;
<a name="l01884"></a>01884 <span class="preprocessor">#endif</span>
<a name="l01885"></a>01885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst.html#a8bc480beec67bda9f1c384d48d2528db">cn61xx</a>;
<a name="l01886"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html">01886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html">cvmx_l2c_bst_cn63xx</a> {
<a name="l01887"></a>01887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a95f68a668ccef8c89e54c6e15c438af7">reserved_38_63</a>               : 26;
<a name="l01889"></a>01889     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ae442ff0b3e7de9d916531d4cb10732d0">dutfl</a>                        : 6;  <span class="comment">/**&lt; BIST failure status for PP0-5 DUT */</span>
<a name="l01890"></a>01890     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a52af8e7840c8565b5cb3a90f0150b2e1">reserved_17_31</a>               : 15;
<a name="l01891"></a>01891     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a1bc1fa2c4bf3a1bb08a75daca741ebbb">ioccmdfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCCMD */</span>
<a name="l01892"></a>01892     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ac0fbb206c16731d41f96b240e96920c0">reserved_13_15</a>               : 3;
<a name="l01893"></a>01893     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a7dfbfea3d13f8648290bf6d3fb006f8f">iocdatfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCDAT */</span>
<a name="l01894"></a>01894     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad65ed1b4a643788ca259c12fc61bd3d0">reserved_9_11</a>                : 3;
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a82da1b302a1a252b01fd9f27581ddea8">dutresfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for DUTRES */</span>
<a name="l01896"></a>01896     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a40c17cad49c387dbab26ae0fc741643f">reserved_5_7</a>                 : 3;
<a name="l01897"></a>01897     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad6e5ef75c944a0531a013b196b285854">vrtfl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for VRT0 */</span>
<a name="l01898"></a>01898     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#aa6034d5856d1b6bdbb4210860791c244">reserved_1_3</a>                 : 3;
<a name="l01899"></a>01899     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a0e2ddcb8585676562cf6c9463003292b">tdffl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for TDF0 */</span>
<a name="l01900"></a>01900 <span class="preprocessor">#else</span>
<a name="l01901"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a0e2ddcb8585676562cf6c9463003292b">01901</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a0e2ddcb8585676562cf6c9463003292b">tdffl</a>                        : 1;
<a name="l01902"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#aa6034d5856d1b6bdbb4210860791c244">01902</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#aa6034d5856d1b6bdbb4210860791c244">reserved_1_3</a>                 : 3;
<a name="l01903"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad6e5ef75c944a0531a013b196b285854">01903</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad6e5ef75c944a0531a013b196b285854">vrtfl</a>                        : 1;
<a name="l01904"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a40c17cad49c387dbab26ae0fc741643f">01904</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a40c17cad49c387dbab26ae0fc741643f">reserved_5_7</a>                 : 3;
<a name="l01905"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a82da1b302a1a252b01fd9f27581ddea8">01905</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a82da1b302a1a252b01fd9f27581ddea8">dutresfl</a>                     : 1;
<a name="l01906"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad65ed1b4a643788ca259c12fc61bd3d0">01906</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ad65ed1b4a643788ca259c12fc61bd3d0">reserved_9_11</a>                : 3;
<a name="l01907"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a7dfbfea3d13f8648290bf6d3fb006f8f">01907</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a7dfbfea3d13f8648290bf6d3fb006f8f">iocdatfl</a>                     : 1;
<a name="l01908"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ac0fbb206c16731d41f96b240e96920c0">01908</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ac0fbb206c16731d41f96b240e96920c0">reserved_13_15</a>               : 3;
<a name="l01909"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a1bc1fa2c4bf3a1bb08a75daca741ebbb">01909</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a1bc1fa2c4bf3a1bb08a75daca741ebbb">ioccmdfl</a>                     : 1;
<a name="l01910"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a52af8e7840c8565b5cb3a90f0150b2e1">01910</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a52af8e7840c8565b5cb3a90f0150b2e1">reserved_17_31</a>               : 15;
<a name="l01911"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ae442ff0b3e7de9d916531d4cb10732d0">01911</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#ae442ff0b3e7de9d916531d4cb10732d0">dutfl</a>                        : 6;
<a name="l01912"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a95f68a668ccef8c89e54c6e15c438af7">01912</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html#a95f68a668ccef8c89e54c6e15c438af7">reserved_38_63</a>               : 26;
<a name="l01913"></a>01913 <span class="preprocessor">#endif</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst.html#a7d2aefd1746c4657fe36bc1475044327">cn63xx</a>;
<a name="l01915"></a><a class="code" href="unioncvmx__l2c__bst.html#a7edf2d137ff447050a59f57a21cd42d6">01915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn63xx.html">cvmx_l2c_bst_cn63xx</a>            <a class="code" href="unioncvmx__l2c__bst.html#a7edf2d137ff447050a59f57a21cd42d6">cn63xxp1</a>;
<a name="l01916"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html">01916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html">cvmx_l2c_bst_cn66xx</a> {
<a name="l01917"></a>01917 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a5cfcfbb4d74b9acb58e991e091242869">reserved_42_63</a>               : 22;
<a name="l01919"></a>01919     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#afce02887355b32c4763e86a461f899ce">dutfl</a>                        : 10; <span class="comment">/**&lt; BIST failure status for PP0-9 DUT */</span>
<a name="l01920"></a>01920     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab44cdd90f842ca8edbaabf6f1b624838">reserved_17_31</a>               : 15;
<a name="l01921"></a>01921     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fe8baac1b08b5a867e956b9b3aad04">ioccmdfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCCMD */</span>
<a name="l01922"></a>01922     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ad61737516326d9a8ad877f077b777817">reserved_13_15</a>               : 3;
<a name="l01923"></a>01923     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a320faf50e58bf770e5cbf96afcfd7d34">iocdatfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for IOCDAT */</span>
<a name="l01924"></a>01924     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a631d844b378aa550d004064bf4ccdde0">reserved_9_11</a>                : 3;
<a name="l01925"></a>01925     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#aa408c6c90cb7f6c2eae4025ab268ca63">dutresfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for DUTRES */</span>
<a name="l01926"></a>01926     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab81bc996a1f07d34e04f223c0764fe4e">reserved_5_7</a>                 : 3;
<a name="l01927"></a>01927     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fea3c1b2987f236604ed0747ee9435">vrtfl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for VRT0 */</span>
<a name="l01928"></a>01928     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a3812296eda9200b7887015ec1fef33b7">reserved_1_3</a>                 : 3;
<a name="l01929"></a>01929     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a2cd05316fe756caaacd35b61d23c773b">tdffl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for TDF0 */</span>
<a name="l01930"></a>01930 <span class="preprocessor">#else</span>
<a name="l01931"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a2cd05316fe756caaacd35b61d23c773b">01931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a2cd05316fe756caaacd35b61d23c773b">tdffl</a>                        : 1;
<a name="l01932"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a3812296eda9200b7887015ec1fef33b7">01932</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a3812296eda9200b7887015ec1fef33b7">reserved_1_3</a>                 : 3;
<a name="l01933"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fea3c1b2987f236604ed0747ee9435">01933</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fea3c1b2987f236604ed0747ee9435">vrtfl</a>                        : 1;
<a name="l01934"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab81bc996a1f07d34e04f223c0764fe4e">01934</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab81bc996a1f07d34e04f223c0764fe4e">reserved_5_7</a>                 : 3;
<a name="l01935"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#aa408c6c90cb7f6c2eae4025ab268ca63">01935</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#aa408c6c90cb7f6c2eae4025ab268ca63">dutresfl</a>                     : 1;
<a name="l01936"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a631d844b378aa550d004064bf4ccdde0">01936</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a631d844b378aa550d004064bf4ccdde0">reserved_9_11</a>                : 3;
<a name="l01937"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a320faf50e58bf770e5cbf96afcfd7d34">01937</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a320faf50e58bf770e5cbf96afcfd7d34">iocdatfl</a>                     : 1;
<a name="l01938"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ad61737516326d9a8ad877f077b777817">01938</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ad61737516326d9a8ad877f077b777817">reserved_13_15</a>               : 3;
<a name="l01939"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fe8baac1b08b5a867e956b9b3aad04">01939</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a60fe8baac1b08b5a867e956b9b3aad04">ioccmdfl</a>                     : 1;
<a name="l01940"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab44cdd90f842ca8edbaabf6f1b624838">01940</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#ab44cdd90f842ca8edbaabf6f1b624838">reserved_17_31</a>               : 15;
<a name="l01941"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#afce02887355b32c4763e86a461f899ce">01941</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#afce02887355b32c4763e86a461f899ce">dutfl</a>                        : 10;
<a name="l01942"></a><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a5cfcfbb4d74b9acb58e991e091242869">01942</a>     uint64_t <a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn66xx.html#a5cfcfbb4d74b9acb58e991e091242869">reserved_42_63</a>               : 22;
<a name="l01943"></a>01943 <span class="preprocessor">#endif</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst.html#a6a7380bfd0ca1be5dd8a1fbe3f394d3d">cn66xx</a>;
<a name="l01945"></a><a class="code" href="unioncvmx__l2c__bst.html#a62bbd314c048105e91b693f7abc559c1">01945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html">cvmx_l2c_bst_s</a>                 <a class="code" href="unioncvmx__l2c__bst.html#a62bbd314c048105e91b693f7abc559c1">cn68xx</a>;
<a name="l01946"></a><a class="code" href="unioncvmx__l2c__bst.html#ac04e7b5160bd90bf319b7acebdb1672b">01946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__s.html">cvmx_l2c_bst_s</a>                 <a class="code" href="unioncvmx__l2c__bst.html#ac04e7b5160bd90bf319b7acebdb1672b">cn68xxp1</a>;
<a name="l01947"></a><a class="code" href="unioncvmx__l2c__bst.html#a0644280ff6b2195e599be94fbbfc1c45">01947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst_1_1cvmx__l2c__bst__cn61xx.html">cvmx_l2c_bst_cn61xx</a>            <a class="code" href="unioncvmx__l2c__bst.html#a0644280ff6b2195e599be94fbbfc1c45">cnf71xx</a>;
<a name="l01948"></a>01948 };
<a name="l01949"></a><a class="code" href="cvmx-l2c-defs_8h.html#a90352fe5a8e8ff027be32c7e36aa0489">01949</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst.html" title="cvmx_l2c_bst">cvmx_l2c_bst</a> <a class="code" href="unioncvmx__l2c__bst.html" title="cvmx_l2c_bst">cvmx_l2c_bst_t</a>;
<a name="l01950"></a>01950 <span class="comment"></span>
<a name="l01951"></a>01951 <span class="comment">/**</span>
<a name="l01952"></a>01952 <span class="comment"> * cvmx_l2c_bst0</span>
<a name="l01953"></a>01953 <span class="comment"> *</span>
<a name="l01954"></a>01954 <span class="comment"> * L2C_BST0 = L2C BIST 0 CTL/STAT</span>
<a name="l01955"></a>01955 <span class="comment"> *</span>
<a name="l01956"></a>01956 <span class="comment"> */</span>
<a name="l01957"></a><a class="code" href="unioncvmx__l2c__bst0.html">01957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst0.html" title="cvmx_l2c_bst0">cvmx_l2c_bst0</a> {
<a name="l01958"></a><a class="code" href="unioncvmx__l2c__bst0.html#ace679a4c48fb15f323b9f94c6d18907e">01958</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst0.html#ace679a4c48fb15f323b9f94c6d18907e">u64</a>;
<a name="l01959"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">01959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">cvmx_l2c_bst0_s</a> {
<a name="l01960"></a>01960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#ad94544d780091000151f733d9e74e015">reserved_24_63</a>               : 40;
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#aebc0974572629c52fe6a4161097baded">dtbnk</a>                        : 1;  <span class="comment">/**&lt; DuTag Bank#</span>
<a name="l01963"></a>01963 <span class="comment">                                                         When DT=1(BAD), this field provides additional information</span>
<a name="l01964"></a>01964 <span class="comment">                                                         about which DuTag Bank (0/1) failed. */</span>
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#af70ee56d2c4fa776abb842680bc85ca9">wlb_msk</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-MSK RAM [DP0-3]</span>
<a name="l01966"></a>01966 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01967"></a>01967 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01968"></a>01968     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a589388846fb3d020baac36e4f7c0fdb3">dtcnt</a>                        : 13; <span class="comment">/**&lt; DuTag BiST Counter (used to help isolate the failure)</span>
<a name="l01969"></a>01969 <span class="comment">                                                         [12]:    i (0=FORWARD/1=REVERSE pass)</span>
<a name="l01970"></a>01970 <span class="comment">                                                         [11:10]: j (Pattern# 1 of 4)</span>
<a name="l01971"></a>01971 <span class="comment">                                                         [9:4]:   k (DT Index 1 of 64)</span>
<a name="l01972"></a>01972 <span class="comment">                                                         [3:0]:   l (DT# 1 of 16 DTs) */</span>
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a76e9eed5020a5587216a88867b411c75">dt</a>                           : 1;  <span class="comment">/**&lt; Bist Results for DuTAG RAM(s)</span>
<a name="l01974"></a>01974 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01975"></a>01975 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01976"></a>01976     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a28bc5cb07cac2b6712c3252da8584d96">stin_msk</a>                     : 1;  <span class="comment">/**&lt; Bist Results for STIN-MSK RAM</span>
<a name="l01977"></a>01977 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01978"></a>01978 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a2439570464e5e839edbaad61c4bbc1bb">wlb_dat</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-DAT RAM [DP0-3]</span>
<a name="l01980"></a>01980 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01981"></a>01981 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01982"></a>01982 <span class="preprocessor">#else</span>
<a name="l01983"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a2439570464e5e839edbaad61c4bbc1bb">01983</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a2439570464e5e839edbaad61c4bbc1bb">wlb_dat</a>                      : 4;
<a name="l01984"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a28bc5cb07cac2b6712c3252da8584d96">01984</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a28bc5cb07cac2b6712c3252da8584d96">stin_msk</a>                     : 1;
<a name="l01985"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a76e9eed5020a5587216a88867b411c75">01985</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a76e9eed5020a5587216a88867b411c75">dt</a>                           : 1;
<a name="l01986"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a589388846fb3d020baac36e4f7c0fdb3">01986</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#a589388846fb3d020baac36e4f7c0fdb3">dtcnt</a>                        : 13;
<a name="l01987"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#af70ee56d2c4fa776abb842680bc85ca9">01987</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#af70ee56d2c4fa776abb842680bc85ca9">wlb_msk</a>                      : 4;
<a name="l01988"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#aebc0974572629c52fe6a4161097baded">01988</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#aebc0974572629c52fe6a4161097baded">dtbnk</a>                        : 1;
<a name="l01989"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#ad94544d780091000151f733d9e74e015">01989</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html#ad94544d780091000151f733d9e74e015">reserved_24_63</a>               : 40;
<a name="l01990"></a>01990 <span class="preprocessor">#endif</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst0.html#a74309c888e33e9db5c34efcaa541555a">s</a>;
<a name="l01992"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html">01992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html">cvmx_l2c_bst0_cn30xx</a> {
<a name="l01993"></a>01993 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a421e8e7ee04ade1959fd88746ae3f0fd">reserved_23_63</a>               : 41;
<a name="l01995"></a>01995     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a9dd3986d1ec6dfb680501db5e251e8ff">wlb_msk</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-MSK RAM [DP0-3]</span>
<a name="l01996"></a>01996 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l01997"></a>01997 <span class="comment">                                                         - 1: BAD */</span>
<a name="l01998"></a>01998     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3587b2c62f17e5b9e4023cf4aad14e37">reserved_15_18</a>               : 4;
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a600518e60f4640afe6181964f9e597bf">dtcnt</a>                        : 9;  <span class="comment">/**&lt; DuTag BiST Counter (used to help isolate the failure)</span>
<a name="l02000"></a>02000 <span class="comment">                                                         [8]:   i (0=FORWARD/1=REVERSE pass)</span>
<a name="l02001"></a>02001 <span class="comment">                                                         [7:6]: j (Pattern# 1 of 4)</span>
<a name="l02002"></a>02002 <span class="comment">                                                         [5:0]: k (DT Index 1 of 64) */</span>
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a4c65b2edfecf94cd3fe1a559c99f0e90">dt</a>                           : 1;  <span class="comment">/**&lt; Bist Results for DuTAG RAM(s)</span>
<a name="l02004"></a>02004 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02005"></a>02005 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02006"></a>02006     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a948aef1371c8e43c073ad1fe4d3f4861">reserved_4_4</a>                 : 1;
<a name="l02007"></a>02007     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3a368c37854537b725cf312237e0066b">wlb_dat</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-DAT RAM [DP0-3]</span>
<a name="l02008"></a>02008 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02009"></a>02009 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02010"></a>02010 <span class="preprocessor">#else</span>
<a name="l02011"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3a368c37854537b725cf312237e0066b">02011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3a368c37854537b725cf312237e0066b">wlb_dat</a>                      : 4;
<a name="l02012"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a948aef1371c8e43c073ad1fe4d3f4861">02012</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a948aef1371c8e43c073ad1fe4d3f4861">reserved_4_4</a>                 : 1;
<a name="l02013"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a4c65b2edfecf94cd3fe1a559c99f0e90">02013</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a4c65b2edfecf94cd3fe1a559c99f0e90">dt</a>                           : 1;
<a name="l02014"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a600518e60f4640afe6181964f9e597bf">02014</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a600518e60f4640afe6181964f9e597bf">dtcnt</a>                        : 9;
<a name="l02015"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3587b2c62f17e5b9e4023cf4aad14e37">02015</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a3587b2c62f17e5b9e4023cf4aad14e37">reserved_15_18</a>               : 4;
<a name="l02016"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a9dd3986d1ec6dfb680501db5e251e8ff">02016</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a9dd3986d1ec6dfb680501db5e251e8ff">wlb_msk</a>                      : 4;
<a name="l02017"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a421e8e7ee04ade1959fd88746ae3f0fd">02017</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn30xx.html#a421e8e7ee04ade1959fd88746ae3f0fd">reserved_23_63</a>               : 41;
<a name="l02018"></a>02018 <span class="preprocessor">#endif</span>
<a name="l02019"></a>02019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst0.html#a9cfc71a8467e22d48bc7b213459c567c">cn30xx</a>;
<a name="l02020"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html">02020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html">cvmx_l2c_bst0_cn31xx</a> {
<a name="l02021"></a>02021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#aecf62f9fa5c251bbae0ae2926cfbc331">reserved_23_63</a>               : 41;
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#afbf8c924bd5bf8aa8a9ee323fbff7335">wlb_msk</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-MSK RAM [DP0-3]</span>
<a name="l02024"></a>02024 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02025"></a>02025 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02026"></a>02026     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#a04699ddc735ebe8c106ea02830327169">reserved_16_18</a>               : 3;
<a name="l02027"></a>02027     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad0bd98e2cc11046edfd89d213de33d70">dtcnt</a>                        : 10; <span class="comment">/**&lt; DuTag BiST Counter (used to help isolate the failure)</span>
<a name="l02028"></a>02028 <span class="comment">                                                         [9]:   i (0=FORWARD/1=REVERSE pass)</span>
<a name="l02029"></a>02029 <span class="comment">                                                         [8:7]: j (Pattern# 1 of 4)</span>
<a name="l02030"></a>02030 <span class="comment">                                                         [6:1]: k (DT Index 1 of 64)</span>
<a name="l02031"></a>02031 <span class="comment">                                                         [0]:   l (DT# 1 of 2 DTs) */</span>
<a name="l02032"></a>02032     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#acfb7393e3a1b5624c0d0bab997c1bcc9">dt</a>                           : 1;  <span class="comment">/**&lt; Bist Results for DuTAG RAM(s)</span>
<a name="l02033"></a>02033 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02034"></a>02034 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02035"></a>02035     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#abce1be2832ae01b5b2ff9f5d6672ef58">stin_msk</a>                     : 1;  <span class="comment">/**&lt; Bist Results for STIN-MSK RAM</span>
<a name="l02036"></a>02036 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02037"></a>02037 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02038"></a>02038     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad47e633fc38c68f133d36b8009cadad1">wlb_dat</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-DAT RAM [DP0-3]</span>
<a name="l02039"></a>02039 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02040"></a>02040 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02041"></a>02041 <span class="preprocessor">#else</span>
<a name="l02042"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad47e633fc38c68f133d36b8009cadad1">02042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad47e633fc38c68f133d36b8009cadad1">wlb_dat</a>                      : 4;
<a name="l02043"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#abce1be2832ae01b5b2ff9f5d6672ef58">02043</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#abce1be2832ae01b5b2ff9f5d6672ef58">stin_msk</a>                     : 1;
<a name="l02044"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#acfb7393e3a1b5624c0d0bab997c1bcc9">02044</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#acfb7393e3a1b5624c0d0bab997c1bcc9">dt</a>                           : 1;
<a name="l02045"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad0bd98e2cc11046edfd89d213de33d70">02045</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#ad0bd98e2cc11046edfd89d213de33d70">dtcnt</a>                        : 10;
<a name="l02046"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#a04699ddc735ebe8c106ea02830327169">02046</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#a04699ddc735ebe8c106ea02830327169">reserved_16_18</a>               : 3;
<a name="l02047"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#afbf8c924bd5bf8aa8a9ee323fbff7335">02047</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#afbf8c924bd5bf8aa8a9ee323fbff7335">wlb_msk</a>                      : 4;
<a name="l02048"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#aecf62f9fa5c251bbae0ae2926cfbc331">02048</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn31xx.html#aecf62f9fa5c251bbae0ae2926cfbc331">reserved_23_63</a>               : 41;
<a name="l02049"></a>02049 <span class="preprocessor">#endif</span>
<a name="l02050"></a>02050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst0.html#ab70c5bfcb787e1476b0f8576b514a459">cn31xx</a>;
<a name="l02051"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html">02051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html">cvmx_l2c_bst0_cn38xx</a> {
<a name="l02052"></a>02052 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02053"></a>02053 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a80743f182b98f29b623cc6804dbd034e">reserved_19_63</a>               : 45;
<a name="l02054"></a>02054     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a6cb44f76cf5c70288676eb5ac031843f">dtcnt</a>                        : 13; <span class="comment">/**&lt; DuTag BiST Counter (used to help isolate the failure)</span>
<a name="l02055"></a>02055 <span class="comment">                                                         [12]:    i (0=FORWARD/1=REVERSE pass)</span>
<a name="l02056"></a>02056 <span class="comment">                                                         [11:10]: j (Pattern# 1 of 4)</span>
<a name="l02057"></a>02057 <span class="comment">                                                         [9:4]:   k (DT Index 1 of 64)</span>
<a name="l02058"></a>02058 <span class="comment">                                                         [3:0]:   l (DT# 1 of 16 DTs) */</span>
<a name="l02059"></a>02059     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a4b37780899db0a3123664796e2ffe37d">dt</a>                           : 1;  <span class="comment">/**&lt; Bist Results for DuTAG RAM(s)</span>
<a name="l02060"></a>02060 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02061"></a>02061 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02062"></a>02062     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a3f723dc031c7879f233f40bcfdaa6b01">stin_msk</a>                     : 1;  <span class="comment">/**&lt; Bist Results for STIN-MSK RAM</span>
<a name="l02063"></a>02063 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02064"></a>02064 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02065"></a>02065     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a8cc707d46defbae7d9ecd025015fd695">wlb_dat</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-DAT RAM [DP0-3]</span>
<a name="l02066"></a>02066 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02067"></a>02067 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02068"></a>02068 <span class="preprocessor">#else</span>
<a name="l02069"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a8cc707d46defbae7d9ecd025015fd695">02069</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a8cc707d46defbae7d9ecd025015fd695">wlb_dat</a>                      : 4;
<a name="l02070"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a3f723dc031c7879f233f40bcfdaa6b01">02070</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a3f723dc031c7879f233f40bcfdaa6b01">stin_msk</a>                     : 1;
<a name="l02071"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a4b37780899db0a3123664796e2ffe37d">02071</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a4b37780899db0a3123664796e2ffe37d">dt</a>                           : 1;
<a name="l02072"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a6cb44f76cf5c70288676eb5ac031843f">02072</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a6cb44f76cf5c70288676eb5ac031843f">dtcnt</a>                        : 13;
<a name="l02073"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a80743f182b98f29b623cc6804dbd034e">02073</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html#a80743f182b98f29b623cc6804dbd034e">reserved_19_63</a>               : 45;
<a name="l02074"></a>02074 <span class="preprocessor">#endif</span>
<a name="l02075"></a>02075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst0.html#afe41f0e4e9563f50a5b39748fcf2a355">cn38xx</a>;
<a name="l02076"></a><a class="code" href="unioncvmx__l2c__bst0.html#a96328576d753a6f3fd279e5184166ad1">02076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn38xx.html">cvmx_l2c_bst0_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst0.html#a96328576d753a6f3fd279e5184166ad1">cn38xxp2</a>;
<a name="l02077"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html">02077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html">cvmx_l2c_bst0_cn50xx</a> {
<a name="l02078"></a>02078 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae5c9a124d4fb42e67fa2f5c07be48826">reserved_24_63</a>               : 40;
<a name="l02080"></a>02080     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a72bf9d33d8ce80f656f39d62e85949ee">dtbnk</a>                        : 1;  <span class="comment">/**&lt; DuTag Bank#</span>
<a name="l02081"></a>02081 <span class="comment">                                                         When DT=1(BAD), this field provides additional information</span>
<a name="l02082"></a>02082 <span class="comment">                                                         about which DuTag Bank (0/1) failed. */</span>
<a name="l02083"></a>02083     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a1140aa99ab2f544b400e851c5383d96a">wlb_msk</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-MSK RAM [DP0-3]</span>
<a name="l02084"></a>02084 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02085"></a>02085 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02086"></a>02086     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a579f53860297c5869a662d4d4fa61afb">reserved_16_18</a>               : 3;
<a name="l02087"></a>02087     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#aeb32beeea34a1e3c0119a2bfb3540a2f">dtcnt</a>                        : 10; <span class="comment">/**&lt; DuTag BiST Counter (used to help isolate the failure)</span>
<a name="l02088"></a>02088 <span class="comment">                                                         [9]:   i (0=FORWARD/1=REVERSE pass)</span>
<a name="l02089"></a>02089 <span class="comment">                                                         [8:7]: j (Pattern# 1 of 4)</span>
<a name="l02090"></a>02090 <span class="comment">                                                         [6:1]: k (DT Index 1 of 64)</span>
<a name="l02091"></a>02091 <span class="comment">                                                         [0]:   l (DT# 1 of 2 DTs) */</span>
<a name="l02092"></a>02092     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae6dd810338dd5357d42f535fe417f4b3">dt</a>                           : 1;  <span class="comment">/**&lt; Bist Results for DuTAG RAM(s)</span>
<a name="l02093"></a>02093 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02094"></a>02094 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02095"></a>02095     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a712d988f812dad6117c19c3d17c7a7a1">stin_msk</a>                     : 1;  <span class="comment">/**&lt; Bist Results for STIN-MSK RAM</span>
<a name="l02096"></a>02096 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02097"></a>02097 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02098"></a>02098     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a6ac5be98d4b422a54a6b90221a969d8c">wlb_dat</a>                      : 4;  <span class="comment">/**&lt; Bist Results for WLB-DAT RAM [DP0-3]</span>
<a name="l02099"></a>02099 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02100"></a>02100 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#else</span>
<a name="l02102"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a6ac5be98d4b422a54a6b90221a969d8c">02102</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a6ac5be98d4b422a54a6b90221a969d8c">wlb_dat</a>                      : 4;
<a name="l02103"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a712d988f812dad6117c19c3d17c7a7a1">02103</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a712d988f812dad6117c19c3d17c7a7a1">stin_msk</a>                     : 1;
<a name="l02104"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae6dd810338dd5357d42f535fe417f4b3">02104</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae6dd810338dd5357d42f535fe417f4b3">dt</a>                           : 1;
<a name="l02105"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#aeb32beeea34a1e3c0119a2bfb3540a2f">02105</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#aeb32beeea34a1e3c0119a2bfb3540a2f">dtcnt</a>                        : 10;
<a name="l02106"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a579f53860297c5869a662d4d4fa61afb">02106</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a579f53860297c5869a662d4d4fa61afb">reserved_16_18</a>               : 3;
<a name="l02107"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a1140aa99ab2f544b400e851c5383d96a">02107</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a1140aa99ab2f544b400e851c5383d96a">wlb_msk</a>                      : 4;
<a name="l02108"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a72bf9d33d8ce80f656f39d62e85949ee">02108</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#a72bf9d33d8ce80f656f39d62e85949ee">dtbnk</a>                        : 1;
<a name="l02109"></a><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae5c9a124d4fb42e67fa2f5c07be48826">02109</a>     uint64_t <a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html#ae5c9a124d4fb42e67fa2f5c07be48826">reserved_24_63</a>               : 40;
<a name="l02110"></a>02110 <span class="preprocessor">#endif</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst0.html#aa6ee17eda1dfec14e3c1a3da882d58e2">cn50xx</a>;
<a name="l02112"></a><a class="code" href="unioncvmx__l2c__bst0.html#a52f63350511c947e785730e4a5e7a0c4">02112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html">cvmx_l2c_bst0_cn50xx</a>           <a class="code" href="unioncvmx__l2c__bst0.html#a52f63350511c947e785730e4a5e7a0c4">cn52xx</a>;
<a name="l02113"></a><a class="code" href="unioncvmx__l2c__bst0.html#aa73906d7d72f3e6d9817935c7fd02e1a">02113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__cn50xx.html">cvmx_l2c_bst0_cn50xx</a>           <a class="code" href="unioncvmx__l2c__bst0.html#aa73906d7d72f3e6d9817935c7fd02e1a">cn52xxp1</a>;
<a name="l02114"></a><a class="code" href="unioncvmx__l2c__bst0.html#a864d332cb06694a0f6c926186cf3495d">02114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">cvmx_l2c_bst0_s</a>                <a class="code" href="unioncvmx__l2c__bst0.html#a864d332cb06694a0f6c926186cf3495d">cn56xx</a>;
<a name="l02115"></a><a class="code" href="unioncvmx__l2c__bst0.html#a15dd580faa38b264f75cd4b76e01158c">02115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">cvmx_l2c_bst0_s</a>                <a class="code" href="unioncvmx__l2c__bst0.html#a15dd580faa38b264f75cd4b76e01158c">cn56xxp1</a>;
<a name="l02116"></a><a class="code" href="unioncvmx__l2c__bst0.html#a50eab6317a6062e80552e565fc49ea42">02116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">cvmx_l2c_bst0_s</a>                <a class="code" href="unioncvmx__l2c__bst0.html#a50eab6317a6062e80552e565fc49ea42">cn58xx</a>;
<a name="l02117"></a><a class="code" href="unioncvmx__l2c__bst0.html#a6923b8910787f17b93abb58b2ac52e61">02117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst0_1_1cvmx__l2c__bst0__s.html">cvmx_l2c_bst0_s</a>                <a class="code" href="unioncvmx__l2c__bst0.html#a6923b8910787f17b93abb58b2ac52e61">cn58xxp1</a>;
<a name="l02118"></a>02118 };
<a name="l02119"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8a187af7efe266a183d1aa9cfadb5a31">02119</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst0.html" title="cvmx_l2c_bst0">cvmx_l2c_bst0</a> <a class="code" href="unioncvmx__l2c__bst0.html" title="cvmx_l2c_bst0">cvmx_l2c_bst0_t</a>;
<a name="l02120"></a>02120 <span class="comment"></span>
<a name="l02121"></a>02121 <span class="comment">/**</span>
<a name="l02122"></a>02122 <span class="comment"> * cvmx_l2c_bst1</span>
<a name="l02123"></a>02123 <span class="comment"> *</span>
<a name="l02124"></a>02124 <span class="comment"> * L2C_BST1 = L2C BIST 1 CTL/STAT</span>
<a name="l02125"></a>02125 <span class="comment"> *</span>
<a name="l02126"></a>02126 <span class="comment"> */</span>
<a name="l02127"></a><a class="code" href="unioncvmx__l2c__bst1.html">02127</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst1.html" title="cvmx_l2c_bst1">cvmx_l2c_bst1</a> {
<a name="l02128"></a><a class="code" href="unioncvmx__l2c__bst1.html#af25141d1b9254fcb63657af1237cc233">02128</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst1.html#af25141d1b9254fcb63657af1237cc233">u64</a>;
<a name="l02129"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html">02129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html">cvmx_l2c_bst1_s</a> {
<a name="l02130"></a>02130 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02131"></a>02131 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab90d2d2002a39bffe9f73249b1ea8334">reserved_9_63</a>                : 55;
<a name="l02132"></a>02132     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab9fc0dca668f03b27976375deaae99d8">l2t</a>                          : 9;  <span class="comment">/**&lt; Bist Results for L2T (USE+8SET RAMs)</span>
<a name="l02133"></a>02133 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02134"></a>02134 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02135"></a>02135 <span class="preprocessor">#else</span>
<a name="l02136"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab9fc0dca668f03b27976375deaae99d8">02136</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab9fc0dca668f03b27976375deaae99d8">l2t</a>                          : 9;
<a name="l02137"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab90d2d2002a39bffe9f73249b1ea8334">02137</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__s.html#ab90d2d2002a39bffe9f73249b1ea8334">reserved_9_63</a>                : 55;
<a name="l02138"></a>02138 <span class="preprocessor">#endif</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst1.html#ae44abe085f0d45cf22343bd9f9901343">s</a>;
<a name="l02140"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html">02140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html">cvmx_l2c_bst1_cn30xx</a> {
<a name="l02141"></a>02141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a2e4d42360a46f2bafc0a5164656b27a0">reserved_16_63</a>               : 48;
<a name="l02143"></a>02143     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ac61bde1ea5d88ec37c70eae952714cf6">vwdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for VWDF RAMs</span>
<a name="l02144"></a>02144 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02145"></a>02145 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a6f0461e2eefdae4257098e3ac69714eb">lrf</a>                          : 2;  <span class="comment">/**&lt; Bist Results for LRF RAMs (PLC+ILC)</span>
<a name="l02147"></a>02147 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02148"></a>02148 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ae5f4f85bb13e8feb2e9c3f928ace7e90">vab_vwcf</a>                     : 1;  <span class="comment">/**&lt; Bist Results for VAB VWCF_MEM</span>
<a name="l02150"></a>02150 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02151"></a>02151 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#abf5d3633cd49d00208212f159e701ed4">reserved_5_8</a>                 : 4;
<a name="l02153"></a>02153     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#aa90bd696c5f7c77880e076d424cc3a6e">l2t</a>                          : 5;  <span class="comment">/**&lt; Bist Results for L2T (USE+4SET RAMs)</span>
<a name="l02154"></a>02154 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02155"></a>02155 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02156"></a>02156 <span class="preprocessor">#else</span>
<a name="l02157"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#aa90bd696c5f7c77880e076d424cc3a6e">02157</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#aa90bd696c5f7c77880e076d424cc3a6e">l2t</a>                          : 5;
<a name="l02158"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#abf5d3633cd49d00208212f159e701ed4">02158</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#abf5d3633cd49d00208212f159e701ed4">reserved_5_8</a>                 : 4;
<a name="l02159"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ae5f4f85bb13e8feb2e9c3f928ace7e90">02159</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ae5f4f85bb13e8feb2e9c3f928ace7e90">vab_vwcf</a>                     : 1;
<a name="l02160"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a6f0461e2eefdae4257098e3ac69714eb">02160</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a6f0461e2eefdae4257098e3ac69714eb">lrf</a>                          : 2;
<a name="l02161"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ac61bde1ea5d88ec37c70eae952714cf6">02161</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#ac61bde1ea5d88ec37c70eae952714cf6">vwdf</a>                         : 4;
<a name="l02162"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a2e4d42360a46f2bafc0a5164656b27a0">02162</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html#a2e4d42360a46f2bafc0a5164656b27a0">reserved_16_63</a>               : 48;
<a name="l02163"></a>02163 <span class="preprocessor">#endif</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst1.html#a535e1a9691c1e24b6f6c3f0372eafa98">cn30xx</a>;
<a name="l02165"></a><a class="code" href="unioncvmx__l2c__bst1.html#a6658a8954d3704300882e85eb59c2f1c">02165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn30xx.html">cvmx_l2c_bst1_cn30xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#a6658a8954d3704300882e85eb59c2f1c">cn31xx</a>;
<a name="l02166"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">02166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">cvmx_l2c_bst1_cn38xx</a> {
<a name="l02167"></a>02167 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a1613bf2876f18c734a8764f70cd3d89a">reserved_16_63</a>               : 48;
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a9e5b872605dba6bb9658d0326650e685">vwdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for VWDF RAMs</span>
<a name="l02170"></a>02170 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02171"></a>02171 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02172"></a>02172     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a8f1e6e14d440c32c427e13b40ce1a0ed">lrf</a>                          : 2;  <span class="comment">/**&lt; Bist Results for LRF RAMs (PLC+ILC)</span>
<a name="l02173"></a>02173 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02174"></a>02174 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a579329a4c12cca34c40f05ec94b5e145">vab_vwcf</a>                     : 1;  <span class="comment">/**&lt; Bist Results for VAB VWCF_MEM</span>
<a name="l02176"></a>02176 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02177"></a>02177 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a942c53110cbbf8931fb2ef676eb24019">l2t</a>                          : 9;  <span class="comment">/**&lt; Bist Results for L2T (USE+8SET RAMs)</span>
<a name="l02179"></a>02179 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02180"></a>02180 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02181"></a>02181 <span class="preprocessor">#else</span>
<a name="l02182"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a942c53110cbbf8931fb2ef676eb24019">02182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a942c53110cbbf8931fb2ef676eb24019">l2t</a>                          : 9;
<a name="l02183"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a579329a4c12cca34c40f05ec94b5e145">02183</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a579329a4c12cca34c40f05ec94b5e145">vab_vwcf</a>                     : 1;
<a name="l02184"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a8f1e6e14d440c32c427e13b40ce1a0ed">02184</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a8f1e6e14d440c32c427e13b40ce1a0ed">lrf</a>                          : 2;
<a name="l02185"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a9e5b872605dba6bb9658d0326650e685">02185</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a9e5b872605dba6bb9658d0326650e685">vwdf</a>                         : 4;
<a name="l02186"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a1613bf2876f18c734a8764f70cd3d89a">02186</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html#a1613bf2876f18c734a8764f70cd3d89a">reserved_16_63</a>               : 48;
<a name="l02187"></a>02187 <span class="preprocessor">#endif</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst1.html#a41d906532125849d7e37ea02ccf58c2b">cn38xx</a>;
<a name="l02189"></a><a class="code" href="unioncvmx__l2c__bst1.html#ab6222f4f83f3fd209477d27cd0955c50">02189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">cvmx_l2c_bst1_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#ab6222f4f83f3fd209477d27cd0955c50">cn38xxp2</a>;
<a name="l02190"></a><a class="code" href="unioncvmx__l2c__bst1.html#a9b7b16a6039f0b38977aafc4a9fc02f6">02190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">cvmx_l2c_bst1_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#a9b7b16a6039f0b38977aafc4a9fc02f6">cn50xx</a>;
<a name="l02191"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html">02191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html">cvmx_l2c_bst1_cn52xx</a> {
<a name="l02192"></a>02192 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a6a0dd58eaa4c55ce117ef04fbbbaf28e">reserved_19_63</a>               : 45;
<a name="l02194"></a>02194     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a260f0af13489b3c6903d5d600e21906f">plc2</a>                         : 1;  <span class="comment">/**&lt; Bist Results for PLC2 RAM</span>
<a name="l02195"></a>02195 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02196"></a>02196 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02197"></a>02197     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a8f734bcf03cf30fe28c04e2527bb09df">plc1</a>                         : 1;  <span class="comment">/**&lt; Bist Results for PLC1 RAM</span>
<a name="l02198"></a>02198 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02199"></a>02199 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02200"></a>02200     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a07054e3dbb183580d0c98105b721e1c5">plc0</a>                         : 1;  <span class="comment">/**&lt; Bist Results for PLC0 RAM</span>
<a name="l02201"></a>02201 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02202"></a>02202 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02203"></a>02203     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a825c80f6fff9cabc70e8599ca72e265b">vwdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for VWDF RAMs</span>
<a name="l02204"></a>02204 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02205"></a>02205 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a72e36fb6b56e3486fd8d07a35e30af6b">reserved_11_11</a>               : 1;
<a name="l02207"></a>02207     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#adbe1f9df4a2dddef1dd2b937d0d2ec56">ilc</a>                          : 1;  <span class="comment">/**&lt; Bist Results for ILC RAM</span>
<a name="l02208"></a>02208 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02209"></a>02209 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02210"></a>02210     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#aac2be041840693c6577730325cc46583">vab_vwcf</a>                     : 1;  <span class="comment">/**&lt; Bist Results for VAB VWCF_MEM</span>
<a name="l02211"></a>02211 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02212"></a>02212 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02213"></a>02213     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a96dcc118f998db489863d97f49252b27">l2t</a>                          : 9;  <span class="comment">/**&lt; Bist Results for L2T (USE+8SET RAMs)</span>
<a name="l02214"></a>02214 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02215"></a>02215 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02216"></a>02216 <span class="preprocessor">#else</span>
<a name="l02217"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a96dcc118f998db489863d97f49252b27">02217</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a96dcc118f998db489863d97f49252b27">l2t</a>                          : 9;
<a name="l02218"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#aac2be041840693c6577730325cc46583">02218</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#aac2be041840693c6577730325cc46583">vab_vwcf</a>                     : 1;
<a name="l02219"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#adbe1f9df4a2dddef1dd2b937d0d2ec56">02219</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#adbe1f9df4a2dddef1dd2b937d0d2ec56">ilc</a>                          : 1;
<a name="l02220"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a72e36fb6b56e3486fd8d07a35e30af6b">02220</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a72e36fb6b56e3486fd8d07a35e30af6b">reserved_11_11</a>               : 1;
<a name="l02221"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a825c80f6fff9cabc70e8599ca72e265b">02221</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a825c80f6fff9cabc70e8599ca72e265b">vwdf</a>                         : 4;
<a name="l02222"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a07054e3dbb183580d0c98105b721e1c5">02222</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a07054e3dbb183580d0c98105b721e1c5">plc0</a>                         : 1;
<a name="l02223"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a8f734bcf03cf30fe28c04e2527bb09df">02223</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a8f734bcf03cf30fe28c04e2527bb09df">plc1</a>                         : 1;
<a name="l02224"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a260f0af13489b3c6903d5d600e21906f">02224</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a260f0af13489b3c6903d5d600e21906f">plc2</a>                         : 1;
<a name="l02225"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a6a0dd58eaa4c55ce117ef04fbbbaf28e">02225</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html#a6a0dd58eaa4c55ce117ef04fbbbaf28e">reserved_19_63</a>               : 45;
<a name="l02226"></a>02226 <span class="preprocessor">#endif</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst1.html#aff47471bc8f1fab9b7d9b17ef5dccdf9">cn52xx</a>;
<a name="l02228"></a><a class="code" href="unioncvmx__l2c__bst1.html#a5683e734cb1b31f8b2648cc8fe1d15a5">02228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn52xx.html">cvmx_l2c_bst1_cn52xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#a5683e734cb1b31f8b2648cc8fe1d15a5">cn52xxp1</a>;
<a name="l02229"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html">02229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html">cvmx_l2c_bst1_cn56xx</a> {
<a name="l02230"></a>02230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8567ebb0e624472d9e0c5b6936007887">reserved_24_63</a>               : 40;
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae6a1f282b490d4669e115721a5f942f1">plc2</a>                         : 1;  <span class="comment">/**&lt; Bist Results for LRF RAMs (ILC)</span>
<a name="l02233"></a>02233 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02234"></a>02234 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02235"></a>02235     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae5625393266d88d1a1868e19ae631b3c">plc1</a>                         : 1;  <span class="comment">/**&lt; Bist Results for LRF RAMs (ILC)</span>
<a name="l02236"></a>02236 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02237"></a>02237 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a70aa0e5816a9a700be11b8c9c3e0e289">plc0</a>                         : 1;  <span class="comment">/**&lt; Bist Results for LRF RAMs (ILC)</span>
<a name="l02239"></a>02239 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02240"></a>02240 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab27bbc730fd385ea51acbd8151fdb8a6">ilc</a>                          : 1;  <span class="comment">/**&lt; Bist Results for LRF RAMs (ILC)</span>
<a name="l02242"></a>02242 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02243"></a>02243 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#aa85791bdd5e050dce503193d4e0028f6">vwdf1</a>                        : 4;  <span class="comment">/**&lt; Bist Results for VWDF1 RAMs</span>
<a name="l02245"></a>02245 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02246"></a>02246 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8293e39b00dc5389c648fdffa6920799">vwdf0</a>                        : 4;  <span class="comment">/**&lt; Bist Results for VWDF0 RAMs</span>
<a name="l02248"></a>02248 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02249"></a>02249 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab7fe65d594025649f7f91a586d5947c4">vab_vwcf1</a>                    : 1;  <span class="comment">/**&lt; Bist Results for VAB VWCF1_MEM */</span>
<a name="l02251"></a>02251     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#acda9b364aa91d40e760ec93facf91b43">reserved_10_10</a>               : 1;
<a name="l02252"></a>02252     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a908a3a63b56a0149305cced3286569be">vab_vwcf0</a>                    : 1;  <span class="comment">/**&lt; Bist Results for VAB VWCF0_MEM</span>
<a name="l02253"></a>02253 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02254"></a>02254 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02255"></a>02255     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a54c4eb30c3dad61adacc8beff3dcc791">l2t</a>                          : 9;  <span class="comment">/**&lt; Bist Results for L2T (USE+8SET RAMs)</span>
<a name="l02256"></a>02256 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02257"></a>02257 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02258"></a>02258 <span class="preprocessor">#else</span>
<a name="l02259"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a54c4eb30c3dad61adacc8beff3dcc791">02259</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a54c4eb30c3dad61adacc8beff3dcc791">l2t</a>                          : 9;
<a name="l02260"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a908a3a63b56a0149305cced3286569be">02260</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a908a3a63b56a0149305cced3286569be">vab_vwcf0</a>                    : 1;
<a name="l02261"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#acda9b364aa91d40e760ec93facf91b43">02261</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#acda9b364aa91d40e760ec93facf91b43">reserved_10_10</a>               : 1;
<a name="l02262"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab7fe65d594025649f7f91a586d5947c4">02262</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab7fe65d594025649f7f91a586d5947c4">vab_vwcf1</a>                    : 1;
<a name="l02263"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8293e39b00dc5389c648fdffa6920799">02263</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8293e39b00dc5389c648fdffa6920799">vwdf0</a>                        : 4;
<a name="l02264"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#aa85791bdd5e050dce503193d4e0028f6">02264</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#aa85791bdd5e050dce503193d4e0028f6">vwdf1</a>                        : 4;
<a name="l02265"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab27bbc730fd385ea51acbd8151fdb8a6">02265</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ab27bbc730fd385ea51acbd8151fdb8a6">ilc</a>                          : 1;
<a name="l02266"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a70aa0e5816a9a700be11b8c9c3e0e289">02266</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a70aa0e5816a9a700be11b8c9c3e0e289">plc0</a>                         : 1;
<a name="l02267"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae5625393266d88d1a1868e19ae631b3c">02267</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae5625393266d88d1a1868e19ae631b3c">plc1</a>                         : 1;
<a name="l02268"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae6a1f282b490d4669e115721a5f942f1">02268</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#ae6a1f282b490d4669e115721a5f942f1">plc2</a>                         : 1;
<a name="l02269"></a><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8567ebb0e624472d9e0c5b6936007887">02269</a>     uint64_t <a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html#a8567ebb0e624472d9e0c5b6936007887">reserved_24_63</a>               : 40;
<a name="l02270"></a>02270 <span class="preprocessor">#endif</span>
<a name="l02271"></a>02271 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst1.html#a53bc658d53d2ba3f5b4d344d8b41774f">cn56xx</a>;
<a name="l02272"></a><a class="code" href="unioncvmx__l2c__bst1.html#a4fc9348ee0dc26c8683684304bfd988f">02272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn56xx.html">cvmx_l2c_bst1_cn56xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#a4fc9348ee0dc26c8683684304bfd988f">cn56xxp1</a>;
<a name="l02273"></a><a class="code" href="unioncvmx__l2c__bst1.html#ac29cfd1208483b6c7d403d87e487525a">02273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">cvmx_l2c_bst1_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#ac29cfd1208483b6c7d403d87e487525a">cn58xx</a>;
<a name="l02274"></a><a class="code" href="unioncvmx__l2c__bst1.html#a7c926b9be882ba69951bc9f3a304128c">02274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst1_1_1cvmx__l2c__bst1__cn38xx.html">cvmx_l2c_bst1_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst1.html#a7c926b9be882ba69951bc9f3a304128c">cn58xxp1</a>;
<a name="l02275"></a>02275 };
<a name="l02276"></a><a class="code" href="cvmx-l2c-defs_8h.html#a24b8cff53bd98934cd9653d5cbcb1dfd">02276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst1.html" title="cvmx_l2c_bst1">cvmx_l2c_bst1</a> <a class="code" href="unioncvmx__l2c__bst1.html" title="cvmx_l2c_bst1">cvmx_l2c_bst1_t</a>;
<a name="l02277"></a>02277 <span class="comment"></span>
<a name="l02278"></a>02278 <span class="comment">/**</span>
<a name="l02279"></a>02279 <span class="comment"> * cvmx_l2c_bst2</span>
<a name="l02280"></a>02280 <span class="comment"> *</span>
<a name="l02281"></a>02281 <span class="comment"> * L2C_BST2 = L2C BIST 2 CTL/STAT</span>
<a name="l02282"></a>02282 <span class="comment"> *</span>
<a name="l02283"></a>02283 <span class="comment"> */</span>
<a name="l02284"></a><a class="code" href="unioncvmx__l2c__bst2.html">02284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst2.html" title="cvmx_l2c_bst2">cvmx_l2c_bst2</a> {
<a name="l02285"></a><a class="code" href="unioncvmx__l2c__bst2.html#a7f1d85a0a3adc7cc8cff9fc1d091003f">02285</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst2.html#a7f1d85a0a3adc7cc8cff9fc1d091003f">u64</a>;
<a name="l02286"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html">02286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html">cvmx_l2c_bst2_s</a> {
<a name="l02287"></a>02287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02288"></a>02288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a20f20aca4cd329dd1e736458f13ec40b">reserved_16_63</a>               : 48;
<a name="l02289"></a>02289     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a366e9bd4c7c2b4ebcf49ffab594f29ea">mrb</a>                          : 4;  <span class="comment">/**&lt; Bist Results for MRB RAMs</span>
<a name="l02290"></a>02290 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02291"></a>02291 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02292"></a>02292     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a4df256261d421bbd47344e88d5c431d7">reserved_4_11</a>                : 8;
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a8ff3552b009d63c9adf2b5957699b63d">ipcbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB IPC RAM</span>
<a name="l02294"></a>02294 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02295"></a>02295     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a79036607b82b70455ea1cc2811aa3259">picbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB PIC RAM</span>
<a name="l02296"></a>02296 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a0673d6d06fbd7eade114954940e529dc">xrdmsk</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-MSK RAM</span>
<a name="l02298"></a>02298 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02299"></a>02299 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02300"></a>02300     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#aadceae16209d329e5054a4f128067050">xrddat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-DAT RAM</span>
<a name="l02301"></a>02301 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02302"></a>02302 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02303"></a>02303 <span class="preprocessor">#else</span>
<a name="l02304"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#aadceae16209d329e5054a4f128067050">02304</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#aadceae16209d329e5054a4f128067050">xrddat</a>                       : 1;
<a name="l02305"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a0673d6d06fbd7eade114954940e529dc">02305</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a0673d6d06fbd7eade114954940e529dc">xrdmsk</a>                       : 1;
<a name="l02306"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a79036607b82b70455ea1cc2811aa3259">02306</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a79036607b82b70455ea1cc2811aa3259">picbst</a>                       : 1;
<a name="l02307"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a8ff3552b009d63c9adf2b5957699b63d">02307</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a8ff3552b009d63c9adf2b5957699b63d">ipcbst</a>                       : 1;
<a name="l02308"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a4df256261d421bbd47344e88d5c431d7">02308</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a4df256261d421bbd47344e88d5c431d7">reserved_4_11</a>                : 8;
<a name="l02309"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a366e9bd4c7c2b4ebcf49ffab594f29ea">02309</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a366e9bd4c7c2b4ebcf49ffab594f29ea">mrb</a>                          : 4;
<a name="l02310"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a20f20aca4cd329dd1e736458f13ec40b">02310</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__s.html#a20f20aca4cd329dd1e736458f13ec40b">reserved_16_63</a>               : 48;
<a name="l02311"></a>02311 <span class="preprocessor">#endif</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst2.html#ad739f6a39cd1fd0f60bee2b031b2328b">s</a>;
<a name="l02313"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">02313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">cvmx_l2c_bst2_cn30xx</a> {
<a name="l02314"></a>02314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ab24ffaf5e996ef151ec1402b2b0acefd">reserved_16_63</a>               : 48;
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#afa730dbac497c056760953fe7c4a8e62">mrb</a>                          : 4;  <span class="comment">/**&lt; Bist Results for MRB RAMs</span>
<a name="l02317"></a>02317 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02318"></a>02318 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02319"></a>02319     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a7bd98c34c536f1763225c84abf2af5c2">rmdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for RMDF RAMs</span>
<a name="l02320"></a>02320 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02321"></a>02321 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02322"></a>02322     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ac4959cc3b4d3dbddfaef10563edba236">reserved_4_7</a>                 : 4;
<a name="l02323"></a>02323     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a0452e27e3b0612934e3e96333a543694">ipcbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB IPC RAM</span>
<a name="l02324"></a>02324 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02325"></a>02325 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02326"></a>02326     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a26bde3902703091b42bf5bfe4163aa08">reserved_2_2</a>                 : 1;
<a name="l02327"></a>02327     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a48a2c9a41903f037415bc6bdea3b6c7b">xrdmsk</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-MSK RAM</span>
<a name="l02328"></a>02328 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02329"></a>02329 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02330"></a>02330     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a2780a967d5ac2aeaeae5aa296675e328">xrddat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-DAT RAM</span>
<a name="l02331"></a>02331 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02332"></a>02332 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02333"></a>02333 <span class="preprocessor">#else</span>
<a name="l02334"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a2780a967d5ac2aeaeae5aa296675e328">02334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a2780a967d5ac2aeaeae5aa296675e328">xrddat</a>                       : 1;
<a name="l02335"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a48a2c9a41903f037415bc6bdea3b6c7b">02335</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a48a2c9a41903f037415bc6bdea3b6c7b">xrdmsk</a>                       : 1;
<a name="l02336"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a26bde3902703091b42bf5bfe4163aa08">02336</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a26bde3902703091b42bf5bfe4163aa08">reserved_2_2</a>                 : 1;
<a name="l02337"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a0452e27e3b0612934e3e96333a543694">02337</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a0452e27e3b0612934e3e96333a543694">ipcbst</a>                       : 1;
<a name="l02338"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ac4959cc3b4d3dbddfaef10563edba236">02338</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ac4959cc3b4d3dbddfaef10563edba236">reserved_4_7</a>                 : 4;
<a name="l02339"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a7bd98c34c536f1763225c84abf2af5c2">02339</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#a7bd98c34c536f1763225c84abf2af5c2">rmdf</a>                         : 4;
<a name="l02340"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#afa730dbac497c056760953fe7c4a8e62">02340</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#afa730dbac497c056760953fe7c4a8e62">mrb</a>                          : 4;
<a name="l02341"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ab24ffaf5e996ef151ec1402b2b0acefd">02341</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html#ab24ffaf5e996ef151ec1402b2b0acefd">reserved_16_63</a>               : 48;
<a name="l02342"></a>02342 <span class="preprocessor">#endif</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst2.html#aded67bef8036feb57f765c6b3f1f3bfe">cn30xx</a>;
<a name="l02344"></a><a class="code" href="unioncvmx__l2c__bst2.html#a37ea25ceb98c788f15576618936df55d">02344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">cvmx_l2c_bst2_cn30xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#a37ea25ceb98c788f15576618936df55d">cn31xx</a>;
<a name="l02345"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html">02345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html">cvmx_l2c_bst2_cn38xx</a> {
<a name="l02346"></a>02346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02347"></a>02347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a77429066f73bfcb2ec72ab83e1c1f941">reserved_16_63</a>               : 48;
<a name="l02348"></a>02348     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5f32bd80dfca8a4e74cc834dc5ec6975">mrb</a>                          : 4;  <span class="comment">/**&lt; Bist Results for MRB RAMs</span>
<a name="l02349"></a>02349 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02350"></a>02350 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02351"></a>02351     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a0f0944d5bbe93056f9a9cadf08f00a8d">rmdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for RMDF RAMs</span>
<a name="l02352"></a>02352 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02353"></a>02353 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02354"></a>02354     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#afbed0a57ee60c58edfdf053c6e30c283">rhdf</a>                         : 4;  <span class="comment">/**&lt; Bist Results for RHDF RAMs</span>
<a name="l02355"></a>02355 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02356"></a>02356 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02357"></a>02357     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a7deedce52702d42ad5ce05f9263cc7f4">ipcbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB IPC RAM</span>
<a name="l02358"></a>02358 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02359"></a>02359     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5d8ee66e02a12fe1980dbe9752ea1fa8">picbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB PIC RAM</span>
<a name="l02360"></a>02360 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02361"></a>02361     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#aafd5c2fcbedc0a0bef99978420e715cc">xrdmsk</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-MSK RAM</span>
<a name="l02362"></a>02362 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02363"></a>02363 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02364"></a>02364     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a8a3c8abeb5d9c7d34f86e373022952d1">xrddat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-DAT RAM</span>
<a name="l02365"></a>02365 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02366"></a>02366 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02367"></a>02367 <span class="preprocessor">#else</span>
<a name="l02368"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a8a3c8abeb5d9c7d34f86e373022952d1">02368</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a8a3c8abeb5d9c7d34f86e373022952d1">xrddat</a>                       : 1;
<a name="l02369"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#aafd5c2fcbedc0a0bef99978420e715cc">02369</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#aafd5c2fcbedc0a0bef99978420e715cc">xrdmsk</a>                       : 1;
<a name="l02370"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5d8ee66e02a12fe1980dbe9752ea1fa8">02370</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5d8ee66e02a12fe1980dbe9752ea1fa8">picbst</a>                       : 1;
<a name="l02371"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a7deedce52702d42ad5ce05f9263cc7f4">02371</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a7deedce52702d42ad5ce05f9263cc7f4">ipcbst</a>                       : 1;
<a name="l02372"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#afbed0a57ee60c58edfdf053c6e30c283">02372</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#afbed0a57ee60c58edfdf053c6e30c283">rhdf</a>                         : 4;
<a name="l02373"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a0f0944d5bbe93056f9a9cadf08f00a8d">02373</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a0f0944d5bbe93056f9a9cadf08f00a8d">rmdf</a>                         : 4;
<a name="l02374"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5f32bd80dfca8a4e74cc834dc5ec6975">02374</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a5f32bd80dfca8a4e74cc834dc5ec6975">mrb</a>                          : 4;
<a name="l02375"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a77429066f73bfcb2ec72ab83e1c1f941">02375</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html#a77429066f73bfcb2ec72ab83e1c1f941">reserved_16_63</a>               : 48;
<a name="l02376"></a>02376 <span class="preprocessor">#endif</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst2.html#a97f43dc280f6d424a6fce36077a89e13">cn38xx</a>;
<a name="l02378"></a><a class="code" href="unioncvmx__l2c__bst2.html#abc0fa07a4d3b9ad47c14648a707d168b">02378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn38xx.html">cvmx_l2c_bst2_cn38xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#abc0fa07a4d3b9ad47c14648a707d168b">cn38xxp2</a>;
<a name="l02379"></a><a class="code" href="unioncvmx__l2c__bst2.html#a78e8e0ea242fae3c0ebcbb29b49d824e">02379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">cvmx_l2c_bst2_cn30xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#a78e8e0ea242fae3c0ebcbb29b49d824e">cn50xx</a>;
<a name="l02380"></a><a class="code" href="unioncvmx__l2c__bst2.html#a30058b011ac2f393a67922a4e1c63ac4">02380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">cvmx_l2c_bst2_cn30xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#a30058b011ac2f393a67922a4e1c63ac4">cn52xx</a>;
<a name="l02381"></a><a class="code" href="unioncvmx__l2c__bst2.html#a564bd5cf67b9c885b98d2ef9e5ad5af6">02381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn30xx.html">cvmx_l2c_bst2_cn30xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#a564bd5cf67b9c885b98d2ef9e5ad5af6">cn52xxp1</a>;
<a name="l02382"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html">02382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html">cvmx_l2c_bst2_cn56xx</a> {
<a name="l02383"></a>02383 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a7163871678601fc294c77e4ce8876438">reserved_16_63</a>               : 48;
<a name="l02385"></a>02385     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#aee73c3a1e99b101ee726d5074df1c565">mrb</a>                          : 4;  <span class="comment">/**&lt; Bist Results for MRB RAMs</span>
<a name="l02386"></a>02386 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02387"></a>02387 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02388"></a>02388     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a188fd001a10981a63377fd5c47b16b0f">rmdb</a>                         : 4;  <span class="comment">/**&lt; Bist Results for RMDB RAMs</span>
<a name="l02389"></a>02389 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02390"></a>02390 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02391"></a>02391     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#adfd7b1f16d26018f83b777190e564e78">rhdb</a>                         : 4;  <span class="comment">/**&lt; Bist Results for RHDB RAMs</span>
<a name="l02392"></a>02392 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02393"></a>02393 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02394"></a>02394     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a6e86c43e8d115a5811a393d5b30a194b">ipcbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB IPC RAM</span>
<a name="l02395"></a>02395 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02396"></a>02396     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a9780bdaa350c481e29b9fd8c0e147598">picbst</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB PIC RAM</span>
<a name="l02397"></a>02397 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02398"></a>02398     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a094bf2cf1bfd79fd0e5468df6961f725">xrdmsk</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-MSK RAM</span>
<a name="l02399"></a>02399 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02400"></a>02400 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02401"></a>02401     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a3ace427999c273ea0f39f8d79502308c">xrddat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for RFB XRD-DAT RAM</span>
<a name="l02402"></a>02402 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l02403"></a>02403 <span class="comment">                                                         - 1: BAD */</span>
<a name="l02404"></a>02404 <span class="preprocessor">#else</span>
<a name="l02405"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a3ace427999c273ea0f39f8d79502308c">02405</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a3ace427999c273ea0f39f8d79502308c">xrddat</a>                       : 1;
<a name="l02406"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a094bf2cf1bfd79fd0e5468df6961f725">02406</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a094bf2cf1bfd79fd0e5468df6961f725">xrdmsk</a>                       : 1;
<a name="l02407"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a9780bdaa350c481e29b9fd8c0e147598">02407</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a9780bdaa350c481e29b9fd8c0e147598">picbst</a>                       : 1;
<a name="l02408"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a6e86c43e8d115a5811a393d5b30a194b">02408</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a6e86c43e8d115a5811a393d5b30a194b">ipcbst</a>                       : 1;
<a name="l02409"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#adfd7b1f16d26018f83b777190e564e78">02409</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#adfd7b1f16d26018f83b777190e564e78">rhdb</a>                         : 4;
<a name="l02410"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a188fd001a10981a63377fd5c47b16b0f">02410</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a188fd001a10981a63377fd5c47b16b0f">rmdb</a>                         : 4;
<a name="l02411"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#aee73c3a1e99b101ee726d5074df1c565">02411</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#aee73c3a1e99b101ee726d5074df1c565">mrb</a>                          : 4;
<a name="l02412"></a><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a7163871678601fc294c77e4ce8876438">02412</a>     uint64_t <a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html#a7163871678601fc294c77e4ce8876438">reserved_16_63</a>               : 48;
<a name="l02413"></a>02413 <span class="preprocessor">#endif</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst2.html#a38b098314159ee65c789165c8d083d51">cn56xx</a>;
<a name="l02415"></a><a class="code" href="unioncvmx__l2c__bst2.html#a4dbbf5e6d7d5c391185020e0e8aba6b7">02415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html">cvmx_l2c_bst2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#a4dbbf5e6d7d5c391185020e0e8aba6b7">cn56xxp1</a>;
<a name="l02416"></a><a class="code" href="unioncvmx__l2c__bst2.html#abe4e14cbf882b0a24827a83f3c87b22d">02416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html">cvmx_l2c_bst2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#abe4e14cbf882b0a24827a83f3c87b22d">cn58xx</a>;
<a name="l02417"></a><a class="code" href="unioncvmx__l2c__bst2.html#ad747a5a7859a66f3bbc6f062242be192">02417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst2_1_1cvmx__l2c__bst2__cn56xx.html">cvmx_l2c_bst2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__bst2.html#ad747a5a7859a66f3bbc6f062242be192">cn58xxp1</a>;
<a name="l02418"></a>02418 };
<a name="l02419"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7b97550c6b20909cebd45f76bbc9d67b">02419</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst2.html" title="cvmx_l2c_bst2">cvmx_l2c_bst2</a> <a class="code" href="unioncvmx__l2c__bst2.html" title="cvmx_l2c_bst2">cvmx_l2c_bst2_t</a>;
<a name="l02420"></a>02420 <span class="comment"></span>
<a name="l02421"></a>02421 <span class="comment">/**</span>
<a name="l02422"></a>02422 <span class="comment"> * cvmx_l2c_bst_mem#</span>
<a name="l02423"></a>02423 <span class="comment"> *</span>
<a name="l02424"></a>02424 <span class="comment"> * L2C_BST_MEM = L2C MEM BIST Status</span>
<a name="l02425"></a>02425 <span class="comment"> *</span>
<a name="l02426"></a>02426 <span class="comment"> *</span>
<a name="l02427"></a>02427 <span class="comment"> * Notes:</span>
<a name="l02428"></a>02428 <span class="comment"> * (1) CLEAR_BIST must be written to 1 before START_BIST is written to 1 using a separate CSR write.</span>
<a name="l02429"></a>02429 <span class="comment"> *</span>
<a name="l02430"></a>02430 <span class="comment"> * (2) CLEAR_BIST must not be changed after writing START_BIST to 1 until the BIST operation completes</span>
<a name="l02431"></a>02431 <span class="comment"> *     (indicated by START_BIST returning to 0) or operation is undefined.</span>
<a name="l02432"></a>02432 <span class="comment"> */</span>
<a name="l02433"></a><a class="code" href="unioncvmx__l2c__bst__memx.html">02433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__memx.html" title="cvmx_l2c_bst_mem#">cvmx_l2c_bst_memx</a> {
<a name="l02434"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a3bc9b9b86c826fc1a3aad64cee67d62b">02434</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst__memx.html#a3bc9b9b86c826fc1a3aad64cee67d62b">u64</a>;
<a name="l02435"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">02435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a> {
<a name="l02436"></a>02436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02437"></a>02437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a3dcfeb5542b568ac9d6222112461e503">start_bist</a>                   : 1;  <span class="comment">/**&lt; When written to 1, starts BIST.  Will read 1 until</span>
<a name="l02438"></a>02438 <span class="comment">                                                         BIST is complete (see Note). */</span>
<a name="l02439"></a>02439     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a47e92d18fd39eed66593b76419c31027">clear_bist</a>                   : 1;  <span class="comment">/**&lt; When BIST is triggered, run clear BIST (see Note) */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ad4bdb992bfcbe8d48533cd5e45758618">reserved_5_61</a>                : 57;
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ac60de8f6c7fdf93bf307a56f7a149b0a">rdffl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for RDF */</span>
<a name="l02442"></a>02442     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a270b6ff206e9edc2a3f100a498839b1d">vbffl</a>                        : 4;  <span class="comment">/**&lt; BIST failure status for VBF0-3 */</span>
<a name="l02443"></a>02443 <span class="preprocessor">#else</span>
<a name="l02444"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a270b6ff206e9edc2a3f100a498839b1d">02444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a270b6ff206e9edc2a3f100a498839b1d">vbffl</a>                        : 4;
<a name="l02445"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ac60de8f6c7fdf93bf307a56f7a149b0a">02445</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ac60de8f6c7fdf93bf307a56f7a149b0a">rdffl</a>                        : 1;
<a name="l02446"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ad4bdb992bfcbe8d48533cd5e45758618">02446</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#ad4bdb992bfcbe8d48533cd5e45758618">reserved_5_61</a>                : 57;
<a name="l02447"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a47e92d18fd39eed66593b76419c31027">02447</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a47e92d18fd39eed66593b76419c31027">clear_bist</a>                   : 1;
<a name="l02448"></a><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a3dcfeb5542b568ac9d6222112461e503">02448</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html#a3dcfeb5542b568ac9d6222112461e503">start_bist</a>                   : 1;
<a name="l02449"></a>02449 <span class="preprocessor">#endif</span>
<a name="l02450"></a>02450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst__memx.html#a457b55acfc78c72338a47dfda3f79086">s</a>;
<a name="l02451"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#aabcbc1dbd76cf9b799f545c479e2366d">02451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#aabcbc1dbd76cf9b799f545c479e2366d">cn61xx</a>;
<a name="l02452"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a53141fc05eaa993fa6159a50575751bf">02452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#a53141fc05eaa993fa6159a50575751bf">cn63xx</a>;
<a name="l02453"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a649068d280c98f301cadf64505adbb10">02453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#a649068d280c98f301cadf64505adbb10">cn63xxp1</a>;
<a name="l02454"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a3ce1ebc261e5ac742ec8cfedc48342c4">02454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#a3ce1ebc261e5ac742ec8cfedc48342c4">cn66xx</a>;
<a name="l02455"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a327395b80cb2c271c01273c11df01723">02455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#a327395b80cb2c271c01273c11df01723">cn68xx</a>;
<a name="l02456"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#ac610aa0ef21b9746e60bc38b428748a7">02456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#ac610aa0ef21b9746e60bc38b428748a7">cn68xxp1</a>;
<a name="l02457"></a><a class="code" href="unioncvmx__l2c__bst__memx.html#a2a914b63208132d106200b1ac35619a3">02457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__memx_1_1cvmx__l2c__bst__memx__s.html">cvmx_l2c_bst_memx_s</a>            <a class="code" href="unioncvmx__l2c__bst__memx.html#a2a914b63208132d106200b1ac35619a3">cnf71xx</a>;
<a name="l02458"></a>02458 };
<a name="l02459"></a><a class="code" href="cvmx-l2c-defs_8h.html#a51313ccbb9b7e76babf0640ca323fd46">02459</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__memx.html" title="cvmx_l2c_bst_mem#">cvmx_l2c_bst_memx</a> <a class="code" href="unioncvmx__l2c__bst__memx.html" title="cvmx_l2c_bst_mem#">cvmx_l2c_bst_memx_t</a>;
<a name="l02460"></a>02460 <span class="comment"></span>
<a name="l02461"></a>02461 <span class="comment">/**</span>
<a name="l02462"></a>02462 <span class="comment"> * cvmx_l2c_bst_tdt#</span>
<a name="l02463"></a>02463 <span class="comment"> *</span>
<a name="l02464"></a>02464 <span class="comment"> * L2C_BST_TDT = L2C TAD DaTa BIST Status</span>
<a name="l02465"></a>02465 <span class="comment"> *</span>
<a name="l02466"></a>02466 <span class="comment"> */</span>
<a name="l02467"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html">02467</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__tdtx.html" title="cvmx_l2c_bst_tdt#">cvmx_l2c_bst_tdtx</a> {
<a name="l02468"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#af0c82b23d7e52299898bd483e1de5271">02468</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst__tdtx.html#af0c82b23d7e52299898bd483e1de5271">u64</a>;
<a name="l02469"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">02469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a> {
<a name="l02470"></a>02470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ac758f2f6b5804e53ea4124e100ee8692">reserved_32_63</a>               : 32;
<a name="l02472"></a>02472     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ad1e9bb0201b0cee76ee46d007e716a75">fbfrspfl</a>                     : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 FBF RSP read port */</span>
<a name="l02473"></a>02473     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ae0caeedfb3941755b33c41defd89ea1c">sbffl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 SBF */</span>
<a name="l02474"></a>02474     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a8878361ad120b81632ada5c10975c6d7">fbffl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 FBF WRP read port */</span>
<a name="l02475"></a>02475     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a316fb632e20a1033485041545b377170">l2dfl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 L2D */</span>
<a name="l02476"></a>02476 <span class="preprocessor">#else</span>
<a name="l02477"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a316fb632e20a1033485041545b377170">02477</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a316fb632e20a1033485041545b377170">l2dfl</a>                        : 8;
<a name="l02478"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a8878361ad120b81632ada5c10975c6d7">02478</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#a8878361ad120b81632ada5c10975c6d7">fbffl</a>                        : 8;
<a name="l02479"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ae0caeedfb3941755b33c41defd89ea1c">02479</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ae0caeedfb3941755b33c41defd89ea1c">sbffl</a>                        : 8;
<a name="l02480"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ad1e9bb0201b0cee76ee46d007e716a75">02480</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ad1e9bb0201b0cee76ee46d007e716a75">fbfrspfl</a>                     : 8;
<a name="l02481"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ac758f2f6b5804e53ea4124e100ee8692">02481</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html#ac758f2f6b5804e53ea4124e100ee8692">reserved_32_63</a>               : 32;
<a name="l02482"></a>02482 <span class="preprocessor">#endif</span>
<a name="l02483"></a>02483 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst__tdtx.html#a9e84f1ed135249a737f2d3b2dca442d3">s</a>;
<a name="l02484"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#afe8d752b23ee4eb10953a0ff2af437d1">02484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#afe8d752b23ee4eb10953a0ff2af437d1">cn61xx</a>;
<a name="l02485"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#a841e01bebf2a769971a74df5ed9256af">02485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#a841e01bebf2a769971a74df5ed9256af">cn63xx</a>;
<a name="l02486"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html">02486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html">cvmx_l2c_bst_tdtx_cn63xxp1</a> {
<a name="l02487"></a>02487 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#a09200e8eb5a3700b631d94b75b5be379">reserved_24_63</a>               : 40;
<a name="l02489"></a>02489     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#aac31b24c4853bad889922ee245fad24b">sbffl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 SBF */</span>
<a name="l02490"></a>02490     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#af1de2d512bfb0def9a4d0cd0c22139e0">fbffl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 FBF */</span>
<a name="l02491"></a>02491     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#afeacfeb91595a3c815585467ca18c959">l2dfl</a>                        : 8;  <span class="comment">/**&lt; BIST failure status for quad 0-7 L2D */</span>
<a name="l02492"></a>02492 <span class="preprocessor">#else</span>
<a name="l02493"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#afeacfeb91595a3c815585467ca18c959">02493</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#afeacfeb91595a3c815585467ca18c959">l2dfl</a>                        : 8;
<a name="l02494"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#af1de2d512bfb0def9a4d0cd0c22139e0">02494</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#af1de2d512bfb0def9a4d0cd0c22139e0">fbffl</a>                        : 8;
<a name="l02495"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#aac31b24c4853bad889922ee245fad24b">02495</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#aac31b24c4853bad889922ee245fad24b">sbffl</a>                        : 8;
<a name="l02496"></a><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#a09200e8eb5a3700b631d94b75b5be379">02496</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__cn63xxp1.html#a09200e8eb5a3700b631d94b75b5be379">reserved_24_63</a>               : 40;
<a name="l02497"></a>02497 <span class="preprocessor">#endif</span>
<a name="l02498"></a>02498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst__tdtx.html#a8434530e2b7a85ba8d00f8df674af82d">cn63xxp1</a>;
<a name="l02499"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#a00b991b0cef2d5a774ea30258c0bf73a">02499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#a00b991b0cef2d5a774ea30258c0bf73a">cn66xx</a>;
<a name="l02500"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#afa40ec327cac0fd111d836803cd92d7c">02500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#afa40ec327cac0fd111d836803cd92d7c">cn68xx</a>;
<a name="l02501"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#a9e2bc5590a7ad36283b0ca8abf69c6ea">02501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#a9e2bc5590a7ad36283b0ca8abf69c6ea">cn68xxp1</a>;
<a name="l02502"></a><a class="code" href="unioncvmx__l2c__bst__tdtx.html#aae2fba1e3312c79cf49c602259882ca1">02502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__tdtx_1_1cvmx__l2c__bst__tdtx__s.html">cvmx_l2c_bst_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__bst__tdtx.html#aae2fba1e3312c79cf49c602259882ca1">cnf71xx</a>;
<a name="l02503"></a>02503 };
<a name="l02504"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3e7458e4402bc08d08a06860b7fe0579">02504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__tdtx.html" title="cvmx_l2c_bst_tdt#">cvmx_l2c_bst_tdtx</a> <a class="code" href="unioncvmx__l2c__bst__tdtx.html" title="cvmx_l2c_bst_tdt#">cvmx_l2c_bst_tdtx_t</a>;
<a name="l02505"></a>02505 <span class="comment"></span>
<a name="l02506"></a>02506 <span class="comment">/**</span>
<a name="l02507"></a>02507 <span class="comment"> * cvmx_l2c_bst_ttg#</span>
<a name="l02508"></a>02508 <span class="comment"> *</span>
<a name="l02509"></a>02509 <span class="comment"> * L2C_BST_TTG = L2C TAD TaG BIST Status</span>
<a name="l02510"></a>02510 <span class="comment"> *</span>
<a name="l02511"></a>02511 <span class="comment"> */</span>
<a name="l02512"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html">02512</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__ttgx.html" title="cvmx_l2c_bst_ttg#">cvmx_l2c_bst_ttgx</a> {
<a name="l02513"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#a3c5cd77f18839aae4cc89f96c8ad8d6b">02513</a>     uint64_t <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a3c5cd77f18839aae4cc89f96c8ad8d6b">u64</a>;
<a name="l02514"></a><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">02514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a> {
<a name="l02515"></a>02515 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02516"></a>02516 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#ae04b6f2d021182b393122ebf2e8ca6a5">reserved_17_63</a>               : 47;
<a name="l02517"></a>02517     uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#af0f5655993063f44e04aedf01196ea7a">lrufl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for tag LRU */</span>
<a name="l02518"></a>02518     uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#a963287883588d2b7d9562b6bb3d9d59a">tagfl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for tag ways 0-15 */</span>
<a name="l02519"></a>02519 <span class="preprocessor">#else</span>
<a name="l02520"></a><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#a963287883588d2b7d9562b6bb3d9d59a">02520</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#a963287883588d2b7d9562b6bb3d9d59a">tagfl</a>                        : 16;
<a name="l02521"></a><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#af0f5655993063f44e04aedf01196ea7a">02521</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#af0f5655993063f44e04aedf01196ea7a">lrufl</a>                        : 1;
<a name="l02522"></a><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#ae04b6f2d021182b393122ebf2e8ca6a5">02522</a>     uint64_t <a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html#ae04b6f2d021182b393122ebf2e8ca6a5">reserved_17_63</a>               : 47;
<a name="l02523"></a>02523 <span class="preprocessor">#endif</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a439161bd552960b7670133622c6460dc">s</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#affba4ef5072f37579b89403c82a7be15">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#affba4ef5072f37579b89403c82a7be15">cn61xx</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#a0625d6b08ff6785134fec979ec2627b9">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a0625d6b08ff6785134fec979ec2627b9">cn63xx</a>;
<a name="l02527"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#a794033eef7f5cedd9cf64ae7c77011c0">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a794033eef7f5cedd9cf64ae7c77011c0">cn63xxp1</a>;
<a name="l02528"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#abad8ac9fddfcf402b32ebcb4ea284f04">02528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#abad8ac9fddfcf402b32ebcb4ea284f04">cn66xx</a>;
<a name="l02529"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#a77744da559dec929af350f95a49d1fef">02529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a77744da559dec929af350f95a49d1fef">cn68xx</a>;
<a name="l02530"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#acf0019dc2c1411319d32aca60928b7da">02530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#acf0019dc2c1411319d32aca60928b7da">cn68xxp1</a>;
<a name="l02531"></a><a class="code" href="unioncvmx__l2c__bst__ttgx.html#a7d2d305c9a28c8f33c057a661ebff368">02531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__bst__ttgx_1_1cvmx__l2c__bst__ttgx__s.html">cvmx_l2c_bst_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__bst__ttgx.html#a7d2d305c9a28c8f33c057a661ebff368">cnf71xx</a>;
<a name="l02532"></a>02532 };
<a name="l02533"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7a0507a9352310dd20f51f9319869e34">02533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__bst__ttgx.html" title="cvmx_l2c_bst_ttg#">cvmx_l2c_bst_ttgx</a> <a class="code" href="unioncvmx__l2c__bst__ttgx.html" title="cvmx_l2c_bst_ttg#">cvmx_l2c_bst_ttgx_t</a>;
<a name="l02534"></a>02534 <span class="comment"></span>
<a name="l02535"></a>02535 <span class="comment">/**</span>
<a name="l02536"></a>02536 <span class="comment"> * cvmx_l2c_cbc#_bist_status</span>
<a name="l02537"></a>02537 <span class="comment"> */</span>
<a name="l02538"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html">02538</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html" title="cvmx_l2c_cbc::_bist_status">cvmx_l2c_cbcx_bist_status</a> {
<a name="l02539"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a3c287f4e9cb6ac4d4fbf7e2395d092d3">02539</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a3c287f4e9cb6ac4d4fbf7e2395d092d3">u64</a>;
<a name="l02540"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html">02540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html">cvmx_l2c_cbcx_bist_status_s</a> {
<a name="l02541"></a>02541 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#ae34b69fd1a87f8718ad5a95f005f022a">reserved_32_63</a>               : 32;
<a name="l02543"></a>02543     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#a53467b894022a4a0b30d696a97377656">rsdfl</a>                        : 32; <span class="comment">/**&lt; BIST failure status for RSDQW0-31. */</span>
<a name="l02544"></a>02544 <span class="preprocessor">#else</span>
<a name="l02545"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#a53467b894022a4a0b30d696a97377656">02545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#a53467b894022a4a0b30d696a97377656">rsdfl</a>                        : 32;
<a name="l02546"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#ae34b69fd1a87f8718ad5a95f005f022a">02546</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__s.html#ae34b69fd1a87f8718ad5a95f005f022a">reserved_32_63</a>               : 32;
<a name="l02547"></a>02547 <span class="preprocessor">#endif</span>
<a name="l02548"></a>02548 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a9f03a100a2d6424d3d3d561cedc9487e">s</a>;
<a name="l02549"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html">02549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html">cvmx_l2c_cbcx_bist_status_cn70xx</a> {
<a name="l02550"></a>02550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a985ec9de35b83d1eec55dbd252a1291b">reserved_34_63</a>               : 30;
<a name="l02552"></a>02552     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a54da231054fd82ceb312ef35f795487a">ioccmdfl</a>                     : 2;  <span class="comment">/**&lt; BIST failure status for IOCCMD0-1. */</span>
<a name="l02553"></a>02553     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a35aebd58e44608dee936e9d152e97d94">rsdfl</a>                        : 32; <span class="comment">/**&lt; BIST failure status for RSDQW0-31. */</span>
<a name="l02554"></a>02554 <span class="preprocessor">#else</span>
<a name="l02555"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a35aebd58e44608dee936e9d152e97d94">02555</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a35aebd58e44608dee936e9d152e97d94">rsdfl</a>                        : 32;
<a name="l02556"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a54da231054fd82ceb312ef35f795487a">02556</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a54da231054fd82ceb312ef35f795487a">ioccmdfl</a>                     : 2;
<a name="l02557"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a985ec9de35b83d1eec55dbd252a1291b">02557</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html#a985ec9de35b83d1eec55dbd252a1291b">reserved_34_63</a>               : 30;
<a name="l02558"></a>02558 <span class="preprocessor">#endif</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#ae7138456508e088742a330b97d319777">cn70xx</a>;
<a name="l02560"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a2bb3bc61f6a49bba4cfc83ed1e13cb8e">02560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn70xx.html">cvmx_l2c_cbcx_bist_status_cn70xx</a> <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a2bb3bc61f6a49bba4cfc83ed1e13cb8e">cn70xxp1</a>;
<a name="l02561"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html">02561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html">cvmx_l2c_cbcx_bist_status_cn73xx</a> {
<a name="l02562"></a>02562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a73cc77412386aeae8c472afa1a406879">reserved_37_63</a>               : 27;
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a183044d4fdcf8f7b6eba153e03b771fa">mibfl</a>                        : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a9589c17dcde5cd427f3a6dd34210fd5c">rsdfl</a>                        : 32; <span class="comment">/**&lt; BIST failure status for RSDQW0-31. */</span>
<a name="l02566"></a>02566 <span class="preprocessor">#else</span>
<a name="l02567"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a9589c17dcde5cd427f3a6dd34210fd5c">02567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a9589c17dcde5cd427f3a6dd34210fd5c">rsdfl</a>                        : 32;
<a name="l02568"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a183044d4fdcf8f7b6eba153e03b771fa">02568</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a183044d4fdcf8f7b6eba153e03b771fa">mibfl</a>                        : 5;
<a name="l02569"></a><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a73cc77412386aeae8c472afa1a406879">02569</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html#a73cc77412386aeae8c472afa1a406879">reserved_37_63</a>               : 27;
<a name="l02570"></a>02570 <span class="preprocessor">#endif</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a672e1462bab2a0a367af23fc0c154a22">cn73xx</a>;
<a name="l02572"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#aaaa5cc7075f83a146a65ba36dc303f42">02572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html">cvmx_l2c_cbcx_bist_status_cn73xx</a> <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#aaaa5cc7075f83a146a65ba36dc303f42">cn78xx</a>;
<a name="l02573"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#af714ad0babf1061f974380f5dd087ccf">02573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html">cvmx_l2c_cbcx_bist_status_cn73xx</a> <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#af714ad0babf1061f974380f5dd087ccf">cn78xxp1</a>;
<a name="l02574"></a><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a7e527b1ac53bda8ff9c721436e30e477">02574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__bist__status_1_1cvmx__l2c__cbcx__bist__status__cn73xx.html">cvmx_l2c_cbcx_bist_status_cn73xx</a> <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html#a7e527b1ac53bda8ff9c721436e30e477">cnf75xx</a>;
<a name="l02575"></a>02575 };
<a name="l02576"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9b88fbbab26bd5195a24f39cc387a18e">02576</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__bist__status.html" title="cvmx_l2c_cbc::_bist_status">cvmx_l2c_cbcx_bist_status</a> <a class="code" href="unioncvmx__l2c__cbcx__bist__status.html" title="cvmx_l2c_cbc::_bist_status">cvmx_l2c_cbcx_bist_status_t</a>;
<a name="l02577"></a>02577 <span class="comment"></span>
<a name="l02578"></a>02578 <span class="comment">/**</span>
<a name="l02579"></a>02579 <span class="comment"> * cvmx_l2c_cbc#_dll</span>
<a name="l02580"></a>02580 <span class="comment"> *</span>
<a name="l02581"></a>02581 <span class="comment"> * Register for DLL observability.</span>
<a name="l02582"></a>02582 <span class="comment"> *</span>
<a name="l02583"></a>02583 <span class="comment"> */</span>
<a name="l02584"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html">02584</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__dll.html" title="cvmx_l2c_cbc::_dll">cvmx_l2c_cbcx_dll</a> {
<a name="l02585"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html#a9a118147b4794850ac56cdc48a5d646c">02585</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__dll.html#a9a118147b4794850ac56cdc48a5d646c">u64</a>;
<a name="l02586"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">02586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">cvmx_l2c_cbcx_dll_s</a> {
<a name="l02587"></a>02587 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a57306327ded845ba71a88b2503b7ea2d">reserved_36_63</a>               : 28;
<a name="l02589"></a>02589     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a4ca76cebe6d8f9d88df15d9add6d315c">pd_pos_rclk_refclk</a>           : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a2f75aabae0d379cf0f5e81471ae53841">pdl_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l02591"></a>02591     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#af5e3205742fe4b37b415584dafff0a47">pdr_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l02592"></a>02592     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#abd427560f3d911e54b98898fc093ce6e">clk_invert</a>                   : 1;  <span class="comment">/**&lt; Clock invert. */</span>
<a name="l02593"></a>02593     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a5f732d17e4c2cd3f32b46bbbcaabf6ac">dly_elem_enable</a>              : 16; <span class="comment">/**&lt; Delay element enable. */</span>
<a name="l02594"></a>02594     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a9fc41fce1b1bca5262722868a6c3e880">dll_setting</a>                  : 12; <span class="comment">/**&lt; DLL setting. */</span>
<a name="l02595"></a>02595     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a1ae0081de424ca9982149d661670a2dc">dll_state</a>                    : 3;  <span class="comment">/**&lt; DLL state. */</span>
<a name="l02596"></a>02596     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#ad053bdc348d1a1362393a5a473d8df23">dll_lock</a>                     : 1;  <span class="comment">/**&lt; DLL locked. */</span>
<a name="l02597"></a>02597 <span class="preprocessor">#else</span>
<a name="l02598"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#ad053bdc348d1a1362393a5a473d8df23">02598</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#ad053bdc348d1a1362393a5a473d8df23">dll_lock</a>                     : 1;
<a name="l02599"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a1ae0081de424ca9982149d661670a2dc">02599</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a1ae0081de424ca9982149d661670a2dc">dll_state</a>                    : 3;
<a name="l02600"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a9fc41fce1b1bca5262722868a6c3e880">02600</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a9fc41fce1b1bca5262722868a6c3e880">dll_setting</a>                  : 12;
<a name="l02601"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a5f732d17e4c2cd3f32b46bbbcaabf6ac">02601</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a5f732d17e4c2cd3f32b46bbbcaabf6ac">dly_elem_enable</a>              : 16;
<a name="l02602"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#abd427560f3d911e54b98898fc093ce6e">02602</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#abd427560f3d911e54b98898fc093ce6e">clk_invert</a>                   : 1;
<a name="l02603"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#af5e3205742fe4b37b415584dafff0a47">02603</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#af5e3205742fe4b37b415584dafff0a47">pdr_rclk_refclk</a>              : 1;
<a name="l02604"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a2f75aabae0d379cf0f5e81471ae53841">02604</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a2f75aabae0d379cf0f5e81471ae53841">pdl_rclk_refclk</a>              : 1;
<a name="l02605"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a4ca76cebe6d8f9d88df15d9add6d315c">02605</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a4ca76cebe6d8f9d88df15d9add6d315c">pd_pos_rclk_refclk</a>           : 1;
<a name="l02606"></a><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a57306327ded845ba71a88b2503b7ea2d">02606</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html#a57306327ded845ba71a88b2503b7ea2d">reserved_36_63</a>               : 28;
<a name="l02607"></a>02607 <span class="preprocessor">#endif</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__dll.html#acb08f753ff4dbadad5538c6af5202df5">s</a>;
<a name="l02609"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html#a307df52d2caa37b0fbf8f9479e19fd3e">02609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">cvmx_l2c_cbcx_dll_s</a>            <a class="code" href="unioncvmx__l2c__cbcx__dll.html#a307df52d2caa37b0fbf8f9479e19fd3e">cn73xx</a>;
<a name="l02610"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html#a24c82af0614ccdecf4b59c8e6eda01ab">02610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">cvmx_l2c_cbcx_dll_s</a>            <a class="code" href="unioncvmx__l2c__cbcx__dll.html#a24c82af0614ccdecf4b59c8e6eda01ab">cn78xx</a>;
<a name="l02611"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html#adf3945eb3e89e0ca0636fc2c661e6332">02611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">cvmx_l2c_cbcx_dll_s</a>            <a class="code" href="unioncvmx__l2c__cbcx__dll.html#adf3945eb3e89e0ca0636fc2c661e6332">cn78xxp1</a>;
<a name="l02612"></a><a class="code" href="unioncvmx__l2c__cbcx__dll.html#a0c183ff56d34aa3c0d82b59eea92d9f3">02612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__dll_1_1cvmx__l2c__cbcx__dll__s.html">cvmx_l2c_cbcx_dll_s</a>            <a class="code" href="unioncvmx__l2c__cbcx__dll.html#a0c183ff56d34aa3c0d82b59eea92d9f3">cnf75xx</a>;
<a name="l02613"></a>02613 };
<a name="l02614"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3d3b636b6ba562ee9430df4ae8552fbb">02614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__dll.html" title="cvmx_l2c_cbc::_dll">cvmx_l2c_cbcx_dll</a> <a class="code" href="unioncvmx__l2c__cbcx__dll.html" title="cvmx_l2c_cbc::_dll">cvmx_l2c_cbcx_dll_t</a>;
<a name="l02615"></a>02615 <span class="comment"></span>
<a name="l02616"></a>02616 <span class="comment">/**</span>
<a name="l02617"></a>02617 <span class="comment"> * cvmx_l2c_cbc#_holeerr</span>
<a name="l02618"></a>02618 <span class="comment"> *</span>
<a name="l02619"></a>02619 <span class="comment"> * This register records error information for HOLE* interrupts. The first HOLEWR error locks the</span>
<a name="l02620"></a>02620 <span class="comment"> * register until the logged error type is cleared; HOLERD never locks the register.</span>
<a name="l02621"></a>02621 <span class="comment"> */</span>
<a name="l02622"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html">02622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html" title="cvmx_l2c_cbc::_holeerr">cvmx_l2c_cbcx_holeerr</a> {
<a name="l02623"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#aaadf8f816c87d89844cd271ccc896b82">02623</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#aaadf8f816c87d89844cd271ccc896b82">u64</a>;
<a name="l02624"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">02624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">cvmx_l2c_cbcx_holeerr_s</a> {
<a name="l02625"></a>02625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a295ced40b2373c23fa36e03dbe4ab96a">holerd</a>                       : 1;  <span class="comment">/**&lt; Logged information is for a HOLERD error. */</span>
<a name="l02627"></a>02627     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a2137591a4b21e43ff23c1e22553a12aa">holewr</a>                       : 1;  <span class="comment">/**&lt; Logged information is for a HOLEWR error. */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a712db9fbb7d4d30c596c4627917fbe65">reserved_59_61</a>               : 3;
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#af04b3a507ebe8424367e77fd63dee647">cmd</a>                          : 8;  <span class="comment">/**&lt; Encoding of XMC command causing error. */</span>
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#ade4361777a7bcc5022c156a6947ff62a">source</a>                       : 7;  <span class="comment">/**&lt; XMC &apos;source&apos; of request causing error. If SOURCE&lt;6&gt;==0, then SOURCE&lt;5:0&gt; is PPID, else</span>
<a name="l02631"></a>02631 <span class="comment">                                                         SOURCE&lt;3:0&gt; is BUSID of the IOB which made the request. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a7176b400461c923846c546ab3b0e3bc5">node</a>                         : 4;  <span class="comment">/**&lt; CCPI is not present. Should always read 0. */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#aaca984717d0bb0c26e23b7b527e99489">addr</a>                         : 40; <span class="comment">/**&lt; XMC address causing the error. This field is the physical address after hole removal and</span>
<a name="l02634"></a>02634 <span class="comment">                                                         index aliasing (if enabled). (The hole is between DR0 and DR1. Remove the hole by</span>
<a name="l02635"></a>02635 <span class="comment">                                                         subtracting 256MB from all L2/DRAM physical addresses &gt;= 512 MB.) */</span>
<a name="l02636"></a>02636 <span class="preprocessor">#else</span>
<a name="l02637"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#aaca984717d0bb0c26e23b7b527e99489">02637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#aaca984717d0bb0c26e23b7b527e99489">addr</a>                         : 40;
<a name="l02638"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a7176b400461c923846c546ab3b0e3bc5">02638</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a7176b400461c923846c546ab3b0e3bc5">node</a>                         : 4;
<a name="l02639"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#ade4361777a7bcc5022c156a6947ff62a">02639</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#ade4361777a7bcc5022c156a6947ff62a">source</a>                       : 7;
<a name="l02640"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#af04b3a507ebe8424367e77fd63dee647">02640</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#af04b3a507ebe8424367e77fd63dee647">cmd</a>                          : 8;
<a name="l02641"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a712db9fbb7d4d30c596c4627917fbe65">02641</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a712db9fbb7d4d30c596c4627917fbe65">reserved_59_61</a>               : 3;
<a name="l02642"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a2137591a4b21e43ff23c1e22553a12aa">02642</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a2137591a4b21e43ff23c1e22553a12aa">holewr</a>                       : 1;
<a name="l02643"></a><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a295ced40b2373c23fa36e03dbe4ab96a">02643</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html#a295ced40b2373c23fa36e03dbe4ab96a">holerd</a>                       : 1;
<a name="l02644"></a>02644 <span class="preprocessor">#endif</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#ad5c9fec7a5344d194f32821f79bd6abe">s</a>;
<a name="l02646"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a5ab46c18935ee06a965a9866177a8bf8">02646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">cvmx_l2c_cbcx_holeerr_s</a>        <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a5ab46c18935ee06a965a9866177a8bf8">cn73xx</a>;
<a name="l02647"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#aaa1b0a312ed9654dc9038e51f4e37fc4">02647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">cvmx_l2c_cbcx_holeerr_s</a>        <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#aaa1b0a312ed9654dc9038e51f4e37fc4">cn78xx</a>;
<a name="l02648"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a7ef92c1bf103ad1b8001a36a3952e021">02648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">cvmx_l2c_cbcx_holeerr_s</a>        <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a7ef92c1bf103ad1b8001a36a3952e021">cn78xxp1</a>;
<a name="l02649"></a><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a75f313def6778a1e315f7852b35265df">02649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__holeerr_1_1cvmx__l2c__cbcx__holeerr__s.html">cvmx_l2c_cbcx_holeerr_s</a>        <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html#a75f313def6778a1e315f7852b35265df">cnf75xx</a>;
<a name="l02650"></a>02650 };
<a name="l02651"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab2d3e7546abb73b876636e79069afecf">02651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__holeerr.html" title="cvmx_l2c_cbc::_holeerr">cvmx_l2c_cbcx_holeerr</a> <a class="code" href="unioncvmx__l2c__cbcx__holeerr.html" title="cvmx_l2c_cbc::_holeerr">cvmx_l2c_cbcx_holeerr_t</a>;
<a name="l02652"></a>02652 <span class="comment"></span>
<a name="l02653"></a>02653 <span class="comment">/**</span>
<a name="l02654"></a>02654 <span class="comment"> * cvmx_l2c_cbc#_int</span>
<a name="l02655"></a>02655 <span class="comment"> *</span>
<a name="l02656"></a>02656 <span class="comment"> * This register is for CBC-based interrupts.</span>
<a name="l02657"></a>02657 <span class="comment"> *</span>
<a name="l02658"></a>02658 <span class="comment"> */</span>
<a name="l02659"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html">02659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__int.html" title="cvmx_l2c_cbc::_int">cvmx_l2c_cbcx_int</a> {
<a name="l02660"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html#a53a766f018f25fca6794cf2962e70a57">02660</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__int.html#a53a766f018f25fca6794cf2962e70a57">u64</a>;
<a name="l02661"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html">cvmx_l2c_cbcx_int_s</a> {
<a name="l02662"></a>02662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9edc382a21e8672f631b73b54a124345">reserved_10_63</a>               : 54;
<a name="l02664"></a>02664     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#ac31349d3a2e22d972bf8785f8c74b02b">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred. */</span>
<a name="l02665"></a>02665     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#af89f31b240871db5e3eb8d8edb169c29">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred. */</span>
<a name="l02666"></a>02666     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acb8418df44c17d6852f70eb16a7520c1">iowrdisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02667"></a>02667     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acaeef10126723327bbc73f1aeb737f69">iorddisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a6b18ed5f730b48064510b4a5ed8e4acb">mibdbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02669"></a>02669     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#afc149223029b1332f15de7a141949050">mibsbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02670"></a>02670     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a748ae83c8d5c49e8a4aa400873b4550c">ioccmddbe</a>                    : 1;  <span class="comment">/**&lt; IOCCMD double-bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information. */</span>
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9226eb4581cb47f70e023c143fdc6977">ioccmdsbe</a>                    : 1;  <span class="comment">/**&lt; IOCCMD single-bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information. */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#abc0f5e067f6213dabd96a5ed901be5bf">rsddbe</a>                       : 1;  <span class="comment">/**&lt; RSD double-bit error occurred. See L2C_CBC()_RSDERR for logged information. */</span>
<a name="l02673"></a>02673     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a16f9097fb8dad0b2524769c91cb5a02d">rsdsbe</a>                       : 1;  <span class="comment">/**&lt; RSD single-bit error occurred. See L2C_CBC()_RSDERR for logged information. */</span>
<a name="l02674"></a>02674 <span class="preprocessor">#else</span>
<a name="l02675"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a16f9097fb8dad0b2524769c91cb5a02d">02675</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a16f9097fb8dad0b2524769c91cb5a02d">rsdsbe</a>                       : 1;
<a name="l02676"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#abc0f5e067f6213dabd96a5ed901be5bf">02676</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#abc0f5e067f6213dabd96a5ed901be5bf">rsddbe</a>                       : 1;
<a name="l02677"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9226eb4581cb47f70e023c143fdc6977">02677</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9226eb4581cb47f70e023c143fdc6977">ioccmdsbe</a>                    : 1;
<a name="l02678"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a748ae83c8d5c49e8a4aa400873b4550c">02678</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a748ae83c8d5c49e8a4aa400873b4550c">ioccmddbe</a>                    : 1;
<a name="l02679"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#afc149223029b1332f15de7a141949050">02679</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#afc149223029b1332f15de7a141949050">mibsbe</a>                       : 1;
<a name="l02680"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a6b18ed5f730b48064510b4a5ed8e4acb">02680</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a6b18ed5f730b48064510b4a5ed8e4acb">mibdbe</a>                       : 1;
<a name="l02681"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acaeef10126723327bbc73f1aeb737f69">02681</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acaeef10126723327bbc73f1aeb737f69">iorddisoci</a>                   : 1;
<a name="l02682"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acb8418df44c17d6852f70eb16a7520c1">02682</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#acb8418df44c17d6852f70eb16a7520c1">iowrdisoci</a>                   : 1;
<a name="l02683"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#af89f31b240871db5e3eb8d8edb169c29">02683</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#af89f31b240871db5e3eb8d8edb169c29">holewr</a>                       : 1;
<a name="l02684"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#ac31349d3a2e22d972bf8785f8c74b02b">02684</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#ac31349d3a2e22d972bf8785f8c74b02b">holerd</a>                       : 1;
<a name="l02685"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9edc382a21e8672f631b73b54a124345">02685</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__s.html#a9edc382a21e8672f631b73b54a124345">reserved_10_63</a>               : 54;
<a name="l02686"></a>02686 <span class="preprocessor">#endif</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__int.html#a625a51b6cf086e7332d2203fcd9c2c9a">s</a>;
<a name="l02688"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html">02688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html">cvmx_l2c_cbcx_int_cn70xx</a> {
<a name="l02689"></a>02689 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#aa9018736d531b850f1e516e84d4ace28">reserved_4_63</a>                : 60;
<a name="l02691"></a>02691     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a3b83a7f7de6973f2b3f43eb88b5e252d">ioccmddbe</a>                    : 1;  <span class="comment">/**&lt; IOCCMD double-bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information. */</span>
<a name="l02692"></a>02692     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a96b3920ca9de1c67af514079613dd6c0">ioccmdsbe</a>                    : 1;  <span class="comment">/**&lt; IOCCMD single-bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information. */</span>
<a name="l02693"></a>02693     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a90d05b354ca492935e99df118437c823">rsddbe</a>                       : 1;  <span class="comment">/**&lt; RSD double-bit error occurred. See L2C_CBC()_RSDERR for logged information. */</span>
<a name="l02694"></a>02694     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#ab9d99c6d22d22e83865fa9b832c18ad1">rsdsbe</a>                       : 1;  <span class="comment">/**&lt; RSD single-bit error occurred. See L2C_CBC()_RSDERR for logged information. */</span>
<a name="l02695"></a>02695 <span class="preprocessor">#else</span>
<a name="l02696"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#ab9d99c6d22d22e83865fa9b832c18ad1">02696</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#ab9d99c6d22d22e83865fa9b832c18ad1">rsdsbe</a>                       : 1;
<a name="l02697"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a90d05b354ca492935e99df118437c823">02697</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a90d05b354ca492935e99df118437c823">rsddbe</a>                       : 1;
<a name="l02698"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a96b3920ca9de1c67af514079613dd6c0">02698</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a96b3920ca9de1c67af514079613dd6c0">ioccmdsbe</a>                    : 1;
<a name="l02699"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a3b83a7f7de6973f2b3f43eb88b5e252d">02699</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#a3b83a7f7de6973f2b3f43eb88b5e252d">ioccmddbe</a>                    : 1;
<a name="l02700"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#aa9018736d531b850f1e516e84d4ace28">02700</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html#aa9018736d531b850f1e516e84d4ace28">reserved_4_63</a>                : 60;
<a name="l02701"></a>02701 <span class="preprocessor">#endif</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__int.html#a314cacce3ee2e8e7808a99def27bd873">cn70xx</a>;
<a name="l02703"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html#a50120114bea2bf12aa5a5df1f25fa821">02703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn70xx.html">cvmx_l2c_cbcx_int_cn70xx</a>       <a class="code" href="unioncvmx__l2c__cbcx__int.html#a50120114bea2bf12aa5a5df1f25fa821">cn70xxp1</a>;
<a name="l02704"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html">02704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html">cvmx_l2c_cbcx_int_cn73xx</a> {
<a name="l02705"></a>02705 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a374893efaf81ca1d3f4a4ccd82904908">reserved_10_63</a>               : 54;
<a name="l02707"></a>02707     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9eda0e428027fc2bd90436a0ad5bb9a6">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred. */</span>
<a name="l02708"></a>02708     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9a97bd36449657b7aff56e26a4dba0f6">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred. */</span>
<a name="l02709"></a>02709     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa088d47ab8bc4d5f6437b79c3694cec9">iowrdisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02710"></a>02710     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aea6a86d14e97c27e89b70d9be0c5ddba">iorddisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02711"></a>02711     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a3f6d564d686d067d3f993843e957fec0">mibdbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02712"></a>02712     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#adb9e3351cd962200817916644277f3e2">mibsbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02713"></a>02713     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a2a579e8c269fb3c483069c63aece768d">reserved_2_3</a>                 : 2;
<a name="l02714"></a>02714     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a60ce1cac299ba61c6e231418880436b7">rsddbe</a>                       : 1;  <span class="comment">/**&lt; RSD double-bit error occurred. See L2C_CBC()_RSDERR for logged information.</span>
<a name="l02715"></a>02715 <span class="comment">                                                         An indication of a hardware failure and may be considered fatal. */</span>
<a name="l02716"></a>02716     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa87deb2d7db916d9a6b13b4d7f4bc769">rsdsbe</a>                       : 1;  <span class="comment">/**&lt; RSD single-bit error occurred. See L2C_CBC()_RSDERR for logged</span>
<a name="l02717"></a>02717 <span class="comment">                                                         information. Hardware automatically corrected the error. Software may choose to</span>
<a name="l02718"></a>02718 <span class="comment">                                                         count the number of these single-bit errors. */</span>
<a name="l02719"></a>02719 <span class="preprocessor">#else</span>
<a name="l02720"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa87deb2d7db916d9a6b13b4d7f4bc769">02720</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa87deb2d7db916d9a6b13b4d7f4bc769">rsdsbe</a>                       : 1;
<a name="l02721"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a60ce1cac299ba61c6e231418880436b7">02721</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a60ce1cac299ba61c6e231418880436b7">rsddbe</a>                       : 1;
<a name="l02722"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a2a579e8c269fb3c483069c63aece768d">02722</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a2a579e8c269fb3c483069c63aece768d">reserved_2_3</a>                 : 2;
<a name="l02723"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#adb9e3351cd962200817916644277f3e2">02723</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#adb9e3351cd962200817916644277f3e2">mibsbe</a>                       : 1;
<a name="l02724"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a3f6d564d686d067d3f993843e957fec0">02724</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a3f6d564d686d067d3f993843e957fec0">mibdbe</a>                       : 1;
<a name="l02725"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aea6a86d14e97c27e89b70d9be0c5ddba">02725</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aea6a86d14e97c27e89b70d9be0c5ddba">iorddisoci</a>                   : 1;
<a name="l02726"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa088d47ab8bc4d5f6437b79c3694cec9">02726</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#aa088d47ab8bc4d5f6437b79c3694cec9">iowrdisoci</a>                   : 1;
<a name="l02727"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9a97bd36449657b7aff56e26a4dba0f6">02727</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9a97bd36449657b7aff56e26a4dba0f6">holewr</a>                       : 1;
<a name="l02728"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9eda0e428027fc2bd90436a0ad5bb9a6">02728</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a9eda0e428027fc2bd90436a0ad5bb9a6">holerd</a>                       : 1;
<a name="l02729"></a><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a374893efaf81ca1d3f4a4ccd82904908">02729</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html#a374893efaf81ca1d3f4a4ccd82904908">reserved_10_63</a>               : 54;
<a name="l02730"></a>02730 <span class="preprocessor">#endif</span>
<a name="l02731"></a>02731 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__int.html#aae246b08abf436e7fdb5c02ccef33a04">cn73xx</a>;
<a name="l02732"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html#af5c46b8ecd605d8ee306bfcd559a373a">02732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html">cvmx_l2c_cbcx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__cbcx__int.html#af5c46b8ecd605d8ee306bfcd559a373a">cn78xx</a>;
<a name="l02733"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html#a1b258bc9079bb0204870a7b57411a7dc">02733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html">cvmx_l2c_cbcx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__cbcx__int.html#a1b258bc9079bb0204870a7b57411a7dc">cn78xxp1</a>;
<a name="l02734"></a><a class="code" href="unioncvmx__l2c__cbcx__int.html#ad1c2299aeb1ef6f9ed7e5609fcff596d">02734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__int_1_1cvmx__l2c__cbcx__int__cn73xx.html">cvmx_l2c_cbcx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__cbcx__int.html#ad1c2299aeb1ef6f9ed7e5609fcff596d">cnf75xx</a>;
<a name="l02735"></a>02735 };
<a name="l02736"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5ce3a8f2dc1fbd5dcd034f28db28823e">02736</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__int.html" title="cvmx_l2c_cbc::_int">cvmx_l2c_cbcx_int</a> <a class="code" href="unioncvmx__l2c__cbcx__int.html" title="cvmx_l2c_cbc::_int">cvmx_l2c_cbcx_int_t</a>;
<a name="l02737"></a>02737 <span class="comment"></span>
<a name="l02738"></a>02738 <span class="comment">/**</span>
<a name="l02739"></a>02739 <span class="comment"> * cvmx_l2c_cbc#_iocerr</span>
<a name="l02740"></a>02740 <span class="comment"> *</span>
<a name="l02741"></a>02741 <span class="comment"> * Reserved.</span>
<a name="l02742"></a>02742 <span class="comment"> *</span>
<a name="l02743"></a>02743 <span class="comment"> */</span>
<a name="l02744"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html">02744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html" title="cvmx_l2c_cbc::_iocerr">cvmx_l2c_cbcx_iocerr</a> {
<a name="l02745"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a625eb1ae27f569fc734d36fbc2b418c8">02745</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a625eb1ae27f569fc734d36fbc2b418c8">u64</a>;
<a name="l02746"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html">02746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html">cvmx_l2c_cbcx_iocerr_s</a> {
<a name="l02747"></a>02747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a9ec6025eb4659ae891b3657ec7454e47">cmddbe</a>                       : 1;  <span class="comment">/**&lt; INDEX/SYN corresponds to a double-bit IOCCMD ECC error. */</span>
<a name="l02749"></a>02749     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aa1824927425945772095e941eaba9f8f">cmdsbe</a>                       : 1;  <span class="comment">/**&lt; INDEX/SYN corresponds to a single-bit IOCCMD ECC error. */</span>
<a name="l02750"></a>02750     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#adb0181ccd70d565c2467fc1e5081677a">reserved_40_61</a>               : 22;
<a name="l02751"></a>02751     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a4cb1659b2eb90adac1b1fee02212a4c7">syn</a>                          : 8;  <span class="comment">/**&lt; Error syndrome. */</span>
<a name="l02752"></a>02752     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aafe3bd73dbb060b62cba66a61555629d">reserved_3_31</a>                : 29;
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a3bc9320db3e868fdcd83913b4a5abbe4">xmcnum</a>                       : 3;  <span class="comment">/**&lt; Indicates the XMC that had the error. */</span>
<a name="l02754"></a>02754 <span class="preprocessor">#else</span>
<a name="l02755"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a3bc9320db3e868fdcd83913b4a5abbe4">02755</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a3bc9320db3e868fdcd83913b4a5abbe4">xmcnum</a>                       : 3;
<a name="l02756"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aafe3bd73dbb060b62cba66a61555629d">02756</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aafe3bd73dbb060b62cba66a61555629d">reserved_3_31</a>                : 29;
<a name="l02757"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a4cb1659b2eb90adac1b1fee02212a4c7">02757</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a4cb1659b2eb90adac1b1fee02212a4c7">syn</a>                          : 8;
<a name="l02758"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#adb0181ccd70d565c2467fc1e5081677a">02758</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#adb0181ccd70d565c2467fc1e5081677a">reserved_40_61</a>               : 22;
<a name="l02759"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aa1824927425945772095e941eaba9f8f">02759</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#aa1824927425945772095e941eaba9f8f">cmdsbe</a>                       : 1;
<a name="l02760"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a9ec6025eb4659ae891b3657ec7454e47">02760</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html#a9ec6025eb4659ae891b3657ec7454e47">cmddbe</a>                       : 1;
<a name="l02761"></a>02761 <span class="preprocessor">#endif</span>
<a name="l02762"></a>02762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a54ab7032f0c3b7b76660f8c87b3f513d">s</a>;
<a name="l02763"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#adbe79508e2abed693e939484a3117e50">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html">cvmx_l2c_cbcx_iocerr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#adbe79508e2abed693e939484a3117e50">cn70xx</a>;
<a name="l02764"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a655d327658c474581750055ca377832f">02764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__s.html">cvmx_l2c_cbcx_iocerr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a655d327658c474581750055ca377832f">cn70xxp1</a>;
<a name="l02765"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html">cvmx_l2c_cbcx_iocerr_cn73xx</a> {
<a name="l02766"></a>02766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html#ae0d7be2643989197abd5c6ceec893620">reserved_0_63</a>                : 64;
<a name="l02768"></a>02768 <span class="preprocessor">#else</span>
<a name="l02769"></a><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html#ae0d7be2643989197abd5c6ceec893620">02769</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html#ae0d7be2643989197abd5c6ceec893620">reserved_0_63</a>                : 64;
<a name="l02770"></a>02770 <span class="preprocessor">#endif</span>
<a name="l02771"></a>02771 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a12a3b6c5da1d21c8e45417654094caef">cn73xx</a>;
<a name="l02772"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a26b0264c43312eaf5f232e413b261439">02772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html">cvmx_l2c_cbcx_iocerr_cn73xx</a>    <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a26b0264c43312eaf5f232e413b261439">cn78xx</a>;
<a name="l02773"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#aa8054ca0d1f6026023739a08b7a8d8d0">02773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html">cvmx_l2c_cbcx_iocerr_cn73xx</a>    <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#aa8054ca0d1f6026023739a08b7a8d8d0">cn78xxp1</a>;
<a name="l02774"></a><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a134b5e68c7866f53fb5d21059e7d8bb4">02774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iocerr_1_1cvmx__l2c__cbcx__iocerr__cn73xx.html">cvmx_l2c_cbcx_iocerr_cn73xx</a>    <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html#a134b5e68c7866f53fb5d21059e7d8bb4">cnf75xx</a>;
<a name="l02775"></a>02775 };
<a name="l02776"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae8ba81f2ba00a10a6491356bf17a9c85">02776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__iocerr.html" title="cvmx_l2c_cbc::_iocerr">cvmx_l2c_cbcx_iocerr</a> <a class="code" href="unioncvmx__l2c__cbcx__iocerr.html" title="cvmx_l2c_cbc::_iocerr">cvmx_l2c_cbcx_iocerr_t</a>;
<a name="l02777"></a>02777 <span class="comment"></span>
<a name="l02778"></a>02778 <span class="comment">/**</span>
<a name="l02779"></a>02779 <span class="comment"> * cvmx_l2c_cbc#_iodisocierr</span>
<a name="l02780"></a>02780 <span class="comment"> *</span>
<a name="l02781"></a>02781 <span class="comment"> * Reserved.</span>
<a name="l02782"></a>02782 <span class="comment"> *</span>
<a name="l02783"></a>02783 <span class="comment"> */</span>
<a name="l02784"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html">02784</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html" title="cvmx_l2c_cbc::_iodisocierr">cvmx_l2c_cbcx_iodisocierr</a> {
<a name="l02785"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#ae894fd6baef544a9ef16bbb6fbde06df">02785</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#ae894fd6baef544a9ef16bbb6fbde06df">u64</a>;
<a name="l02786"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">02786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">cvmx_l2c_cbcx_iodisocierr_s</a> {
<a name="l02787"></a>02787 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a3d688dcaae2ff5fe798a3b6774057351">iorddisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02789"></a>02789     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a38397a6d22933efc19e4dbf620c9c64f">iowrdisoci</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02790"></a>02790     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a4b39102bc50d8577da8b36f27d47e004">reserved_59_61</a>               : 3;
<a name="l02791"></a>02791     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#aa4bc61550f02459acbe1b4638e143d09">cmd</a>                          : 7;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02792"></a>02792     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a0084ecb7fbe0bc482891209a6b38e103">ppvid</a>                        : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02793"></a>02793     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a862da7afe002f15deaf2d19d939e35ba">node</a>                         : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02794"></a>02794     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#af94d62976e16ce7114a8a3bd1953e6bc">did</a>                          : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02795"></a>02795     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#affa570c823e1203030feb9f22920d269">addr</a>                         : 36; <span class="comment">/**&lt; Reserved. */</span>
<a name="l02796"></a>02796 <span class="preprocessor">#else</span>
<a name="l02797"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#affa570c823e1203030feb9f22920d269">02797</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#affa570c823e1203030feb9f22920d269">addr</a>                         : 36;
<a name="l02798"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#af94d62976e16ce7114a8a3bd1953e6bc">02798</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#af94d62976e16ce7114a8a3bd1953e6bc">did</a>                          : 8;
<a name="l02799"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a862da7afe002f15deaf2d19d939e35ba">02799</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a862da7afe002f15deaf2d19d939e35ba">node</a>                         : 2;
<a name="l02800"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a0084ecb7fbe0bc482891209a6b38e103">02800</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a0084ecb7fbe0bc482891209a6b38e103">ppvid</a>                        : 6;
<a name="l02801"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#aa4bc61550f02459acbe1b4638e143d09">02801</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#aa4bc61550f02459acbe1b4638e143d09">cmd</a>                          : 7;
<a name="l02802"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a4b39102bc50d8577da8b36f27d47e004">02802</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a4b39102bc50d8577da8b36f27d47e004">reserved_59_61</a>               : 3;
<a name="l02803"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a38397a6d22933efc19e4dbf620c9c64f">02803</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a38397a6d22933efc19e4dbf620c9c64f">iowrdisoci</a>                   : 1;
<a name="l02804"></a><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a3d688dcaae2ff5fe798a3b6774057351">02804</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html#a3d688dcaae2ff5fe798a3b6774057351">iorddisoci</a>                   : 1;
<a name="l02805"></a>02805 <span class="preprocessor">#endif</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a461d7ea4ec23f9f5c9ba2b6ffdfc929e">s</a>;
<a name="l02807"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a598a02453d29b674b315d6bd4fb11f20">02807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">cvmx_l2c_cbcx_iodisocierr_s</a>    <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a598a02453d29b674b315d6bd4fb11f20">cn73xx</a>;
<a name="l02808"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#aee59c88d521808b49ae813e7f5fc57e8">02808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">cvmx_l2c_cbcx_iodisocierr_s</a>    <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#aee59c88d521808b49ae813e7f5fc57e8">cn78xx</a>;
<a name="l02809"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a0500a4034059c18aab781565d564e222">02809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">cvmx_l2c_cbcx_iodisocierr_s</a>    <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a0500a4034059c18aab781565d564e222">cn78xxp1</a>;
<a name="l02810"></a><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a815ed9bcde478c4e34061a4bef5dd765">02810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__iodisocierr_1_1cvmx__l2c__cbcx__iodisocierr__s.html">cvmx_l2c_cbcx_iodisocierr_s</a>    <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html#a815ed9bcde478c4e34061a4bef5dd765">cnf75xx</a>;
<a name="l02811"></a>02811 };
<a name="l02812"></a><a class="code" href="cvmx-l2c-defs_8h.html#a03f4d34aa634a5531d0e6a794912638e">02812</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html" title="cvmx_l2c_cbc::_iodisocierr">cvmx_l2c_cbcx_iodisocierr</a> <a class="code" href="unioncvmx__l2c__cbcx__iodisocierr.html" title="cvmx_l2c_cbc::_iodisocierr">cvmx_l2c_cbcx_iodisocierr_t</a>;
<a name="l02813"></a>02813 <span class="comment"></span>
<a name="l02814"></a>02814 <span class="comment">/**</span>
<a name="l02815"></a>02815 <span class="comment"> * cvmx_l2c_cbc#_miberr</span>
<a name="l02816"></a>02816 <span class="comment"> *</span>
<a name="l02817"></a>02817 <span class="comment"> * Reserved.</span>
<a name="l02818"></a>02818 <span class="comment"> *</span>
<a name="l02819"></a>02819 <span class="comment"> */</span>
<a name="l02820"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html">02820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__miberr.html" title="cvmx_l2c_cbc::_miberr">cvmx_l2c_cbcx_miberr</a> {
<a name="l02821"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a08ffdcd13c584b6e42fe4589cdf8103f">02821</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a08ffdcd13c584b6e42fe4589cdf8103f">u64</a>;
<a name="l02822"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">02822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">cvmx_l2c_cbcx_miberr_s</a> {
<a name="l02823"></a>02823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02824"></a>02824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a01cf56e695ae3e650b0407c0246b1523">mibdbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02825"></a>02825     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afc3d8fb7b6466fa90912a6b14a483871">mibsbe</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02826"></a>02826     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afdd7cbd1de6a1e7c2fd047314661caf0">reserved_40_61</a>               : 22;
<a name="l02827"></a>02827     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a87b9d9972f1b5eae532826279df5cd2a">syn</a>                          : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#ae500f5479fd0494cdc5c6268a0fb1b35">reserved_3_31</a>                : 29;
<a name="l02829"></a>02829     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a29ccbb388a9510735ba044c6d528b7e5">memid</a>                        : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a284a7ebe2a9bdf8a5da11d161f549020">mibnum</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02831"></a>02831 <span class="preprocessor">#else</span>
<a name="l02832"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a284a7ebe2a9bdf8a5da11d161f549020">02832</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a284a7ebe2a9bdf8a5da11d161f549020">mibnum</a>                       : 1;
<a name="l02833"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a29ccbb388a9510735ba044c6d528b7e5">02833</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a29ccbb388a9510735ba044c6d528b7e5">memid</a>                        : 2;
<a name="l02834"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#ae500f5479fd0494cdc5c6268a0fb1b35">02834</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#ae500f5479fd0494cdc5c6268a0fb1b35">reserved_3_31</a>                : 29;
<a name="l02835"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a87b9d9972f1b5eae532826279df5cd2a">02835</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a87b9d9972f1b5eae532826279df5cd2a">syn</a>                          : 8;
<a name="l02836"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afdd7cbd1de6a1e7c2fd047314661caf0">02836</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afdd7cbd1de6a1e7c2fd047314661caf0">reserved_40_61</a>               : 22;
<a name="l02837"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afc3d8fb7b6466fa90912a6b14a483871">02837</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#afc3d8fb7b6466fa90912a6b14a483871">mibsbe</a>                       : 1;
<a name="l02838"></a><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a01cf56e695ae3e650b0407c0246b1523">02838</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html#a01cf56e695ae3e650b0407c0246b1523">mibdbe</a>                       : 1;
<a name="l02839"></a>02839 <span class="preprocessor">#endif</span>
<a name="l02840"></a>02840 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#af2c895418aa2edee3b1e610cec06aae1">s</a>;
<a name="l02841"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html#ab366108b4b639eb565eca132c2780d49">02841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">cvmx_l2c_cbcx_miberr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#ab366108b4b639eb565eca132c2780d49">cn73xx</a>;
<a name="l02842"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a4cf6c3c930b3c66c95079e3cfb96003b">02842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">cvmx_l2c_cbcx_miberr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a4cf6c3c930b3c66c95079e3cfb96003b">cn78xx</a>;
<a name="l02843"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a0a0be6f894714debb32de06fe1f6182b">02843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">cvmx_l2c_cbcx_miberr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a0a0be6f894714debb32de06fe1f6182b">cn78xxp1</a>;
<a name="l02844"></a><a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a5d396e4fe09db16216fce8cfe18bb3be">02844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__miberr_1_1cvmx__l2c__cbcx__miberr__s.html">cvmx_l2c_cbcx_miberr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__miberr.html#a5d396e4fe09db16216fce8cfe18bb3be">cnf75xx</a>;
<a name="l02845"></a>02845 };
<a name="l02846"></a><a class="code" href="cvmx-l2c-defs_8h.html#a4b362affee58aed8faa20373ee646616">02846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__miberr.html" title="cvmx_l2c_cbc::_miberr">cvmx_l2c_cbcx_miberr</a> <a class="code" href="unioncvmx__l2c__cbcx__miberr.html" title="cvmx_l2c_cbc::_miberr">cvmx_l2c_cbcx_miberr_t</a>;
<a name="l02847"></a>02847 <span class="comment"></span>
<a name="l02848"></a>02848 <span class="comment">/**</span>
<a name="l02849"></a>02849 <span class="comment"> * cvmx_l2c_cbc#_rsderr</span>
<a name="l02850"></a>02850 <span class="comment"> *</span>
<a name="l02851"></a>02851 <span class="comment"> * This register records error information for all CBC RSD errors.</span>
<a name="l02852"></a>02852 <span class="comment"> * An error locks the INDEX and [SYN] and sets the bit corresponding to the error received.</span>
<a name="l02853"></a>02853 <span class="comment"> * RSDDBE errors take priority and overwrite an earlier logged RSDSBE error. Only one of</span>
<a name="l02854"></a>02854 <span class="comment"> * [RSDSBE]/[RSDDBE] is set at any given time and serves to document which error the INDEX/[SYN]</span>
<a name="l02855"></a>02855 <span class="comment"> * is</span>
<a name="l02856"></a>02856 <span class="comment"> * associated with.</span>
<a name="l02857"></a>02857 <span class="comment"> * The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l02858"></a>02858 <span class="comment"> */</span>
<a name="l02859"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html">02859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html" title="cvmx_l2c_cbc::_rsderr">cvmx_l2c_cbcx_rsderr</a> {
<a name="l02860"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a7e4ce8a5e51cd9943212209a5b8abcec">02860</a>     uint64_t <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a7e4ce8a5e51cd9943212209a5b8abcec">u64</a>;
<a name="l02861"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">02861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a> {
<a name="l02862"></a>02862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02863"></a>02863 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a480654d5d93b96da2feea411110df107">rsddbe</a>                       : 1;  <span class="comment">/**&lt; INDEX/SYN corresponds to a double-bit RSD ECC error */</span>
<a name="l02864"></a>02864     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a49bb84ebb2a5d49376aa062bdbcf0eb7">rsdsbe</a>                       : 1;  <span class="comment">/**&lt; INDEX/SYN corresponds to a single-bit RSD ECC error */</span>
<a name="l02865"></a>02865     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#acdb7ad6e04c08ff444d08f011465f8fa">reserved_40_61</a>               : 22;
<a name="l02866"></a>02866     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a8cc1c85ad81c9724d8ff4fd1f78a0dd7">syn</a>                          : 8;  <span class="comment">/**&lt; Error syndrome. */</span>
<a name="l02867"></a>02867     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ab8c00b961288562abfb67a6fc855f678">reserved_9_31</a>                : 23;
<a name="l02868"></a>02868     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ac981ae1d6b38c98e01a1c970dc58fccb">tadnum</a>                       : 3;  <span class="comment">/**&lt; Indicates the TAD FIFO containing the error. */</span>
<a name="l02869"></a>02869     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a28bb877a0589b89da952a2194d60fcf3">qwnum</a>                        : 2;  <span class="comment">/**&lt; Indicates the QW containing the error. */</span>
<a name="l02870"></a>02870     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a6c7f9501a56d92a2f2d1976910eb2318">rsdnum</a>                       : 4;  <span class="comment">/**&lt; Indicates the RSD that had the error. */</span>
<a name="l02871"></a>02871 <span class="preprocessor">#else</span>
<a name="l02872"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a6c7f9501a56d92a2f2d1976910eb2318">02872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a6c7f9501a56d92a2f2d1976910eb2318">rsdnum</a>                       : 4;
<a name="l02873"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a28bb877a0589b89da952a2194d60fcf3">02873</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a28bb877a0589b89da952a2194d60fcf3">qwnum</a>                        : 2;
<a name="l02874"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ac981ae1d6b38c98e01a1c970dc58fccb">02874</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ac981ae1d6b38c98e01a1c970dc58fccb">tadnum</a>                       : 3;
<a name="l02875"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ab8c00b961288562abfb67a6fc855f678">02875</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#ab8c00b961288562abfb67a6fc855f678">reserved_9_31</a>                : 23;
<a name="l02876"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a8cc1c85ad81c9724d8ff4fd1f78a0dd7">02876</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a8cc1c85ad81c9724d8ff4fd1f78a0dd7">syn</a>                          : 8;
<a name="l02877"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#acdb7ad6e04c08ff444d08f011465f8fa">02877</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#acdb7ad6e04c08ff444d08f011465f8fa">reserved_40_61</a>               : 22;
<a name="l02878"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a49bb84ebb2a5d49376aa062bdbcf0eb7">02878</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a49bb84ebb2a5d49376aa062bdbcf0eb7">rsdsbe</a>                       : 1;
<a name="l02879"></a><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a480654d5d93b96da2feea411110df107">02879</a>     uint64_t <a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html#a480654d5d93b96da2feea411110df107">rsddbe</a>                       : 1;
<a name="l02880"></a>02880 <span class="preprocessor">#endif</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a0cc7f09a62c86d8ed9771469e5613ad8">s</a>;
<a name="l02882"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a614db2497eb97ef2bb71d5018c439ab3">02882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a614db2497eb97ef2bb71d5018c439ab3">cn70xx</a>;
<a name="l02883"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a83aa57213eb7596afab3ae431a1f1575">02883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a83aa57213eb7596afab3ae431a1f1575">cn70xxp1</a>;
<a name="l02884"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a888067283e46f5678e373ab8402f148f">02884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a888067283e46f5678e373ab8402f148f">cn73xx</a>;
<a name="l02885"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#ad9473b18cc8b74235b563a97f484479d">02885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#ad9473b18cc8b74235b563a97f484479d">cn78xx</a>;
<a name="l02886"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a5ae16056bb8576422ca8f3ff42742c85">02886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#a5ae16056bb8576422ca8f3ff42742c85">cn78xxp1</a>;
<a name="l02887"></a><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#ae3365f0be5f06b65cbfdf3ca61a476b3">02887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cbcx__rsderr_1_1cvmx__l2c__cbcx__rsderr__s.html">cvmx_l2c_cbcx_rsderr_s</a>         <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html#ae3365f0be5f06b65cbfdf3ca61a476b3">cnf75xx</a>;
<a name="l02888"></a>02888 };
<a name="l02889"></a><a class="code" href="cvmx-l2c-defs_8h.html#a504d79ec07826e7fa32775101be7db59">02889</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cbcx__rsderr.html" title="cvmx_l2c_cbc::_rsderr">cvmx_l2c_cbcx_rsderr</a> <a class="code" href="unioncvmx__l2c__cbcx__rsderr.html" title="cvmx_l2c_cbc::_rsderr">cvmx_l2c_cbcx_rsderr_t</a>;
<a name="l02890"></a>02890 <span class="comment"></span>
<a name="l02891"></a>02891 <span class="comment">/**</span>
<a name="l02892"></a>02892 <span class="comment"> * cvmx_l2c_cfg</span>
<a name="l02893"></a>02893 <span class="comment"> *</span>
<a name="l02894"></a>02894 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l02895"></a>02895 <span class="comment"> *</span>
<a name="l02896"></a>02896 <span class="comment"> *                  L2C_CFG = L2C Configuration</span>
<a name="l02897"></a>02897 <span class="comment"> *</span>
<a name="l02898"></a>02898 <span class="comment"> * Description:</span>
<a name="l02899"></a>02899 <span class="comment"> */</span>
<a name="l02900"></a><a class="code" href="unioncvmx__l2c__cfg.html">02900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cfg.html" title="cvmx_l2c_cfg">cvmx_l2c_cfg</a> {
<a name="l02901"></a><a class="code" href="unioncvmx__l2c__cfg.html#acee2b943b2e905aeaf5f3895f97afc57">02901</a>     uint64_t <a class="code" href="unioncvmx__l2c__cfg.html#acee2b943b2e905aeaf5f3895f97afc57">u64</a>;
<a name="l02902"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html">02902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html">cvmx_l2c_cfg_s</a> {
<a name="l02903"></a>02903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7da5765ba9e5e63197a90221f44547ad">reserved_20_63</a>               : 44;
<a name="l02905"></a>02905     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a908c3fa91da8e4c1d531cd3d88a6d7f8">bstrun</a>                       : 1;  <span class="comment">/**&lt; L2 Data Store Bist Running</span>
<a name="l02906"></a>02906 <span class="comment">                                                         Indicates when the L2C HW Bist sequence(short or long) is</span>
<a name="l02907"></a>02907 <span class="comment">                                                         running. [L2C ECC Bist FSM is not in the RESET/DONE state] */</span>
<a name="l02908"></a>02908     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#acfc742730631139276ac4b532349b4c7">lbist</a>                        : 1;  <span class="comment">/**&lt; L2C Data Store Long Bist Sequence</span>
<a name="l02909"></a>02909 <span class="comment">                                                         When the previous state was &apos;0&apos; and SW writes a &apos;1&apos;,</span>
<a name="l02910"></a>02910 <span class="comment">                                                         the long bist sequence (enhanced 13N March) is performed.</span>
<a name="l02911"></a>02911 <span class="comment">                                                         SW can then read the L2C_CFG[BSTRUN] which will indicate</span>
<a name="l02912"></a>02912 <span class="comment">                                                         that the long bist sequence is running. When BSTRUN-=0,</span>
<a name="l02913"></a>02913 <span class="comment">                                                         the state of the L2D_BST[0-3] registers contain information</span>
<a name="l02914"></a>02914 <span class="comment">                                                         which reflects the status of the recent long bist sequence.</span>
<a name="l02915"></a>02915 <span class="comment">                                                         NOTE: SW must never write LBIST=0 while Long Bist is running</span>
<a name="l02916"></a>02916 <span class="comment">                                                         (ie: when BSTRUN=1 never write LBIST=0).</span>
<a name="l02917"></a>02917 <span class="comment">                                                         NOTE: LBIST is disabled if the MIO_FUS_DAT2.BIST_DIS</span>
<a name="l02918"></a>02918 <span class="comment">                                                         Fuse is blown. */</span>
<a name="l02919"></a>02919     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a6b33e0ee6318fc87572a238992522367">xor_bank</a>                     : 1;  <span class="comment">/**&lt; L2C XOR Bank Bit</span>
<a name="l02920"></a>02920 <span class="comment">                                                         When both LMC&apos;s are enabled(DPRES1=1/DPRES0=1), this</span>
<a name="l02921"></a>02921 <span class="comment">                                                         bit determines how addresses are assigned to</span>
<a name="l02922"></a>02922 <span class="comment">                                                         LMC port(s).</span>
<a name="l02923"></a>02923 <span class="comment">                                                            XOR_BANK|  LMC#</span>
<a name="l02924"></a>02924 <span class="comment">                                                          ----------+---------------------------------</span>
<a name="l02925"></a>02925 <span class="comment">                                                              0     |   byte address[7]</span>
<a name="l02926"></a>02926 <span class="comment">                                                              1     |   byte address[7] XOR byte address[12]</span>
<a name="l02927"></a>02927 <span class="comment">                                                         Example: If both LMC ports are enabled (DPRES1=1/DPRES0=1)</span>
<a name="l02928"></a>02928 <span class="comment">                                                         and XOR_BANK=1, then addr[7] XOR addr[12] is used to determine</span>
<a name="l02929"></a>02929 <span class="comment">                                                         which LMC Port# a reference is directed to. */</span>
<a name="l02930"></a>02930     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a02d971e09c37347d15727e9a1fccac65">dpres1</a>                       : 1;  <span class="comment">/**&lt; DDR1 Present/LMC1 Enable</span>
<a name="l02931"></a>02931 <span class="comment">                                                         When DPRES1 is set, LMC#1 is enabled(DDR1 pins at</span>
<a name="l02932"></a>02932 <span class="comment">                                                         the BOTTOM of the chip are active).</span>
<a name="l02933"></a>02933 <span class="comment">                                                         NOTE: When both LMC ports are enabled(DPRES1=1/DPRES0=1),</span>
<a name="l02934"></a>02934 <span class="comment">                                                         see XOR_BANK bit to determine how a reference is</span>
<a name="l02935"></a>02935 <span class="comment">                                                         assigned to a DDR/LMC port. (Also, in dual-LMC configuration,</span>
<a name="l02936"></a>02936 <span class="comment">                                                         the address sent to the targeted LMC port is the</span>
<a name="l02937"></a>02937 <span class="comment">                                                         address shifted right by one).</span>
<a name="l02938"></a>02938 <span class="comment">                                                         NOTE: For power-savings, the DPRES1 is also used to</span>
<a name="l02939"></a>02939 <span class="comment">                                                         disable DDR1/LMC1 clocks. */</span>
<a name="l02940"></a>02940     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a76b9c68182c154010b3157a33283df8c">dpres0</a>                       : 1;  <span class="comment">/**&lt; DDR0 Present/LMC0 Enable</span>
<a name="l02941"></a>02941 <span class="comment">                                                         When DPRES0 is set, LMC#0 is enabled(DDR0 pins at</span>
<a name="l02942"></a>02942 <span class="comment">                                                         the BOTTOM of the chip are active).</span>
<a name="l02943"></a>02943 <span class="comment">                                                         NOTE: When both LMC ports are enabled(DPRES1=1/DPRES0=1),</span>
<a name="l02944"></a>02944 <span class="comment">                                                         see XOR_BANK bit to determine how a reference is</span>
<a name="l02945"></a>02945 <span class="comment">                                                         assigned to a DDR/LMC port. (Also, in dual-LMC configuration,</span>
<a name="l02946"></a>02946 <span class="comment">                                                         the address sent to the targeted LMC port is the</span>
<a name="l02947"></a>02947 <span class="comment">                                                         address shifted right by one).</span>
<a name="l02948"></a>02948 <span class="comment">                                                         NOTE: For power-savings, the DPRES0 is also used to</span>
<a name="l02949"></a>02949 <span class="comment">                                                         disable DDR0/LMC0 clocks. */</span>
<a name="l02950"></a>02950     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a2e5f045b3e341edc8fe9a3af9d3a9947">dfill_dis</a>                    : 1;  <span class="comment">/**&lt; L2C Dual Fill Disable</span>
<a name="l02951"></a>02951 <span class="comment">                                                         When set, the L2C dual-fill performance feature is</span>
<a name="l02952"></a>02952 <span class="comment">                                                         disabled.</span>
<a name="l02953"></a>02953 <span class="comment">                                                         NOTE: This bit is only intended to evaluate the</span>
<a name="l02954"></a>02954 <span class="comment">                                                         effectiveness of the dual-fill feature. For OPTIMAL</span>
<a name="l02955"></a>02955 <span class="comment">                                                         performance, this bit should ALWAYS be zero. */</span>
<a name="l02956"></a>02956     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a41480ca3220c3f73206aa060723af0da">fpexp</a>                        : 4;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Exponent</span>
<a name="l02957"></a>02957 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l02958"></a>02958 <span class="comment">                                                         When FPEN is enabled and the LFB is empty, the</span>
<a name="l02959"></a>02959 <span class="comment">                                                         forward progress counter (FPCNT) is initialized to:</span>
<a name="l02960"></a>02960 <span class="comment">                                                            FPCNT[24:0] = 2^(9+FPEXP)</span>
<a name="l02961"></a>02961 <span class="comment">                                                         When the LFB is non-empty the FPCNT is decremented</span>
<a name="l02962"></a>02962 <span class="comment">                                                         (every eclk interval). If the FPCNT reaches zero,</span>
<a name="l02963"></a>02963 <span class="comment">                                                         the LFB no longer accepts new requests until either</span>
<a name="l02964"></a>02964 <span class="comment">                                                            a) all of the current LFB entries have completed</span>
<a name="l02965"></a>02965 <span class="comment">                                                               (to ensure forward progress).</span>
<a name="l02966"></a>02966 <span class="comment">                                                            b) FPEMPTY=0 and another forward progress count</span>
<a name="l02967"></a>02967 <span class="comment">                                                               interval timeout expires.</span>
<a name="l02968"></a>02968 <span class="comment">                                                         EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.</span>
<a name="l02969"></a>02969 <span class="comment">                                                         (For eclk=500MHz(2ns), this would be ~4us). */</span>
<a name="l02970"></a>02970     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a007ec0ff1adc57e201d7000c19a8cd89">fpempty</a>                      : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Empty</span>
<a name="l02971"></a>02971 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l02972"></a>02972 <span class="comment">                                                         When set, if the forward progress counter expires,</span>
<a name="l02973"></a>02973 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL all current LFB</span>
<a name="l02974"></a>02974 <span class="comment">                                                         entries have completed.</span>
<a name="l02975"></a>02975 <span class="comment">                                                         When clear, if the forward progress counter expires,</span>
<a name="l02976"></a>02976 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL either</span>
<a name="l02977"></a>02977 <span class="comment">                                                           a) all current LFB entries have completed.</span>
<a name="l02978"></a>02978 <span class="comment">                                                           b) another forward progress interval expires</span>
<a name="l02979"></a>02979 <span class="comment">                                                         NOTE: We may want to FREEZE/HANG the system when</span>
<a name="l02980"></a>02980 <span class="comment">                                                         we encounter an LFB entry cannot complete, and there</span>
<a name="l02981"></a>02981 <span class="comment">                                                         may be times when we want to allow further LFB-NQs</span>
<a name="l02982"></a>02982 <span class="comment">                                                         to be permitted to help in further analyzing the</span>
<a name="l02983"></a>02983 <span class="comment">                                                         source */</span>
<a name="l02984"></a>02984     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a431ebd1a2dfe400ef512dbebd04f301e">fpen</a>                         : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Enable</span>
<a name="l02985"></a>02985 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l02986"></a>02986 <span class="comment">                                                         When set, enables the Forward Progress Counter to</span>
<a name="l02987"></a>02987 <span class="comment">                                                         prevent new LFB entries from enqueueing until ALL</span>
<a name="l02988"></a>02988 <span class="comment">                                                         current LFB entries have completed. */</span>
<a name="l02989"></a>02989     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a473d5543691feaf00fcd51589166dec0">idxalias</a>                     : 1;  <span class="comment">/**&lt; L2C Index Alias Enable</span>
<a name="l02990"></a>02990 <span class="comment">                                                         When set, the L2 Tag/Data Store will alias the 11-bit</span>
<a name="l02991"></a>02991 <span class="comment">                                                         index with the low order 11-bits of the tag.</span>
<a name="l02992"></a>02992 <span class="comment">                                                            index[17:7] =  (tag[28:18] ^ index[17:7])</span>
<a name="l02993"></a>02993 <span class="comment">                                                         NOTE: This bit must only be modified at boot time,</span>
<a name="l02994"></a>02994 <span class="comment">                                                         when it can be guaranteed that no blocks have been</span>
<a name="l02995"></a>02995 <span class="comment">                                                         loaded into the L2 Cache.</span>
<a name="l02996"></a>02996 <span class="comment">                                                         The index aliasing is a performance enhancement feature</span>
<a name="l02997"></a>02997 <span class="comment">                                                         which reduces the L2 cache thrashing experienced for</span>
<a name="l02998"></a>02998 <span class="comment">                                                         regular stride references.</span>
<a name="l02999"></a>02999 <span class="comment">                                                         NOTE: The index alias is stored in the LFB and VAB, and</span>
<a name="l03000"></a>03000 <span class="comment">                                                         its effects are reversed for memory references (Victims,</span>
<a name="l03001"></a>03001 <span class="comment">                                                         STT-Misses and Read-Misses) */</span>
<a name="l03002"></a>03002     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a5e2a71f82de68a2f933f25d65cbb9d23">mwf_crd</a>                      : 4;  <span class="comment">/**&lt; MWF Credit Threshold: When the remaining MWF credits</span>
<a name="l03003"></a>03003 <span class="comment">                                                         become less than or equal to the MWF_CRD, the L2C will</span>
<a name="l03004"></a>03004 <span class="comment">                                                         assert l2c__lmi_mwd_hiwater_a to signal the LMC to give</span>
<a name="l03005"></a>03005 <span class="comment">                                                         writes (victims) higher priority. */</span>
<a name="l03006"></a>03006     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c776aebac5e3c72533e3a2085dd1f6f">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RSP Arbitration Mode:</span>
<a name="l03007"></a>03007 <span class="comment">                                                         - 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]</span>
<a name="l03008"></a>03008 <span class="comment">                                                         - 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),</span>
<a name="l03009"></a>03009 <span class="comment">                                                             RHCF(RdHit), STRSP(ST RSP w/ invalidate),</span>
<a name="l03010"></a>03010 <span class="comment">                                                             STRSC(ST RSP no invalidate)] */</span>
<a name="l03011"></a>03011     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7ab2b4b69885822e8035a32665431602">rfb_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RFB Arbitration Mode:</span>
<a name="l03012"></a>03012 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03013"></a>03013 <span class="comment">                                                             IOB-&gt;PP requests are higher priority than</span>
<a name="l03014"></a>03014 <span class="comment">                                                             PP-&gt;IOB requests</span>
<a name="l03015"></a>03015 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03016"></a>03016 <span class="comment">                                                             I/O requests from PP and IOB are serviced in</span>
<a name="l03017"></a>03017 <span class="comment">                                                             round robin */</span>
<a name="l03018"></a>03018     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c645582535419642d2c5d87cf20ba18">lrf_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RF Arbitration Mode:</span>
<a name="l03019"></a>03019 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03020"></a>03020 <span class="comment">                                                             IOB memory requests are higher priority than PP</span>
<a name="l03021"></a>03021 <span class="comment">                                                             memory requests.</span>
<a name="l03022"></a>03022 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03023"></a>03023 <span class="comment">                                                             Memory requests from PP and IOB are serviced in</span>
<a name="l03024"></a>03024 <span class="comment">                                                             round robin. */</span>
<a name="l03025"></a>03025 <span class="preprocessor">#else</span>
<a name="l03026"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c645582535419642d2c5d87cf20ba18">03026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c645582535419642d2c5d87cf20ba18">lrf_arb_mode</a>                 : 1;
<a name="l03027"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7ab2b4b69885822e8035a32665431602">03027</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7ab2b4b69885822e8035a32665431602">rfb_arb_mode</a>                 : 1;
<a name="l03028"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c776aebac5e3c72533e3a2085dd1f6f">03028</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a3c776aebac5e3c72533e3a2085dd1f6f">rsp_arb_mode</a>                 : 1;
<a name="l03029"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a5e2a71f82de68a2f933f25d65cbb9d23">03029</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a5e2a71f82de68a2f933f25d65cbb9d23">mwf_crd</a>                      : 4;
<a name="l03030"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a473d5543691feaf00fcd51589166dec0">03030</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a473d5543691feaf00fcd51589166dec0">idxalias</a>                     : 1;
<a name="l03031"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a431ebd1a2dfe400ef512dbebd04f301e">03031</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a431ebd1a2dfe400ef512dbebd04f301e">fpen</a>                         : 1;
<a name="l03032"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a007ec0ff1adc57e201d7000c19a8cd89">03032</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a007ec0ff1adc57e201d7000c19a8cd89">fpempty</a>                      : 1;
<a name="l03033"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a41480ca3220c3f73206aa060723af0da">03033</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a41480ca3220c3f73206aa060723af0da">fpexp</a>                        : 4;
<a name="l03034"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a2e5f045b3e341edc8fe9a3af9d3a9947">03034</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a2e5f045b3e341edc8fe9a3af9d3a9947">dfill_dis</a>                    : 1;
<a name="l03035"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a76b9c68182c154010b3157a33283df8c">03035</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a76b9c68182c154010b3157a33283df8c">dpres0</a>                       : 1;
<a name="l03036"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a02d971e09c37347d15727e9a1fccac65">03036</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a02d971e09c37347d15727e9a1fccac65">dpres1</a>                       : 1;
<a name="l03037"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a6b33e0ee6318fc87572a238992522367">03037</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a6b33e0ee6318fc87572a238992522367">xor_bank</a>                     : 1;
<a name="l03038"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#acfc742730631139276ac4b532349b4c7">03038</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#acfc742730631139276ac4b532349b4c7">lbist</a>                        : 1;
<a name="l03039"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a908c3fa91da8e4c1d531cd3d88a6d7f8">03039</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a908c3fa91da8e4c1d531cd3d88a6d7f8">bstrun</a>                       : 1;
<a name="l03040"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7da5765ba9e5e63197a90221f44547ad">03040</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html#a7da5765ba9e5e63197a90221f44547ad">reserved_20_63</a>               : 44;
<a name="l03041"></a>03041 <span class="preprocessor">#endif</span>
<a name="l03042"></a>03042 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cfg.html#a3a47d1aee9d86feb99f8003a2f014c30">s</a>;
<a name="l03043"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html">cvmx_l2c_cfg_cn30xx</a> {
<a name="l03044"></a>03044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5cec2a6c4f4b83acf8b0a00d9d802980">reserved_14_63</a>               : 50;
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a4f45a95079a08893827057080b759967">fpexp</a>                        : 4;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Exponent</span>
<a name="l03047"></a>03047 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03048"></a>03048 <span class="comment">                                                         When FPEN is enabled and the LFB is empty, the</span>
<a name="l03049"></a>03049 <span class="comment">                                                         forward progress counter (FPCNT) is initialized to:</span>
<a name="l03050"></a>03050 <span class="comment">                                                            FPCNT[24:0] = 2^(9+FPEXP)</span>
<a name="l03051"></a>03051 <span class="comment">                                                         When the LFB is non-empty the FPCNT is decremented</span>
<a name="l03052"></a>03052 <span class="comment">                                                         (every eclk interval). If the FPCNT reaches zero,</span>
<a name="l03053"></a>03053 <span class="comment">                                                         the LFB no longer accepts new requests until either</span>
<a name="l03054"></a>03054 <span class="comment">                                                            a) all of the current LFB entries have completed</span>
<a name="l03055"></a>03055 <span class="comment">                                                               (to ensure forward progress).</span>
<a name="l03056"></a>03056 <span class="comment">                                                            b) FPEMPTY=0 and another forward progress count</span>
<a name="l03057"></a>03057 <span class="comment">                                                               interval timeout expires.</span>
<a name="l03058"></a>03058 <span class="comment">                                                         EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.</span>
<a name="l03059"></a>03059 <span class="comment">                                                         (For eclk=500MHz(2ns), this would be ~4us). */</span>
<a name="l03060"></a>03060     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ae4d55abae0589025ca64ad2d05456623">fpempty</a>                      : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Empty</span>
<a name="l03061"></a>03061 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03062"></a>03062 <span class="comment">                                                         When set, if the forward progress counter expires,</span>
<a name="l03063"></a>03063 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL all current LFB</span>
<a name="l03064"></a>03064 <span class="comment">                                                         entries have completed.</span>
<a name="l03065"></a>03065 <span class="comment">                                                         When clear, if the forward progress counter expires,</span>
<a name="l03066"></a>03066 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL either</span>
<a name="l03067"></a>03067 <span class="comment">                                                           a) all current LFB entries have completed.</span>
<a name="l03068"></a>03068 <span class="comment">                                                           b) another forward progress interval expires</span>
<a name="l03069"></a>03069 <span class="comment">                                                         NOTE: We may want to FREEZE/HANG the system when</span>
<a name="l03070"></a>03070 <span class="comment">                                                         we encounter an LFB entry cannot complete, and there</span>
<a name="l03071"></a>03071 <span class="comment">                                                         may be times when we want to allow further LFB-NQs</span>
<a name="l03072"></a>03072 <span class="comment">                                                         to be permitted to help in further analyzing the</span>
<a name="l03073"></a>03073 <span class="comment">                                                         source */</span>
<a name="l03074"></a>03074     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a242a703c125f842590b0ce47d9977521">fpen</a>                         : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Enable</span>
<a name="l03075"></a>03075 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03076"></a>03076 <span class="comment">                                                         When set, enables the Forward Progress Counter to</span>
<a name="l03077"></a>03077 <span class="comment">                                                         prevent new LFB entries from enqueueing until ALL</span>
<a name="l03078"></a>03078 <span class="comment">                                                         current LFB entries have completed. */</span>
<a name="l03079"></a>03079     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a53d4274f990011bc1e87e4059cb7d444">idxalias</a>                     : 1;  <span class="comment">/**&lt; L2C Index Alias Enable</span>
<a name="l03080"></a>03080 <span class="comment">                                                         When set, the L2 Tag/Data Store will alias the 8-bit</span>
<a name="l03081"></a>03081 <span class="comment">                                                         index with the low order 8-bits of the tag.</span>
<a name="l03082"></a>03082 <span class="comment">                                                            index[14:7] =  (tag[22:15] ^ index[14:7])</span>
<a name="l03083"></a>03083 <span class="comment">                                                         NOTE: This bit must only be modified at boot time,</span>
<a name="l03084"></a>03084 <span class="comment">                                                         when it can be guaranteed that no blocks have been</span>
<a name="l03085"></a>03085 <span class="comment">                                                         loaded into the L2 Cache.</span>
<a name="l03086"></a>03086 <span class="comment">                                                         The index aliasing is a performance enhancement feature</span>
<a name="l03087"></a>03087 <span class="comment">                                                         which reduces the L2 cache thrashing experienced for</span>
<a name="l03088"></a>03088 <span class="comment">                                                         regular stride references.</span>
<a name="l03089"></a>03089 <span class="comment">                                                         NOTE: The index alias is stored in the LFB and VAB, and</span>
<a name="l03090"></a>03090 <span class="comment">                                                         its effects are reversed for memory references (Victims,</span>
<a name="l03091"></a>03091 <span class="comment">                                                         STT-Misses and Read-Misses) */</span>
<a name="l03092"></a>03092     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a7d000ec402da070258b86c7ba3031775">mwf_crd</a>                      : 4;  <span class="comment">/**&lt; MWF Credit Threshold: When the remaining MWF credits</span>
<a name="l03093"></a>03093 <span class="comment">                                                         become less than or equal to the MWF_CRD, the L2C will</span>
<a name="l03094"></a>03094 <span class="comment">                                                         assert l2c__lmi_mwd_hiwater_a to signal the LMC to give</span>
<a name="l03095"></a>03095 <span class="comment">                                                         writes (victims) higher priority. */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5635001442e2968fb3dbe5d153e8faa5">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RSP Arbitration Mode:</span>
<a name="l03097"></a>03097 <span class="comment">                                                         - 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]</span>
<a name="l03098"></a>03098 <span class="comment">                                                         - 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),</span>
<a name="l03099"></a>03099 <span class="comment">                                                             RHCF(RdHit), STRSP(ST RSP w/ invalidate),</span>
<a name="l03100"></a>03100 <span class="comment">                                                             STRSC(ST RSP no invalidate)] */</span>
<a name="l03101"></a>03101     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a3275c16e23c23f7bd90c5e37403ee4e1">rfb_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RFB Arbitration Mode:</span>
<a name="l03102"></a>03102 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03103"></a>03103 <span class="comment">                                                             IOB-&gt;PP requests are higher priority than</span>
<a name="l03104"></a>03104 <span class="comment">                                                             PP-&gt;IOB requests</span>
<a name="l03105"></a>03105 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03106"></a>03106 <span class="comment">                                                             I/O requests from PP and IOB are serviced in</span>
<a name="l03107"></a>03107 <span class="comment">                                                             round robin */</span>
<a name="l03108"></a>03108     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ad5cb0895784bf477d0b2de7613941dc9">lrf_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RF Arbitration Mode:</span>
<a name="l03109"></a>03109 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03110"></a>03110 <span class="comment">                                                             IOB memory requests are higher priority than PP</span>
<a name="l03111"></a>03111 <span class="comment">                                                             memory requests.</span>
<a name="l03112"></a>03112 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03113"></a>03113 <span class="comment">                                                             Memory requests from PP and IOB are serviced in</span>
<a name="l03114"></a>03114 <span class="comment">                                                             round robin. */</span>
<a name="l03115"></a>03115 <span class="preprocessor">#else</span>
<a name="l03116"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ad5cb0895784bf477d0b2de7613941dc9">03116</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ad5cb0895784bf477d0b2de7613941dc9">lrf_arb_mode</a>                 : 1;
<a name="l03117"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a3275c16e23c23f7bd90c5e37403ee4e1">03117</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a3275c16e23c23f7bd90c5e37403ee4e1">rfb_arb_mode</a>                 : 1;
<a name="l03118"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5635001442e2968fb3dbe5d153e8faa5">03118</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5635001442e2968fb3dbe5d153e8faa5">rsp_arb_mode</a>                 : 1;
<a name="l03119"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a7d000ec402da070258b86c7ba3031775">03119</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a7d000ec402da070258b86c7ba3031775">mwf_crd</a>                      : 4;
<a name="l03120"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a53d4274f990011bc1e87e4059cb7d444">03120</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a53d4274f990011bc1e87e4059cb7d444">idxalias</a>                     : 1;
<a name="l03121"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a242a703c125f842590b0ce47d9977521">03121</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a242a703c125f842590b0ce47d9977521">fpen</a>                         : 1;
<a name="l03122"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ae4d55abae0589025ca64ad2d05456623">03122</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#ae4d55abae0589025ca64ad2d05456623">fpempty</a>                      : 1;
<a name="l03123"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a4f45a95079a08893827057080b759967">03123</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a4f45a95079a08893827057080b759967">fpexp</a>                        : 4;
<a name="l03124"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5cec2a6c4f4b83acf8b0a00d9d802980">03124</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html#a5cec2a6c4f4b83acf8b0a00d9d802980">reserved_14_63</a>               : 50;
<a name="l03125"></a>03125 <span class="preprocessor">#endif</span>
<a name="l03126"></a>03126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cfg.html#a8d68c5b1d642f920a9ce04fce9e5df04">cn30xx</a>;
<a name="l03127"></a><a class="code" href="unioncvmx__l2c__cfg.html#aeb82e2b1333898ef6336eb3853b50a19">03127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html">cvmx_l2c_cfg_cn30xx</a>            <a class="code" href="unioncvmx__l2c__cfg.html#aeb82e2b1333898ef6336eb3853b50a19">cn31xx</a>;
<a name="l03128"></a><a class="code" href="unioncvmx__l2c__cfg.html#ac04e3b02c563e8f7e43c3f0d183784c1">03128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html">cvmx_l2c_cfg_cn30xx</a>            <a class="code" href="unioncvmx__l2c__cfg.html#ac04e3b02c563e8f7e43c3f0d183784c1">cn38xx</a>;
<a name="l03129"></a><a class="code" href="unioncvmx__l2c__cfg.html#adee9d59e959bb866c6e9c82e96801cce">03129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn30xx.html">cvmx_l2c_cfg_cn30xx</a>            <a class="code" href="unioncvmx__l2c__cfg.html#adee9d59e959bb866c6e9c82e96801cce">cn38xxp2</a>;
<a name="l03130"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html">03130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html">cvmx_l2c_cfg_cn50xx</a> {
<a name="l03131"></a>03131 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03132"></a>03132 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a95188e9f34031e6407d65de428b102b9">reserved_20_63</a>               : 44;
<a name="l03133"></a>03133     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#afbaab3b605ff17364e1c265056110453">bstrun</a>                       : 1;  <span class="comment">/**&lt; L2 Data Store Bist Running</span>
<a name="l03134"></a>03134 <span class="comment">                                                         Indicates when the L2C HW Bist sequence(short or long) is</span>
<a name="l03135"></a>03135 <span class="comment">                                                         running. [L2C ECC Bist FSM is not in the RESET/DONE state] */</span>
<a name="l03136"></a>03136     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a5eefe57786bc52ecf2fef8cbb2d64e55">lbist</a>                        : 1;  <span class="comment">/**&lt; L2C Data Store Long Bist Sequence</span>
<a name="l03137"></a>03137 <span class="comment">                                                         When the previous state was &apos;0&apos; and SW writes a &apos;1&apos;,</span>
<a name="l03138"></a>03138 <span class="comment">                                                         the long bist sequence (enhanced 13N March) is performed.</span>
<a name="l03139"></a>03139 <span class="comment">                                                         SW can then read the L2C_CFG[BSTRUN] which will indicate</span>
<a name="l03140"></a>03140 <span class="comment">                                                         that the long bist sequence is running. When BSTRUN-=0,</span>
<a name="l03141"></a>03141 <span class="comment">                                                         the state of the L2D_BST[0-3] registers contain information</span>
<a name="l03142"></a>03142 <span class="comment">                                                         which reflects the status of the recent long bist sequence.</span>
<a name="l03143"></a>03143 <span class="comment">                                                         NOTE: SW must never write LBIST=0 while Long Bist is running</span>
<a name="l03144"></a>03144 <span class="comment">                                                         (ie: when BSTRUN=1 never write LBIST=0). */</span>
<a name="l03145"></a>03145     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a55e110656174293373ca269ecda32be5">reserved_14_17</a>               : 4;
<a name="l03146"></a>03146     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa3ce209dc410dbbdfe531b427c6196a6">fpexp</a>                        : 4;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Exponent</span>
<a name="l03147"></a>03147 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03148"></a>03148 <span class="comment">                                                         When FPEN is enabled and the LFB is empty, the</span>
<a name="l03149"></a>03149 <span class="comment">                                                         forward progress counter (FPCNT) is initialized to:</span>
<a name="l03150"></a>03150 <span class="comment">                                                            FPCNT[24:0] = 2^(9+FPEXP)</span>
<a name="l03151"></a>03151 <span class="comment">                                                         When the LFB is non-empty the FPCNT is decremented</span>
<a name="l03152"></a>03152 <span class="comment">                                                         (every eclk interval). If the FPCNT reaches zero,</span>
<a name="l03153"></a>03153 <span class="comment">                                                         the LFB no longer accepts new requests until either</span>
<a name="l03154"></a>03154 <span class="comment">                                                            a) all of the current LFB entries have completed</span>
<a name="l03155"></a>03155 <span class="comment">                                                               (to ensure forward progress).</span>
<a name="l03156"></a>03156 <span class="comment">                                                            b) FPEMPTY=0 and another forward progress count</span>
<a name="l03157"></a>03157 <span class="comment">                                                               interval timeout expires.</span>
<a name="l03158"></a>03158 <span class="comment">                                                         EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.</span>
<a name="l03159"></a>03159 <span class="comment">                                                         (For eclk=500MHz(2ns), this would be ~4us). */</span>
<a name="l03160"></a>03160     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a72818cb17dceaa2673726690e2e778d2">fpempty</a>                      : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Empty</span>
<a name="l03161"></a>03161 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03162"></a>03162 <span class="comment">                                                         When set, if the forward progress counter expires,</span>
<a name="l03163"></a>03163 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL all current LFB</span>
<a name="l03164"></a>03164 <span class="comment">                                                         entries have completed.</span>
<a name="l03165"></a>03165 <span class="comment">                                                         When clear, if the forward progress counter expires,</span>
<a name="l03166"></a>03166 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL either</span>
<a name="l03167"></a>03167 <span class="comment">                                                           a) all current LFB entries have completed.</span>
<a name="l03168"></a>03168 <span class="comment">                                                           b) another forward progress interval expires</span>
<a name="l03169"></a>03169 <span class="comment">                                                         NOTE: We may want to FREEZE/HANG the system when</span>
<a name="l03170"></a>03170 <span class="comment">                                                         we encounter an LFB entry cannot complete, and there</span>
<a name="l03171"></a>03171 <span class="comment">                                                         may be times when we want to allow further LFB-NQs</span>
<a name="l03172"></a>03172 <span class="comment">                                                         to be permitted to help in further analyzing the</span>
<a name="l03173"></a>03173 <span class="comment">                                                         source */</span>
<a name="l03174"></a>03174     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adaaf0edef88fd3844b2f10b4ee86e97e">fpen</a>                         : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Enable</span>
<a name="l03175"></a>03175 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03176"></a>03176 <span class="comment">                                                         When set, enables the Forward Progress Counter to</span>
<a name="l03177"></a>03177 <span class="comment">                                                         prevent new LFB entries from enqueueing until ALL</span>
<a name="l03178"></a>03178 <span class="comment">                                                         current LFB entries have completed. */</span>
<a name="l03179"></a>03179     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a227593f1539edadb7c168d12518be7e3">idxalias</a>                     : 1;  <span class="comment">/**&lt; L2C Index Alias Enable</span>
<a name="l03180"></a>03180 <span class="comment">                                                         When set, the L2 Tag/Data Store will alias the 7-bit</span>
<a name="l03181"></a>03181 <span class="comment">                                                         index with the low order 7-bits of the tag.</span>
<a name="l03182"></a>03182 <span class="comment">                                                            index[13:7] =  (tag[20:14] ^ index[13:7])</span>
<a name="l03183"></a>03183 <span class="comment">                                                         NOTE: This bit must only be modified at boot time,</span>
<a name="l03184"></a>03184 <span class="comment">                                                         when it can be guaranteed that no blocks have been</span>
<a name="l03185"></a>03185 <span class="comment">                                                         loaded into the L2 Cache.</span>
<a name="l03186"></a>03186 <span class="comment">                                                         The index aliasing is a performance enhancement feature</span>
<a name="l03187"></a>03187 <span class="comment">                                                         which reduces the L2 cache thrashing experienced for</span>
<a name="l03188"></a>03188 <span class="comment">                                                         regular stride references.</span>
<a name="l03189"></a>03189 <span class="comment">                                                         NOTE: The index alias is stored in the LFB and VAB, and</span>
<a name="l03190"></a>03190 <span class="comment">                                                         its effects are reversed for memory references (Victims,</span>
<a name="l03191"></a>03191 <span class="comment">                                                         STT-Misses and Read-Misses) */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa65f3cb6d7a709714cd79d242e993e9a">mwf_crd</a>                      : 4;  <span class="comment">/**&lt; MWF Credit Threshold: When the remaining MWF credits</span>
<a name="l03193"></a>03193 <span class="comment">                                                         become less than or equal to the MWF_CRD, the L2C will</span>
<a name="l03194"></a>03194 <span class="comment">                                                         assert l2c__lmi_mwd_hiwater_a to signal the LMC to give</span>
<a name="l03195"></a>03195 <span class="comment">                                                         writes (victims) higher priority. */</span>
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adb61a6497c6e5bd7de3c423f288992e2">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RSP Arbitration Mode:</span>
<a name="l03197"></a>03197 <span class="comment">                                                         - 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]</span>
<a name="l03198"></a>03198 <span class="comment">                                                         - 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),</span>
<a name="l03199"></a>03199 <span class="comment">                                                             RHCF(RdHit), STRSP(ST RSP w/ invalidate),</span>
<a name="l03200"></a>03200 <span class="comment">                                                             STRSC(ST RSP no invalidate)] */</span>
<a name="l03201"></a>03201     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#acdf7c6ff99d3219e682ab88acc6ecdad">rfb_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RFB Arbitration Mode:</span>
<a name="l03202"></a>03202 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03203"></a>03203 <span class="comment">                                                             IOB-&gt;PP requests are higher priority than</span>
<a name="l03204"></a>03204 <span class="comment">                                                             PP-&gt;IOB requests</span>
<a name="l03205"></a>03205 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03206"></a>03206 <span class="comment">                                                             I/O requests from PP and IOB are serviced in</span>
<a name="l03207"></a>03207 <span class="comment">                                                             round robin */</span>
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a6845b0ce37a47e7292e78cdcd6e5a782">lrf_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RF Arbitration Mode:</span>
<a name="l03209"></a>03209 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03210"></a>03210 <span class="comment">                                                             IOB memory requests are higher priority than PP</span>
<a name="l03211"></a>03211 <span class="comment">                                                             memory requests.</span>
<a name="l03212"></a>03212 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03213"></a>03213 <span class="comment">                                                             Memory requests from PP and IOB are serviced in</span>
<a name="l03214"></a>03214 <span class="comment">                                                             round robin. */</span>
<a name="l03215"></a>03215 <span class="preprocessor">#else</span>
<a name="l03216"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a6845b0ce37a47e7292e78cdcd6e5a782">03216</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a6845b0ce37a47e7292e78cdcd6e5a782">lrf_arb_mode</a>                 : 1;
<a name="l03217"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#acdf7c6ff99d3219e682ab88acc6ecdad">03217</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#acdf7c6ff99d3219e682ab88acc6ecdad">rfb_arb_mode</a>                 : 1;
<a name="l03218"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adb61a6497c6e5bd7de3c423f288992e2">03218</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adb61a6497c6e5bd7de3c423f288992e2">rsp_arb_mode</a>                 : 1;
<a name="l03219"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa65f3cb6d7a709714cd79d242e993e9a">03219</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa65f3cb6d7a709714cd79d242e993e9a">mwf_crd</a>                      : 4;
<a name="l03220"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a227593f1539edadb7c168d12518be7e3">03220</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a227593f1539edadb7c168d12518be7e3">idxalias</a>                     : 1;
<a name="l03221"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adaaf0edef88fd3844b2f10b4ee86e97e">03221</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#adaaf0edef88fd3844b2f10b4ee86e97e">fpen</a>                         : 1;
<a name="l03222"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a72818cb17dceaa2673726690e2e778d2">03222</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a72818cb17dceaa2673726690e2e778d2">fpempty</a>                      : 1;
<a name="l03223"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa3ce209dc410dbbdfe531b427c6196a6">03223</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#aa3ce209dc410dbbdfe531b427c6196a6">fpexp</a>                        : 4;
<a name="l03224"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a55e110656174293373ca269ecda32be5">03224</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a55e110656174293373ca269ecda32be5">reserved_14_17</a>               : 4;
<a name="l03225"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a5eefe57786bc52ecf2fef8cbb2d64e55">03225</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a5eefe57786bc52ecf2fef8cbb2d64e55">lbist</a>                        : 1;
<a name="l03226"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#afbaab3b605ff17364e1c265056110453">03226</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#afbaab3b605ff17364e1c265056110453">bstrun</a>                       : 1;
<a name="l03227"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a95188e9f34031e6407d65de428b102b9">03227</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html#a95188e9f34031e6407d65de428b102b9">reserved_20_63</a>               : 44;
<a name="l03228"></a>03228 <span class="preprocessor">#endif</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cfg.html#a97c4fd8cc55811707420b192d7987eee">cn50xx</a>;
<a name="l03230"></a><a class="code" href="unioncvmx__l2c__cfg.html#a93ea13a347ac97ffe8e26c53d151b009">03230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html">cvmx_l2c_cfg_cn50xx</a>            <a class="code" href="unioncvmx__l2c__cfg.html#a93ea13a347ac97ffe8e26c53d151b009">cn52xx</a>;
<a name="l03231"></a><a class="code" href="unioncvmx__l2c__cfg.html#a69c888a7be86e9613a82fa5b177f354e">03231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn50xx.html">cvmx_l2c_cfg_cn50xx</a>            <a class="code" href="unioncvmx__l2c__cfg.html#a69c888a7be86e9613a82fa5b177f354e">cn52xxp1</a>;
<a name="l03232"></a><a class="code" href="unioncvmx__l2c__cfg.html#a36f30f012822c26802e6df5b17f7ad67">03232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html">cvmx_l2c_cfg_s</a>                 <a class="code" href="unioncvmx__l2c__cfg.html#a36f30f012822c26802e6df5b17f7ad67">cn56xx</a>;
<a name="l03233"></a><a class="code" href="unioncvmx__l2c__cfg.html#a1d55ad0185e2aff40810fcb459914295">03233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__s.html">cvmx_l2c_cfg_s</a>                 <a class="code" href="unioncvmx__l2c__cfg.html#a1d55ad0185e2aff40810fcb459914295">cn56xxp1</a>;
<a name="l03234"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html">03234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html">cvmx_l2c_cfg_cn58xx</a> {
<a name="l03235"></a>03235 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03236"></a>03236 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a7843ca5c600d05e38e6a1374708c8660">reserved_20_63</a>               : 44;
<a name="l03237"></a>03237     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a5b3e015c7635551e105c1a014d4a0b01">bstrun</a>                       : 1;  <span class="comment">/**&lt; L2 Data Store Bist Running</span>
<a name="l03238"></a>03238 <span class="comment">                                                         Indicates when the L2C HW Bist sequence(short or long) is</span>
<a name="l03239"></a>03239 <span class="comment">                                                         running. [L2C ECC Bist FSM is not in the RESET/DONE state] */</span>
<a name="l03240"></a>03240     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#ac2ddc4fd111f2f6d0287aeaeda31dd65">lbist</a>                        : 1;  <span class="comment">/**&lt; L2C Data Store Long Bist Sequence</span>
<a name="l03241"></a>03241 <span class="comment">                                                         When the previous state was &apos;0&apos; and SW writes a &apos;1&apos;,</span>
<a name="l03242"></a>03242 <span class="comment">                                                         the long bist sequence (enhanced 13N March) is performed.</span>
<a name="l03243"></a>03243 <span class="comment">                                                         SW can then read the L2C_CFG[BSTRUN] which will indicate</span>
<a name="l03244"></a>03244 <span class="comment">                                                         that the long bist sequence is running. When BSTRUN-=0,</span>
<a name="l03245"></a>03245 <span class="comment">                                                         the state of the L2D_BST[0-3] registers contain information</span>
<a name="l03246"></a>03246 <span class="comment">                                                         which reflects the status of the recent long bist sequence.</span>
<a name="l03247"></a>03247 <span class="comment">                                                         NOTE: SW must never write LBIST=0 while Long Bist is running</span>
<a name="l03248"></a>03248 <span class="comment">                                                         (ie: when BSTRUN=1 never write LBIST=0).</span>
<a name="l03249"></a>03249 <span class="comment">                                                         NOTE: LBIST is disabled if the MIO_FUS_DAT2.BIST_DIS</span>
<a name="l03250"></a>03250 <span class="comment">                                                         Fuse is blown. */</span>
<a name="l03251"></a>03251     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#acc4d2603ea82c35c6fe0349be864d454">reserved_15_17</a>               : 3;
<a name="l03252"></a>03252     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#afd7a1fc42cedfc19526f34a3828c24a8">dfill_dis</a>                    : 1;  <span class="comment">/**&lt; L2C Dual Fill Disable</span>
<a name="l03253"></a>03253 <span class="comment">                                                         When set, the L2C dual-fill performance feature is</span>
<a name="l03254"></a>03254 <span class="comment">                                                         disabled.</span>
<a name="l03255"></a>03255 <span class="comment">                                                         NOTE: This bit is only intended to evaluate the</span>
<a name="l03256"></a>03256 <span class="comment">                                                         effectiveness of the dual-fill feature. For OPTIMAL</span>
<a name="l03257"></a>03257 <span class="comment">                                                         performance, this bit should ALWAYS be zero. */</span>
<a name="l03258"></a>03258     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa40d85cc39d9b909624bf980d285e1f3">fpexp</a>                        : 4;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Exponent</span>
<a name="l03259"></a>03259 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03260"></a>03260 <span class="comment">                                                         When FPEN is enabled and the LFB is empty, the</span>
<a name="l03261"></a>03261 <span class="comment">                                                         forward progress counter (FPCNT) is initialized to:</span>
<a name="l03262"></a>03262 <span class="comment">                                                            FPCNT[24:0] = 2^(9+FPEXP)</span>
<a name="l03263"></a>03263 <span class="comment">                                                         When the LFB is non-empty the FPCNT is decremented</span>
<a name="l03264"></a>03264 <span class="comment">                                                         (every eclk interval). If the FPCNT reaches zero,</span>
<a name="l03265"></a>03265 <span class="comment">                                                         the LFB no longer accepts new requests until either</span>
<a name="l03266"></a>03266 <span class="comment">                                                            a) all of the current LFB entries have completed</span>
<a name="l03267"></a>03267 <span class="comment">                                                               (to ensure forward progress).</span>
<a name="l03268"></a>03268 <span class="comment">                                                            b) FPEMPTY=0 and another forward progress count</span>
<a name="l03269"></a>03269 <span class="comment">                                                               interval timeout expires.</span>
<a name="l03270"></a>03270 <span class="comment">                                                         EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.</span>
<a name="l03271"></a>03271 <span class="comment">                                                         (For eclk=500MHz(2ns), this would be ~4us). */</span>
<a name="l03272"></a>03272     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a306df38c1c652ae2140d6275e1fbd1c9">fpempty</a>                      : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Empty</span>
<a name="l03273"></a>03273 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03274"></a>03274 <span class="comment">                                                         When set, if the forward progress counter expires,</span>
<a name="l03275"></a>03275 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL all current LFB</span>
<a name="l03276"></a>03276 <span class="comment">                                                         entries have completed.</span>
<a name="l03277"></a>03277 <span class="comment">                                                         When clear, if the forward progress counter expires,</span>
<a name="l03278"></a>03278 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL either</span>
<a name="l03279"></a>03279 <span class="comment">                                                           a) all current LFB entries have completed.</span>
<a name="l03280"></a>03280 <span class="comment">                                                           b) another forward progress interval expires</span>
<a name="l03281"></a>03281 <span class="comment">                                                         NOTE: We may want to FREEZE/HANG the system when</span>
<a name="l03282"></a>03282 <span class="comment">                                                         we encounter an LFB entry cannot complete, and there</span>
<a name="l03283"></a>03283 <span class="comment">                                                         may be times when we want to allow further LFB-NQs</span>
<a name="l03284"></a>03284 <span class="comment">                                                         to be permitted to help in further analyzing the</span>
<a name="l03285"></a>03285 <span class="comment">                                                         source */</span>
<a name="l03286"></a>03286     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a37cf0e5ba41031eeb95dc12e674ebb15">fpen</a>                         : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Enable</span>
<a name="l03287"></a>03287 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03288"></a>03288 <span class="comment">                                                         When set, enables the Forward Progress Counter to</span>
<a name="l03289"></a>03289 <span class="comment">                                                         prevent new LFB entries from enqueueing until ALL</span>
<a name="l03290"></a>03290 <span class="comment">                                                         current LFB entries have completed. */</span>
<a name="l03291"></a>03291     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a1e903310d2491cf84e192e69e4900a32">idxalias</a>                     : 1;  <span class="comment">/**&lt; L2C Index Alias Enable</span>
<a name="l03292"></a>03292 <span class="comment">                                                         When set, the L2 Tag/Data Store will alias the 11-bit</span>
<a name="l03293"></a>03293 <span class="comment">                                                         index with the low order 11-bits of the tag.</span>
<a name="l03294"></a>03294 <span class="comment">                                                            index[17:7] =  (tag[28:18] ^ index[17:7])</span>
<a name="l03295"></a>03295 <span class="comment">                                                         NOTE: This bit must only be modified at boot time,</span>
<a name="l03296"></a>03296 <span class="comment">                                                         when it can be guaranteed that no blocks have been</span>
<a name="l03297"></a>03297 <span class="comment">                                                         loaded into the L2 Cache.</span>
<a name="l03298"></a>03298 <span class="comment">                                                         The index aliasing is a performance enhancement feature</span>
<a name="l03299"></a>03299 <span class="comment">                                                         which reduces the L2 cache thrashing experienced for</span>
<a name="l03300"></a>03300 <span class="comment">                                                         regular stride references.</span>
<a name="l03301"></a>03301 <span class="comment">                                                         NOTE: The index alias is stored in the LFB and VAB, and</span>
<a name="l03302"></a>03302 <span class="comment">                                                         its effects are reversed for memory references (Victims,</span>
<a name="l03303"></a>03303 <span class="comment">                                                         STT-Misses and Read-Misses) */</span>
<a name="l03304"></a>03304     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a9ba80e3f0393e7007917a7c112e372a1">mwf_crd</a>                      : 4;  <span class="comment">/**&lt; MWF Credit Threshold: When the remaining MWF credits</span>
<a name="l03305"></a>03305 <span class="comment">                                                         become less than or equal to the MWF_CRD, the L2C will</span>
<a name="l03306"></a>03306 <span class="comment">                                                         assert l2c__lmi_mwd_hiwater_a to signal the LMC to give</span>
<a name="l03307"></a>03307 <span class="comment">                                                         writes (victims) higher priority. */</span>
<a name="l03308"></a>03308     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a94263ba2798c082f29cdf41c3baebce9">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RSP Arbitration Mode:</span>
<a name="l03309"></a>03309 <span class="comment">                                                         - 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]</span>
<a name="l03310"></a>03310 <span class="comment">                                                         - 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),</span>
<a name="l03311"></a>03311 <span class="comment">                                                             RHCF(RdHit), STRSP(ST RSP w/ invalidate),</span>
<a name="l03312"></a>03312 <span class="comment">                                                             STRSC(ST RSP no invalidate)] */</span>
<a name="l03313"></a>03313     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa938b4d6cfb7169d2067b5835197e435">rfb_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RFB Arbitration Mode:</span>
<a name="l03314"></a>03314 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03315"></a>03315 <span class="comment">                                                             IOB-&gt;PP requests are higher priority than</span>
<a name="l03316"></a>03316 <span class="comment">                                                             PP-&gt;IOB requests</span>
<a name="l03317"></a>03317 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03318"></a>03318 <span class="comment">                                                             I/O requests from PP and IOB are serviced in</span>
<a name="l03319"></a>03319 <span class="comment">                                                             round robin */</span>
<a name="l03320"></a>03320     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a3aecc4418e0a1654332579871b69cf33">lrf_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RF Arbitration Mode:</span>
<a name="l03321"></a>03321 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03322"></a>03322 <span class="comment">                                                             IOB memory requests are higher priority than PP</span>
<a name="l03323"></a>03323 <span class="comment">                                                             memory requests.</span>
<a name="l03324"></a>03324 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03325"></a>03325 <span class="comment">                                                             Memory requests from PP and IOB are serviced in</span>
<a name="l03326"></a>03326 <span class="comment">                                                             round robin. */</span>
<a name="l03327"></a>03327 <span class="preprocessor">#else</span>
<a name="l03328"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a3aecc4418e0a1654332579871b69cf33">03328</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a3aecc4418e0a1654332579871b69cf33">lrf_arb_mode</a>                 : 1;
<a name="l03329"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa938b4d6cfb7169d2067b5835197e435">03329</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa938b4d6cfb7169d2067b5835197e435">rfb_arb_mode</a>                 : 1;
<a name="l03330"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a94263ba2798c082f29cdf41c3baebce9">03330</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a94263ba2798c082f29cdf41c3baebce9">rsp_arb_mode</a>                 : 1;
<a name="l03331"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a9ba80e3f0393e7007917a7c112e372a1">03331</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a9ba80e3f0393e7007917a7c112e372a1">mwf_crd</a>                      : 4;
<a name="l03332"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a1e903310d2491cf84e192e69e4900a32">03332</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a1e903310d2491cf84e192e69e4900a32">idxalias</a>                     : 1;
<a name="l03333"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a37cf0e5ba41031eeb95dc12e674ebb15">03333</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a37cf0e5ba41031eeb95dc12e674ebb15">fpen</a>                         : 1;
<a name="l03334"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a306df38c1c652ae2140d6275e1fbd1c9">03334</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a306df38c1c652ae2140d6275e1fbd1c9">fpempty</a>                      : 1;
<a name="l03335"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa40d85cc39d9b909624bf980d285e1f3">03335</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#aa40d85cc39d9b909624bf980d285e1f3">fpexp</a>                        : 4;
<a name="l03336"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#afd7a1fc42cedfc19526f34a3828c24a8">03336</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#afd7a1fc42cedfc19526f34a3828c24a8">dfill_dis</a>                    : 1;
<a name="l03337"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#acc4d2603ea82c35c6fe0349be864d454">03337</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#acc4d2603ea82c35c6fe0349be864d454">reserved_15_17</a>               : 3;
<a name="l03338"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#ac2ddc4fd111f2f6d0287aeaeda31dd65">03338</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#ac2ddc4fd111f2f6d0287aeaeda31dd65">lbist</a>                        : 1;
<a name="l03339"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a5b3e015c7635551e105c1a014d4a0b01">03339</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a5b3e015c7635551e105c1a014d4a0b01">bstrun</a>                       : 1;
<a name="l03340"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a7843ca5c600d05e38e6a1374708c8660">03340</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xx.html#a7843ca5c600d05e38e6a1374708c8660">reserved_20_63</a>               : 44;
<a name="l03341"></a>03341 <span class="preprocessor">#endif</span>
<a name="l03342"></a>03342 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cfg.html#abee89bfe9bd868d3931c1e8259298026">cn58xx</a>;
<a name="l03343"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html">03343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html">cvmx_l2c_cfg_cn58xxp1</a> {
<a name="l03344"></a>03344 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03345"></a>03345 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac33c88a2f34f3db7a3c9f61d65159604">reserved_15_63</a>               : 49;
<a name="l03346"></a>03346     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac93e619c3feef2c483e466554340c463">dfill_dis</a>                    : 1;  <span class="comment">/**&lt; L2C Dual Fill Disable</span>
<a name="l03347"></a>03347 <span class="comment">                                                         When set, the L2C dual-fill performance feature is</span>
<a name="l03348"></a>03348 <span class="comment">                                                         disabled.</span>
<a name="l03349"></a>03349 <span class="comment">                                                         NOTE: This bit is only intended to evaluate the</span>
<a name="l03350"></a>03350 <span class="comment">                                                         effectiveness of the dual-fill feature. For OPTIMAL</span>
<a name="l03351"></a>03351 <span class="comment">                                                         performance, this bit should ALWAYS be zero. */</span>
<a name="l03352"></a>03352     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a33ca7397b7fe6b1edea735bf96087068">fpexp</a>                        : 4;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Exponent</span>
<a name="l03353"></a>03353 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03354"></a>03354 <span class="comment">                                                         When FPEN is enabled and the LFB is empty, the</span>
<a name="l03355"></a>03355 <span class="comment">                                                         forward progress counter (FPCNT) is initialized to:</span>
<a name="l03356"></a>03356 <span class="comment">                                                            FPCNT[24:0] = 2^(9+FPEXP)</span>
<a name="l03357"></a>03357 <span class="comment">                                                         When the LFB is non-empty the FPCNT is decremented</span>
<a name="l03358"></a>03358 <span class="comment">                                                         (every eclk interval). If the FPCNT reaches zero,</span>
<a name="l03359"></a>03359 <span class="comment">                                                         the LFB no longer accepts new requests until either</span>
<a name="l03360"></a>03360 <span class="comment">                                                            a) all of the current LFB entries have completed</span>
<a name="l03361"></a>03361 <span class="comment">                                                               (to ensure forward progress).</span>
<a name="l03362"></a>03362 <span class="comment">                                                            b) FPEMPTY=0 and another forward progress count</span>
<a name="l03363"></a>03363 <span class="comment">                                                               interval timeout expires.</span>
<a name="l03364"></a>03364 <span class="comment">                                                         EXAMPLE USE: If FPEXP=2, the FPCNT = 2048 eclks.</span>
<a name="l03365"></a>03365 <span class="comment">                                                         (For eclk=500MHz(2ns), this would be ~4us). */</span>
<a name="l03366"></a>03366     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7eb6bdec48dee380b945ccd21b76f556">fpempty</a>                      : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Empty</span>
<a name="l03367"></a>03367 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03368"></a>03368 <span class="comment">                                                         When set, if the forward progress counter expires,</span>
<a name="l03369"></a>03369 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL all current LFB</span>
<a name="l03370"></a>03370 <span class="comment">                                                         entries have completed.</span>
<a name="l03371"></a>03371 <span class="comment">                                                         When clear, if the forward progress counter expires,</span>
<a name="l03372"></a>03372 <span class="comment">                                                         all new LFB-NQs are stopped UNTIL either</span>
<a name="l03373"></a>03373 <span class="comment">                                                           a) all current LFB entries have completed.</span>
<a name="l03374"></a>03374 <span class="comment">                                                           b) another forward progress interval expires</span>
<a name="l03375"></a>03375 <span class="comment">                                                         NOTE: We may want to FREEZE/HANG the system when</span>
<a name="l03376"></a>03376 <span class="comment">                                                         we encounter an LFB entry cannot complete, and there</span>
<a name="l03377"></a>03377 <span class="comment">                                                         may be times when we want to allow further LFB-NQs</span>
<a name="l03378"></a>03378 <span class="comment">                                                         to be permitted to help in further analyzing the</span>
<a name="l03379"></a>03379 <span class="comment">                                                         source */</span>
<a name="l03380"></a>03380     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ae92fc1256acef62780b2fee3ffc8c56c">fpen</a>                         : 1;  <span class="comment">/**&lt; [CYA] Forward Progress Counter Enable</span>
<a name="l03381"></a>03381 <span class="comment">                                                         NOTE: Should NOT be exposed to customer! [FOR DEBUG ONLY]</span>
<a name="l03382"></a>03382 <span class="comment">                                                         When set, enables the Forward Progress Counter to</span>
<a name="l03383"></a>03383 <span class="comment">                                                         prevent new LFB entries from enqueueing until ALL</span>
<a name="l03384"></a>03384 <span class="comment">                                                         current LFB entries have completed. */</span>
<a name="l03385"></a>03385     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7417c1b7efbf0c74e9dcc38c269ac380">idxalias</a>                     : 1;  <span class="comment">/**&lt; L2C Index Alias Enable</span>
<a name="l03386"></a>03386 <span class="comment">                                                         When set, the L2 Tag/Data Store will alias the 11-bit</span>
<a name="l03387"></a>03387 <span class="comment">                                                         index with the low order 11-bits of the tag.</span>
<a name="l03388"></a>03388 <span class="comment">                                                            index[17:7] =  (tag[28:18] ^ index[17:7])</span>
<a name="l03389"></a>03389 <span class="comment">                                                         NOTE: This bit must only be modified at boot time,</span>
<a name="l03390"></a>03390 <span class="comment">                                                         when it can be guaranteed that no blocks have been</span>
<a name="l03391"></a>03391 <span class="comment">                                                         loaded into the L2 Cache.</span>
<a name="l03392"></a>03392 <span class="comment">                                                         The index aliasing is a performance enhancement feature</span>
<a name="l03393"></a>03393 <span class="comment">                                                         which reduces the L2 cache thrashing experienced for</span>
<a name="l03394"></a>03394 <span class="comment">                                                         regular stride references.</span>
<a name="l03395"></a>03395 <span class="comment">                                                         NOTE: The index alias is stored in the LFB and VAB, and</span>
<a name="l03396"></a>03396 <span class="comment">                                                         its effects are reversed for memory references (Victims,</span>
<a name="l03397"></a>03397 <span class="comment">                                                         STT-Misses and Read-Misses) */</span>
<a name="l03398"></a>03398     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a5c25b9731b00b08638783668f12cfcd7">mwf_crd</a>                      : 4;  <span class="comment">/**&lt; MWF Credit Threshold: When the remaining MWF credits</span>
<a name="l03399"></a>03399 <span class="comment">                                                         become less than or equal to the MWF_CRD, the L2C will</span>
<a name="l03400"></a>03400 <span class="comment">                                                         assert l2c__lmi_mwd_hiwater_a to signal the LMC to give</span>
<a name="l03401"></a>03401 <span class="comment">                                                         writes (victims) higher priority. */</span>
<a name="l03402"></a>03402     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0ef8c836525ef9777fd498bf6d25fe52">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RSP Arbitration Mode:</span>
<a name="l03403"></a>03403 <span class="comment">                                                         - 0: Fixed Priority [HP=RFB, RMCF, RHCF, STRSP, LP=STRSC]</span>
<a name="l03404"></a>03404 <span class="comment">                                                         - 1: Round Robin: [RFB(reflected I/O), RMCF(RdMiss),</span>
<a name="l03405"></a>03405 <span class="comment">                                                             RHCF(RdHit), STRSP(ST RSP w/ invalidate),</span>
<a name="l03406"></a>03406 <span class="comment">                                                             STRSC(ST RSP no invalidate)] */</span>
<a name="l03407"></a>03407     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0c3e824e0a14080284fca7b6befe181d">rfb_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RFB Arbitration Mode:</span>
<a name="l03408"></a>03408 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03409"></a>03409 <span class="comment">                                                             IOB-&gt;PP requests are higher priority than</span>
<a name="l03410"></a>03410 <span class="comment">                                                             PP-&gt;IOB requests</span>
<a name="l03411"></a>03411 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03412"></a>03412 <span class="comment">                                                             I/O requests from PP and IOB are serviced in</span>
<a name="l03413"></a>03413 <span class="comment">                                                             round robin */</span>
<a name="l03414"></a>03414     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a965e94398632f2a7a3023f6cc82c75c9">lrf_arb_mode</a>                 : 1;  <span class="comment">/**&lt; RF Arbitration Mode:</span>
<a name="l03415"></a>03415 <span class="comment">                                                         - 0: Fixed Priority -</span>
<a name="l03416"></a>03416 <span class="comment">                                                             IOB memory requests are higher priority than PP</span>
<a name="l03417"></a>03417 <span class="comment">                                                             memory requests.</span>
<a name="l03418"></a>03418 <span class="comment">                                                         - 1: Round Robin -</span>
<a name="l03419"></a>03419 <span class="comment">                                                             Memory requests from PP and IOB are serviced in</span>
<a name="l03420"></a>03420 <span class="comment">                                                             round robin. */</span>
<a name="l03421"></a>03421 <span class="preprocessor">#else</span>
<a name="l03422"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a965e94398632f2a7a3023f6cc82c75c9">03422</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a965e94398632f2a7a3023f6cc82c75c9">lrf_arb_mode</a>                 : 1;
<a name="l03423"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0c3e824e0a14080284fca7b6befe181d">03423</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0c3e824e0a14080284fca7b6befe181d">rfb_arb_mode</a>                 : 1;
<a name="l03424"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0ef8c836525ef9777fd498bf6d25fe52">03424</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a0ef8c836525ef9777fd498bf6d25fe52">rsp_arb_mode</a>                 : 1;
<a name="l03425"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a5c25b9731b00b08638783668f12cfcd7">03425</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a5c25b9731b00b08638783668f12cfcd7">mwf_crd</a>                      : 4;
<a name="l03426"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7417c1b7efbf0c74e9dcc38c269ac380">03426</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7417c1b7efbf0c74e9dcc38c269ac380">idxalias</a>                     : 1;
<a name="l03427"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ae92fc1256acef62780b2fee3ffc8c56c">03427</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ae92fc1256acef62780b2fee3ffc8c56c">fpen</a>                         : 1;
<a name="l03428"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7eb6bdec48dee380b945ccd21b76f556">03428</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a7eb6bdec48dee380b945ccd21b76f556">fpempty</a>                      : 1;
<a name="l03429"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a33ca7397b7fe6b1edea735bf96087068">03429</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#a33ca7397b7fe6b1edea735bf96087068">fpexp</a>                        : 4;
<a name="l03430"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac93e619c3feef2c483e466554340c463">03430</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac93e619c3feef2c483e466554340c463">dfill_dis</a>                    : 1;
<a name="l03431"></a><a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac33c88a2f34f3db7a3c9f61d65159604">03431</a>     uint64_t <a class="code" href="structcvmx__l2c__cfg_1_1cvmx__l2c__cfg__cn58xxp1.html#ac33c88a2f34f3db7a3c9f61d65159604">reserved_15_63</a>               : 49;
<a name="l03432"></a>03432 <span class="preprocessor">#endif</span>
<a name="l03433"></a>03433 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cfg.html#ae39faff2c51d8e06ee90449259932a9d">cn58xxp1</a>;
<a name="l03434"></a>03434 };
<a name="l03435"></a><a class="code" href="cvmx-l2c-defs_8h.html#a44478b086eab9f4f0d12ff6fc38a025c">03435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cfg.html" title="cvmx_l2c_cfg">cvmx_l2c_cfg</a> <a class="code" href="unioncvmx__l2c__cfg.html" title="cvmx_l2c_cfg">cvmx_l2c_cfg_t</a>;
<a name="l03436"></a>03436 <span class="comment"></span>
<a name="l03437"></a>03437 <span class="comment">/**</span>
<a name="l03438"></a>03438 <span class="comment"> * cvmx_l2c_cop0_adr</span>
<a name="l03439"></a>03439 <span class="comment"> *</span>
<a name="l03440"></a>03440 <span class="comment"> * Provides the address of the COP0 register to read/write when L2C_COP0_DAT is accessed.</span>
<a name="l03441"></a>03441 <span class="comment"> *</span>
<a name="l03442"></a>03442 <span class="comment"> * 1. RD and SEL are as defined in the description of core coprocessor 0 registers.</span>
<a name="l03443"></a>03443 <span class="comment"> *</span>
<a name="l03444"></a>03444 <span class="comment"> * 2. If the PPID is outside the range of valid cores, and not 255 (broadcast), or if</span>
<a name="l03445"></a>03445 <span class="comment"> * the core in question is in reset a write will be ignored and reads will timeout the</span>
<a name="l03446"></a>03446 <span class="comment"> * RSL bus.</span>
<a name="l03447"></a>03447 <span class="comment"> *</span>
<a name="l03448"></a>03448 <span class="comment"> * 3. If a COP0 register cannot be accessed by this mechanism the write be silently</span>
<a name="l03449"></a>03449 <span class="comment"> * ignored and the read data will be 0x2bad2bad2bad2bad. Otherwise, if the COP0</span>
<a name="l03450"></a>03450 <span class="comment"> * register doesn&apos;t exist, the read data value will be 0x000000000baddeed.</span>
<a name="l03451"></a>03451 <span class="comment"> */</span>
<a name="l03452"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html">03452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__adr.html" title="cvmx_l2c_cop0_adr">cvmx_l2c_cop0_adr</a> {
<a name="l03453"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#a60a22d28352d317495948db3105668cd">03453</a>     uint64_t <a class="code" href="unioncvmx__l2c__cop0__adr.html#a60a22d28352d317495948db3105668cd">u64</a>;
<a name="l03454"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">03454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a> {
<a name="l03455"></a>03455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03456"></a>03456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#aacda6f96468781eb7aaa6d0edf15edff">reserved_24_63</a>               : 40;
<a name="l03457"></a>03457     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a3f1f474d92bb00cd83135a38ea5a3eab">ppid</a>                         : 8;  <span class="comment">/**&lt; Core to access; use 0xFF for broadcast write. Broadcast reads are unpredictable. */</span>
<a name="l03458"></a>03458     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a2f21015bfdd37a634c0eda91f44ee593">reserved_15_15</a>               : 1;
<a name="l03459"></a>03459     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#af108504cc5d3cd6cbe808c47c9c0aad8">mbz</a>                          : 6;  <span class="comment">/**&lt; Must be written to zero. */</span>
<a name="l03460"></a>03460     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a411a08b5f2d00a8bc3dfb9e603be914b">root</a>                         : 1;  <span class="comment">/**&lt; If 1, root register is accessed, if 0 guest register is accessed. */</span>
<a name="l03461"></a>03461     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#adfbac2fcc0910d49a1d5c4ed780f5c3c">rd</a>                           : 5;  <span class="comment">/**&lt; COP0 register number. */</span>
<a name="l03462"></a>03462     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a6d3687c30cf5776ede39f117adcb51f8">sel</a>                          : 3;  <span class="comment">/**&lt; COP0 select. */</span>
<a name="l03463"></a>03463 <span class="preprocessor">#else</span>
<a name="l03464"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a6d3687c30cf5776ede39f117adcb51f8">03464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a6d3687c30cf5776ede39f117adcb51f8">sel</a>                          : 3;
<a name="l03465"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#adfbac2fcc0910d49a1d5c4ed780f5c3c">03465</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#adfbac2fcc0910d49a1d5c4ed780f5c3c">rd</a>                           : 5;
<a name="l03466"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a411a08b5f2d00a8bc3dfb9e603be914b">03466</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a411a08b5f2d00a8bc3dfb9e603be914b">root</a>                         : 1;
<a name="l03467"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#af108504cc5d3cd6cbe808c47c9c0aad8">03467</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#af108504cc5d3cd6cbe808c47c9c0aad8">mbz</a>                          : 6;
<a name="l03468"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a2f21015bfdd37a634c0eda91f44ee593">03468</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a2f21015bfdd37a634c0eda91f44ee593">reserved_15_15</a>               : 1;
<a name="l03469"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a3f1f474d92bb00cd83135a38ea5a3eab">03469</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#a3f1f474d92bb00cd83135a38ea5a3eab">ppid</a>                         : 8;
<a name="l03470"></a><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#aacda6f96468781eb7aaa6d0edf15edff">03470</a>     uint64_t <a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html#aacda6f96468781eb7aaa6d0edf15edff">reserved_24_63</a>               : 40;
<a name="l03471"></a>03471 <span class="preprocessor">#endif</span>
<a name="l03472"></a>03472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cop0__adr.html#ae32da59a3b2838b30d84632defc866d3">s</a>;
<a name="l03473"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#ad05471f8664044ba0e1504c4b1c0e6f6">03473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#ad05471f8664044ba0e1504c4b1c0e6f6">cn70xx</a>;
<a name="l03474"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#a812ac7636e8289627448f608ed2a8191">03474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#a812ac7636e8289627448f608ed2a8191">cn70xxp1</a>;
<a name="l03475"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#ad08a0d95224c235488f4477d0a11ab8f">03475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#ad08a0d95224c235488f4477d0a11ab8f">cn73xx</a>;
<a name="l03476"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#a639bd3ba0e0d197e30baad16ee9a8493">03476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#a639bd3ba0e0d197e30baad16ee9a8493">cn78xx</a>;
<a name="l03477"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#ac369840858d8d0f2361dd5f791958049">03477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#ac369840858d8d0f2361dd5f791958049">cn78xxp1</a>;
<a name="l03478"></a><a class="code" href="unioncvmx__l2c__cop0__adr.html#aee1853a4a9210c043f5dcb0299c53d21">03478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__adr_1_1cvmx__l2c__cop0__adr__s.html">cvmx_l2c_cop0_adr_s</a>            <a class="code" href="unioncvmx__l2c__cop0__adr.html#aee1853a4a9210c043f5dcb0299c53d21">cnf75xx</a>;
<a name="l03479"></a>03479 };
<a name="l03480"></a><a class="code" href="cvmx-l2c-defs_8h.html#a03eeb936d56ccbbf40ce05226ca476b8">03480</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__adr.html" title="cvmx_l2c_cop0_adr">cvmx_l2c_cop0_adr</a> <a class="code" href="unioncvmx__l2c__cop0__adr.html" title="cvmx_l2c_cop0_adr">cvmx_l2c_cop0_adr_t</a>;
<a name="l03481"></a>03481 <span class="comment"></span>
<a name="l03482"></a>03482 <span class="comment">/**</span>
<a name="l03483"></a>03483 <span class="comment"> * cvmx_l2c_cop0_dat</span>
<a name="l03484"></a>03484 <span class="comment"> *</span>
<a name="l03485"></a>03485 <span class="comment"> * Provides data access for the COP0 register specified by the L2C_COP0_ADR register.</span>
<a name="l03486"></a>03486 <span class="comment"> *</span>
<a name="l03487"></a>03487 <span class="comment"> */</span>
<a name="l03488"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html">03488</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__dat.html" title="cvmx_l2c_cop0_dat">cvmx_l2c_cop0_dat</a> {
<a name="l03489"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#a249b24ff3271864d970f9099761827f0">03489</a>     uint64_t <a class="code" href="unioncvmx__l2c__cop0__dat.html#a249b24ff3271864d970f9099761827f0">u64</a>;
<a name="l03490"></a><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">03490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a> {
<a name="l03491"></a>03491 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03492"></a>03492 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html#a591ba25887d84f552839ae39cb739df3">data</a>                         : 64; <span class="comment">/**&lt; Data to write to specified COP0 register or return data for a read. */</span>
<a name="l03493"></a>03493 <span class="preprocessor">#else</span>
<a name="l03494"></a><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html#a591ba25887d84f552839ae39cb739df3">03494</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html#a591ba25887d84f552839ae39cb739df3">data</a>                         : 64;
<a name="l03495"></a>03495 <span class="preprocessor">#endif</span>
<a name="l03496"></a>03496 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cop0__dat.html#af4a4aa963caf6cb935b09ae4269726aa">s</a>;
<a name="l03497"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#a4db903623447168c570ab53efa6d9cb7">03497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#a4db903623447168c570ab53efa6d9cb7">cn70xx</a>;
<a name="l03498"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#a2060b67588ef56f1ed414a3189ab1b95">03498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#a2060b67588ef56f1ed414a3189ab1b95">cn70xxp1</a>;
<a name="l03499"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#a01eae51c8fb41a2767224560b106c380">03499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#a01eae51c8fb41a2767224560b106c380">cn73xx</a>;
<a name="l03500"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#a6d1ea03779c8b44883e03f6c87d24ff7">03500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#a6d1ea03779c8b44883e03f6c87d24ff7">cn78xx</a>;
<a name="l03501"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#ac1d6bb5e379cf0f9430bac7d0afb421c">03501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#ac1d6bb5e379cf0f9430bac7d0afb421c">cn78xxp1</a>;
<a name="l03502"></a><a class="code" href="unioncvmx__l2c__cop0__dat.html#aa5fd55b6fbd11dab690fb511bd9e4738">03502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__dat_1_1cvmx__l2c__cop0__dat__s.html">cvmx_l2c_cop0_dat_s</a>            <a class="code" href="unioncvmx__l2c__cop0__dat.html#aa5fd55b6fbd11dab690fb511bd9e4738">cnf75xx</a>;
<a name="l03503"></a>03503 };
<a name="l03504"></a><a class="code" href="cvmx-l2c-defs_8h.html#a246b9a36d85076952a6df672178d1ef7">03504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__dat.html" title="cvmx_l2c_cop0_dat">cvmx_l2c_cop0_dat</a> <a class="code" href="unioncvmx__l2c__cop0__dat.html" title="cvmx_l2c_cop0_dat">cvmx_l2c_cop0_dat_t</a>;
<a name="l03505"></a>03505 <span class="comment"></span>
<a name="l03506"></a>03506 <span class="comment">/**</span>
<a name="l03507"></a>03507 <span class="comment"> * cvmx_l2c_cop0_map#</span>
<a name="l03508"></a>03508 <span class="comment"> *</span>
<a name="l03509"></a>03509 <span class="comment"> * L2C_COP0_MAP = PP COP0 register memory mapped region</span>
<a name="l03510"></a>03510 <span class="comment"> *</span>
<a name="l03511"></a>03511 <span class="comment"> * Description: PP COP0 register mapped region.</span>
<a name="l03512"></a>03512 <span class="comment"> *</span>
<a name="l03513"></a>03513 <span class="comment"> * NOTE: for 63xx, if the PPID is outside the range of 0-3,63 the write will be ignored and reads</span>
<a name="l03514"></a>03514 <span class="comment"> * will return 0x2bad2bad2bad2bad</span>
<a name="l03515"></a>03515 <span class="comment"> *</span>
<a name="l03516"></a>03516 <span class="comment"> * Notes:</span>
<a name="l03517"></a>03517 <span class="comment"> * (1) There are 256 COP0 registers per PP.  Registers 0-255 map to PP0&apos;s COP0 registers, 256-511 are</span>
<a name="l03518"></a>03518 <span class="comment"> *     mapped to PP1&apos;s, etc.  A special set X PP63 (registers 16128-16383) are for broadcast writes.</span>
<a name="l03519"></a>03519 <span class="comment"> *     Any write done to these registers will take effect in ALL PPs.  Note the means the L2C_COP0_MAP</span>
<a name="l03520"></a>03520 <span class="comment"> *     register to access can be gotten by:</span>
<a name="l03521"></a>03521 <span class="comment"> *</span>
<a name="l03522"></a>03522 <span class="comment"> *         REGNUM = [ PPID[5:0], rd[4:0], sel[2:0] ]</span>
<a name="l03523"></a>03523 <span class="comment"> *</span>
<a name="l03524"></a>03524 <span class="comment"> *     where rd and sel are as defined in the HRM description of Core Coprocessor 0 registers</span>
<a name="l03525"></a>03525 <span class="comment"> *     and note 4 below.</span>
<a name="l03526"></a>03526 <span class="comment"> *</span>
<a name="l03527"></a>03527 <span class="comment"> * (2) if a COP0 register cannot be accessed by this mechanism the write be silently ignored and the</span>
<a name="l03528"></a>03528 <span class="comment"> *     read data will be 0xBADDEED.</span>
<a name="l03529"></a>03529 <span class="comment"> *</span>
<a name="l03530"></a>03530 <span class="comment"> * (3) for 61xx, if the PPID is outside the range of 0-3,63 or if the PP in question is in reset a</span>
<a name="l03531"></a>03531 <span class="comment"> *     write will be ignored and reads will timeout the RSL bus.</span>
<a name="l03532"></a>03532 <span class="comment"> *</span>
<a name="l03533"></a>03533 <span class="comment"> * (4) Referring to note (1) above, the following rd/sel values are supported:</span>
<a name="l03534"></a>03534 <span class="comment"> *</span>
<a name="l03535"></a>03535 <span class="comment"> *     NOTE: Put only the &quot;Customer type&quot; in HRM. do not put the &quot;Real type&quot; in HRM.</span>
<a name="l03536"></a>03536 <span class="comment"> *</span>
<a name="l03537"></a>03537 <span class="comment"> *                    Customer                                                    Real</span>
<a name="l03538"></a>03538 <span class="comment"> *        rd     sel     type         Description                                 type</span>
<a name="l03539"></a>03539 <span class="comment"> *     ======+=======+==========+==============================================+=========</span>
<a name="l03540"></a>03540 <span class="comment"> *        4      2       RO          COP0 UserLocal                                RW</span>
<a name="l03541"></a>03541 <span class="comment"> *        7      0       RO          COP0 HWREna                                   RW</span>
<a name="l03542"></a>03542 <span class="comment"> *        9      0       RO          COP0 Count                                    RW</span>
<a name="l03543"></a>03543 <span class="comment"> *        9      6       RO          COP0 CvmCount                                 RW</span>
<a name="l03544"></a>03544 <span class="comment"> *        9      7       RO          COP0 CvmCtl                                   RW</span>
<a name="l03545"></a>03545 <span class="comment"> *       11      0       RO          COP0 Compare                                  RW</span>
<a name="l03546"></a>03546 <span class="comment"> *       11      6       RW          COP0 PowThrottle                              RW</span>
<a name="l03547"></a>03547 <span class="comment"> *       12      0       RO          COP0 Status                                   RW</span>
<a name="l03548"></a>03548 <span class="comment"> *       12      1       RO          COP0 IntCtl                                   RO</span>
<a name="l03549"></a>03549 <span class="comment"> *       12      2       RO          COP0 SRSCtl                                   RO</span>
<a name="l03550"></a>03550 <span class="comment"> *       13      0       RO          COP0 Cause                                    RW</span>
<a name="l03551"></a>03551 <span class="comment"> *       14      0       RO          COP0 EPC                                      RW</span>
<a name="l03552"></a>03552 <span class="comment"> *       15      0       RO          COP0 PrID                                     RO</span>
<a name="l03553"></a>03553 <span class="comment"> *       15      1       RO          COP0 EBase                                    RW</span>
<a name="l03554"></a>03554 <span class="comment"> *       16      0       RO          PC Issue Debug Info (see details below)       RO</span>
<a name="l03555"></a>03555 <span class="comment"> *       16      1       RO          PC Fetch Debug Info (see details below)       RO</span>
<a name="l03556"></a>03556 <span class="comment"> *       16      2       RO          PC Fill Debug Info (see details below)        RO</span>
<a name="l03557"></a>03557 <span class="comment"> *       16      3       RO          PC Misc Debug Info (see details below)        RO</span>
<a name="l03558"></a>03558 <span class="comment"> *       18      0       RO          COP0 WatchLo0                                 RW</span>
<a name="l03559"></a>03559 <span class="comment"> *       19      0       RO          COP0 WatchHi0                                 RW</span>
<a name="l03560"></a>03560 <span class="comment"> *       22      0       RO          COP0 MultiCoreDebug                           RW</span>
<a name="l03561"></a>03561 <span class="comment"> *       22      1                   COP0 VoltageMonitor                           RW</span>
<a name="l03562"></a>03562 <span class="comment"> *       23      0       RO          COP0 Debug                                    RW</span>
<a name="l03563"></a>03563 <span class="comment"> *       23      6       RO          COP0 Debug2                                   RO</span>
<a name="l03564"></a>03564 <span class="comment"> *       24      0       RO          COP0 DEPC                                     RW</span>
<a name="l03565"></a>03565 <span class="comment"> *       25      0       RO          COP0 PerfCnt Control0                         RW</span>
<a name="l03566"></a>03566 <span class="comment"> *       25      1       RO          COP0 PerfCnt Counter0                         RW</span>
<a name="l03567"></a>03567 <span class="comment"> *       25      2       RO          COP0 PerfCnt Control1                         RW</span>
<a name="l03568"></a>03568 <span class="comment"> *       25      3       RO          COP0 PerfCnt Counter1                         RW</span>
<a name="l03569"></a>03569 <span class="comment"> *       27      0       RO          COP0 CacheErr (icache)                        RW</span>
<a name="l03570"></a>03570 <span class="comment"> *       28      0       RO          COP0 TagLo (icache)                           RW</span>
<a name="l03571"></a>03571 <span class="comment"> *       28      1       RO          COP0 DataLo (icache)                          RW</span>
<a name="l03572"></a>03572 <span class="comment"> *       29      1       RO          COP0 DataHi (icache)                          RW</span>
<a name="l03573"></a>03573 <span class="comment"> *       30      0       RO          COP0 ErrorEPC                                 RW</span>
<a name="l03574"></a>03574 <span class="comment"> *       31      0       RO          COP0 DESAVE                                   RW</span>
<a name="l03575"></a>03575 <span class="comment"> *       31      2       RO          COP0 Scratch                                  RW</span>
<a name="l03576"></a>03576 <span class="comment"> *       31      3       RO          COP0 Scratch1                                 RW</span>
<a name="l03577"></a>03577 <span class="comment"> *       31      4       RO          COP0 Scratch2                                 RW</span>
<a name="l03578"></a>03578 <span class="comment"> *</span>
<a name="l03579"></a>03579 <span class="comment"> *     - PC Issue Debug Info</span>
<a name="l03580"></a>03580 <span class="comment"> *</span>
<a name="l03581"></a>03581 <span class="comment"> *       - 63:2 pc0_5a&lt;63:2&gt; // often VA&lt;63:2&gt; of the next instruction to issue</span>
<a name="l03582"></a>03582 <span class="comment"> *                           //    but can also be the VA of an instruction executing/replaying on pipe 0</span>
<a name="l03583"></a>03583 <span class="comment"> *                           //    or can also be a VA being filled into the instruction cache</span>
<a name="l03584"></a>03584 <span class="comment"> *                           //    or can also be unpredictable</span>
<a name="l03585"></a>03585 <span class="comment"> *                           // &lt;61:49&gt; RAZ</span>
<a name="l03586"></a>03586 <span class="comment"> *       1    illegal      // set when illegal VA</span>
<a name="l03587"></a>03587 <span class="comment"> *       0    delayslot    // set when VA is delayslot (prior branch may be either taken or not taken)</span>
<a name="l03588"></a>03588 <span class="comment"> *</span>
<a name="l03589"></a>03589 <span class="comment"> *     - PC Fetch Debug Info</span>
<a name="l03590"></a>03590 <span class="comment"> *</span>
<a name="l03591"></a>03591 <span class="comment"> *       - 63:0 fetch_address_3a // VA being fetched from the instruction cache</span>
<a name="l03592"></a>03592 <span class="comment"> *                               // &lt;61:49&gt;, &lt;1:0&gt; RAZ</span>
<a name="l03593"></a>03593 <span class="comment"> *</span>
<a name="l03594"></a>03594 <span class="comment"> *     - PC Fill Debug Info</span>
<a name="l03595"></a>03595 <span class="comment"> *</span>
<a name="l03596"></a>03596 <span class="comment"> *       - 63:0 fill_address_4a&lt;63:2&gt; // VA&lt;63:2&gt; being filled into instruction cache</span>
<a name="l03597"></a>03597 <span class="comment"> *                                    // valid when waiting_for_ifill_4a is set (see PC Misc Debug Info below)</span>
<a name="l03598"></a>03598 <span class="comment"> *                                    // &lt;61:49&gt; RAZ</span>
<a name="l03599"></a>03599 <span class="comment"> *          1 illegal               // set when illegal VA</span>
<a name="l03600"></a>03600 <span class="comment"> *          0 RAZ</span>
<a name="l03601"></a>03601 <span class="comment"> *</span>
<a name="l03602"></a>03602 <span class="comment"> *     - PC Misc Debug Info</span>
<a name="l03603"></a>03603 <span class="comment"> *</span>
<a name="l03604"></a>03604 <span class="comment"> *       - 63:3 RAZ</span>
<a name="l03605"></a>03605 <span class="comment"> *          2 mem_stall_3a         // stall term from L1 memory system</span>
<a name="l03606"></a>03606 <span class="comment"> *          1 waiting_for_pfill_4a // when waiting_for_ifill_4a is set, indicates whether instruction cache fill is due to a prefetch</span>
<a name="l03607"></a>03607 <span class="comment"> *          0 waiting_for_ifill_4a // set when there is an outstanding instruction cache fill</span>
<a name="l03608"></a>03608 <span class="comment"> */</span>
<a name="l03609"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html">03609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__mapx.html" title="cvmx_l2c_cop0_map#">cvmx_l2c_cop0_mapx</a> {
<a name="l03610"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a32d2024bd1f78e143eb469cddeccd26b">03610</a>     uint64_t <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a32d2024bd1f78e143eb469cddeccd26b">u64</a>;
<a name="l03611"></a><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">03611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a> {
<a name="l03612"></a>03612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03613"></a>03613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html#a471b711fc091d2bbff24f1a6136dc51c">data</a>                         : 64; <span class="comment">/**&lt; Data to write to/read from designated PP&apos;s COP0</span>
<a name="l03614"></a>03614 <span class="comment">                                                         register. */</span>
<a name="l03615"></a>03615 <span class="preprocessor">#else</span>
<a name="l03616"></a><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html#a471b711fc091d2bbff24f1a6136dc51c">03616</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html#a471b711fc091d2bbff24f1a6136dc51c">data</a>                         : 64;
<a name="l03617"></a>03617 <span class="preprocessor">#endif</span>
<a name="l03618"></a>03618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__cop0__mapx.html#afe83474590de938ae87658649be021d3">s</a>;
<a name="l03619"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a59160ac5daef7fc1c806c7218de2e892">03619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a59160ac5daef7fc1c806c7218de2e892">cn61xx</a>;
<a name="l03620"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a330fd46e872f46849223c3d1cdf5c0d7">03620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a330fd46e872f46849223c3d1cdf5c0d7">cn63xx</a>;
<a name="l03621"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#acbd81b855247a56f8066fc5b56848c4f">03621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#acbd81b855247a56f8066fc5b56848c4f">cn63xxp1</a>;
<a name="l03622"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a97ff7ad73986621c848fda0a25b8f8f1">03622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a97ff7ad73986621c848fda0a25b8f8f1">cn66xx</a>;
<a name="l03623"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a431ffa4679e1318a7a72cf107516b837">03623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a431ffa4679e1318a7a72cf107516b837">cn68xx</a>;
<a name="l03624"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a3f1f61d4f153b20097ac9a1c63a13947">03624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a3f1f61d4f153b20097ac9a1c63a13947">cn68xxp1</a>;
<a name="l03625"></a><a class="code" href="unioncvmx__l2c__cop0__mapx.html#a05d6411b909e28e8c956efeab966619b">03625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__cop0__mapx_1_1cvmx__l2c__cop0__mapx__s.html">cvmx_l2c_cop0_mapx_s</a>           <a class="code" href="unioncvmx__l2c__cop0__mapx.html#a05d6411b909e28e8c956efeab966619b">cnf71xx</a>;
<a name="l03626"></a>03626 };
<a name="l03627"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab0d8e559aa59384d30daad6e323c53f3">03627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__cop0__mapx.html" title="cvmx_l2c_cop0_map#">cvmx_l2c_cop0_mapx</a> <a class="code" href="unioncvmx__l2c__cop0__mapx.html" title="cvmx_l2c_cop0_map#">cvmx_l2c_cop0_mapx_t</a>;
<a name="l03628"></a>03628 <span class="comment"></span>
<a name="l03629"></a>03629 <span class="comment">/**</span>
<a name="l03630"></a>03630 <span class="comment"> * cvmx_l2c_ctl</span>
<a name="l03631"></a>03631 <span class="comment"> *</span>
<a name="l03632"></a>03632 <span class="comment"> * L2C_CTL = L2C Control</span>
<a name="l03633"></a>03633 <span class="comment"> *</span>
<a name="l03634"></a>03634 <span class="comment"> *</span>
<a name="l03635"></a>03635 <span class="comment"> * Notes:</span>
<a name="l03636"></a>03636 <span class="comment"> * (1) If MAXVAB is != 0, VAB_THRESH should be less than MAXVAB.</span>
<a name="l03637"></a>03637 <span class="comment"> *</span>
<a name="l03638"></a>03638 <span class="comment"> * (2) L2DFDBE and L2DFSBE allows software to generate L2DSBE, L2DDBE, VBFSBE, and VBFDBE errors for</span>
<a name="l03639"></a>03639 <span class="comment"> *     the purposes of testing error handling code.  When one (or both) of these bits are set a PL2</span>
<a name="l03640"></a>03640 <span class="comment"> *     which misses in the L2 will fill with the appropriate error in the first 2 OWs of the fill.</span>
<a name="l03641"></a>03641 <span class="comment"> *     Software can determine which OW pair gets the error by choosing the desired fill order</span>
<a name="l03642"></a>03642 <span class="comment"> *     (address&lt;6:5&gt;).  A PL2 which hits in the L2 will not inject any errors.  Therefore sending a</span>
<a name="l03643"></a>03643 <span class="comment"> *     WBIL2 prior to the PL2 is recommended to make a miss likely (if multiple processors are involved</span>
<a name="l03644"></a>03644 <span class="comment"> *     software must be careful to be sure no other processor or IO device can bring the block into the</span>
<a name="l03645"></a>03645 <span class="comment"> *     L2).</span>
<a name="l03646"></a>03646 <span class="comment"> *</span>
<a name="l03647"></a>03647 <span class="comment"> *     To generate a VBFSBE or VBFDBE, software must first get the cache block into the cache with an</span>
<a name="l03648"></a>03648 <span class="comment"> *     error using a PL2 which misses the L2.  Then a store partial to a portion of the cache block</span>
<a name="l03649"></a>03649 <span class="comment"> *     without the error must change the block to dirty.  Then, a subsequent WBL2/WBIL2/victim will</span>
<a name="l03650"></a>03650 <span class="comment"> *     trigger the VBFSBE/VBFDBE error.</span>
<a name="l03651"></a>03651 <span class="comment"> */</span>
<a name="l03652"></a><a class="code" href="unioncvmx__l2c__ctl.html">03652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ctl.html" title="cvmx_l2c_ctl">cvmx_l2c_ctl</a> {
<a name="l03653"></a><a class="code" href="unioncvmx__l2c__ctl.html#ab0072c85d2f9f4ae72b87ca0d26a91ab">03653</a>     uint64_t <a class="code" href="unioncvmx__l2c__ctl.html#ab0072c85d2f9f4ae72b87ca0d26a91ab">u64</a>;
<a name="l03654"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html">03654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html">cvmx_l2c_ctl_s</a> {
<a name="l03655"></a>03655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03656"></a>03656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aec3c3615dcee652abd30379114783152">reserved_29_63</a>               : 35;
<a name="l03657"></a>03657     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7588c475b3ff0c59f294fe62f9bd9d0b">rdf_fast</a>                     : 1;  <span class="comment">/**&lt; When 0, delay read data fifo from DCLK to RCLK by one</span>
<a name="l03658"></a>03658 <span class="comment">                                                         cycle.  Needed when DCLK:RCLK ratio &gt; 3:1.  Should be</span>
<a name="l03659"></a>03659 <span class="comment">                                                         set before DDR traffic begins and only changed when</span>
<a name="l03660"></a>03660 <span class="comment">                                                         memory traffic is idle. */</span>
<a name="l03661"></a>03661     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a88111373655dd5befb9b2de319bb26df">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2Is from changing the tags. */</span>
<a name="l03662"></a>03662     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a64ddeafbee3b2eb5edfcbd259b86a713">l2dfsbe</a>                      : 1;  <span class="comment">/**&lt; Force single bit ECC error on PL2 allocates (2) */</span>
<a name="l03663"></a>03663     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a098917fe8e381950453e7da256fa62d9">l2dfdbe</a>                      : 1;  <span class="comment">/**&lt; Force double bit ECC error on PL2 allocates (2) */</span>
<a name="l03664"></a>03664     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a68a81ff3d2e410fd0d269647623c6129">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks. */</span>
<a name="l03665"></a>03665     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#af8c25773a9487aad181ea155f7bc44d6">maxvab</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs in use at once</span>
<a name="l03666"></a>03666 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a4f1ced49375983a772248b8c6386b5b2">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum LFBs in use at once</span>
<a name="l03668"></a>03668 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03669"></a>03669     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#afce37d9a9e6622b6e3b47eadaebcc2d1">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus. 0 = round-robin; 1 = static priority.</span>
<a name="l03670"></a>03670 <span class="comment">                                                         1. IOR data.</span>
<a name="l03671"></a>03671 <span class="comment">                                                         2. STIN/FILLs.</span>
<a name="l03672"></a>03672 <span class="comment">                                                         3. STDN/SCDN/SCFL. */</span>
<a name="l03673"></a>03673     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a820932828c0f9dd1f1057a07932befa9">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for ADD bus QOS queues. 0 = fully determined through QOS, 1 = QOS0</span>
<a name="l03674"></a>03674 <span class="comment">                                                         highest priority; QOS 1-7 use normal mode. */</span>
<a name="l03675"></a>03675     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7946b33272d46c4c1451f52ffd983a41">reserved_2_13</a>                : 12;
<a name="l03676"></a>03676     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a885d457dfa7d026117a0e1c15430e1e1">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and data ECC disable. */</span>
<a name="l03677"></a>03677     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aaa47cfb4a8eb4860e385ae93be965af8">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index alias disable. */</span>
<a name="l03678"></a>03678 <span class="preprocessor">#else</span>
<a name="l03679"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aaa47cfb4a8eb4860e385ae93be965af8">03679</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aaa47cfb4a8eb4860e385ae93be965af8">disidxalias</a>                  : 1;
<a name="l03680"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a885d457dfa7d026117a0e1c15430e1e1">03680</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a885d457dfa7d026117a0e1c15430e1e1">disecc</a>                       : 1;
<a name="l03681"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7946b33272d46c4c1451f52ffd983a41">03681</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7946b33272d46c4c1451f52ffd983a41">reserved_2_13</a>                : 12;
<a name="l03682"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a820932828c0f9dd1f1057a07932befa9">03682</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a820932828c0f9dd1f1057a07932befa9">xmc_arb_mode</a>                 : 1;
<a name="l03683"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#afce37d9a9e6622b6e3b47eadaebcc2d1">03683</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#afce37d9a9e6622b6e3b47eadaebcc2d1">rsp_arb_mode</a>                 : 1;
<a name="l03684"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a4f1ced49375983a772248b8c6386b5b2">03684</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a4f1ced49375983a772248b8c6386b5b2">maxlfb</a>                       : 4;
<a name="l03685"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#af8c25773a9487aad181ea155f7bc44d6">03685</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#af8c25773a9487aad181ea155f7bc44d6">maxvab</a>                       : 4;
<a name="l03686"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a68a81ff3d2e410fd0d269647623c6129">03686</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a68a81ff3d2e410fd0d269647623c6129">discclk</a>                      : 1;
<a name="l03687"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a098917fe8e381950453e7da256fa62d9">03687</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a098917fe8e381950453e7da256fa62d9">l2dfdbe</a>                      : 1;
<a name="l03688"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a64ddeafbee3b2eb5edfcbd259b86a713">03688</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a64ddeafbee3b2eb5edfcbd259b86a713">l2dfsbe</a>                      : 1;
<a name="l03689"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a88111373655dd5befb9b2de319bb26df">03689</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a88111373655dd5befb9b2de319bb26df">disstgl2i</a>                    : 1;
<a name="l03690"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7588c475b3ff0c59f294fe62f9bd9d0b">03690</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#a7588c475b3ff0c59f294fe62f9bd9d0b">rdf_fast</a>                     : 1;
<a name="l03691"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aec3c3615dcee652abd30379114783152">03691</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__s.html#aec3c3615dcee652abd30379114783152">reserved_29_63</a>               : 35;
<a name="l03692"></a>03692 <span class="preprocessor">#endif</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a400fa95056d6e7adf09c5d77fbf9366b">s</a>;
<a name="l03694"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html">03694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html">cvmx_l2c_ctl_cn61xx</a> {
<a name="l03695"></a>03695 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03696"></a>03696 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab19b66f9f94abaf616ed71bda88d531c">reserved_29_63</a>               : 35;
<a name="l03697"></a>03697     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a925ef4af7674e2e04c8d02eb35009e29">rdf_fast</a>                     : 1;  <span class="comment">/**&lt; When 0, delay read data fifo from DCLK to RCLK by one</span>
<a name="l03698"></a>03698 <span class="comment">                                                         cycle.  Needed when DCLK:RCLK ratio &gt; 3:1.  Should be</span>
<a name="l03699"></a>03699 <span class="comment">                                                         set before DDR traffic begins and only changed when</span>
<a name="l03700"></a>03700 <span class="comment">                                                         memory traffic is idle. */</span>
<a name="l03701"></a>03701     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1be3d67ea115d60af462b8e2f815a8c3">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2I&apos;s from changing the tags */</span>
<a name="l03702"></a>03702     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#af1609ba783598018d22d90283e67ff7b">l2dfsbe</a>                      : 1;  <span class="comment">/**&lt; Force single bit ECC error on PL2 allocates (2) */</span>
<a name="l03703"></a>03703     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1667f4aa0b1750e4c9f45a8f98db723a">l2dfdbe</a>                      : 1;  <span class="comment">/**&lt; Force double bit ECC error on PL2 allocates (2) */</span>
<a name="l03704"></a>03704     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1108c83186a4b0e4d9f1be7fde637957">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks */</span>
<a name="l03705"></a>03705     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2fc039bc2defa9b78240b072aeff92f1">maxvab</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs in use at once</span>
<a name="l03706"></a>03706 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03707"></a>03707     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1d53376e5a785ab9d724ca557dc8ec73">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum LFBs in use at once</span>
<a name="l03708"></a>03708 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03709"></a>03709     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2f36f3fb7fd90d0a4ffafff4a6880f85">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus</span>
<a name="l03710"></a>03710 <span class="comment">                                                         == 0, round-robin</span>
<a name="l03711"></a>03711 <span class="comment">                                                         == 1, static priority</span>
<a name="l03712"></a>03712 <span class="comment">                                                             1. IOR data</span>
<a name="l03713"></a>03713 <span class="comment">                                                             2. STIN/FILLs</span>
<a name="l03714"></a>03714 <span class="comment">                                                             3. STDN/SCDN/SCFL */</span>
<a name="l03715"></a>03715     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ad506c82bd108f804c581159456987cde">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for XMC QOS queues</span>
<a name="l03716"></a>03716 <span class="comment">                                                         == 0, fully determined through QOS</span>
<a name="l03717"></a>03717 <span class="comment">                                                         == 1, QOS0 highest priority, QOS1-3 use normal mode */</span>
<a name="l03718"></a>03718     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab4803a5c785ce4a0ef7c42ac9ab4771d">ef_ena</a>                       : 1;  <span class="comment">/**&lt; LMC early fill enable */</span>
<a name="l03719"></a>03719     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aaa04e480c637e4e2c4fd2a3371868ea3">ef_cnt</a>                       : 7;  <span class="comment">/**&lt; LMC early fill count</span>
<a name="l03720"></a>03720 <span class="comment">                                                         Specifies the number of cycles after the first LMC</span>
<a name="l03721"></a>03721 <span class="comment">                                                         fill cycle to wait before requesting a fill on the</span>
<a name="l03722"></a>03722 <span class="comment">                                                         RSC/RSD bus.</span>
<a name="l03723"></a>03723 <span class="comment">                                                           // 7 dclks (we&apos;ve received 1st out of 8</span>
<a name="l03724"></a>03724 <span class="comment">                                                           // by the time we start counting)</span>
<a name="l03725"></a>03725 <span class="comment">                                                           ef_cnt = ((LMCn_CONFIG[MODE32b] ? 14 : 7) *</span>
<a name="l03726"></a>03726 <span class="comment">                                                                     dclk0_period) / rclk_period;</span>
<a name="l03727"></a>03727 <span class="comment">                                                           // + 1 rclk if the dclk and rclk edges don&apos;t</span>
<a name="l03728"></a>03728 <span class="comment">                                                           // stay in the same position</span>
<a name="l03729"></a>03729 <span class="comment">                                                           if ((dclk0_gen.period % rclk_gen.period) != 0)</span>
<a name="l03730"></a>03730 <span class="comment">                                                              ef_cnt = ef_cnt + 1;</span>
<a name="l03731"></a>03731 <span class="comment">                                                           // + 2 rclk synchronization uncertainty</span>
<a name="l03732"></a>03732 <span class="comment">                                                           ef_cnt = ef_cnt + 2;</span>
<a name="l03733"></a>03733 <span class="comment">                                                           // - 3 rclks to recognize first write</span>
<a name="l03734"></a>03734 <span class="comment">                                                           ef_cnt = ef_cnt - 3;</span>
<a name="l03735"></a>03735 <span class="comment">                                                           // + 3 rclks to perform first write</span>
<a name="l03736"></a>03736 <span class="comment">                                                           ef_cnt = ef_cnt + 3;</span>
<a name="l03737"></a>03737 <span class="comment">                                                           // - 9 rclks minimum latency from counter expire</span>
<a name="l03738"></a>03738 <span class="comment">                                                           // to final fbf read</span>
<a name="l03739"></a>03739 <span class="comment">                                                           ef_cnt = ef_cnt - 9; */</span>
<a name="l03740"></a>03740     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a007574be47b8fbefd6fad31917871137">vab_thresh</a>                   : 4;  <span class="comment">/**&lt; VAB Threshold</span>
<a name="l03741"></a>03741 <span class="comment">                                                         When the number of valid VABs exceeds this number the</span>
<a name="l03742"></a>03742 <span class="comment">                                                         L2C increases the priority of all writes in the LMC. */</span>
<a name="l03743"></a>03743     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#adc9785e81be8a2c2ba9f3c4ccb413474">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and Data ECC Disable */</span>
<a name="l03744"></a>03744     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aae8c725df76ae22b6ff46f07ab036b67">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index Alias Disable */</span>
<a name="l03745"></a>03745 <span class="preprocessor">#else</span>
<a name="l03746"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aae8c725df76ae22b6ff46f07ab036b67">03746</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aae8c725df76ae22b6ff46f07ab036b67">disidxalias</a>                  : 1;
<a name="l03747"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#adc9785e81be8a2c2ba9f3c4ccb413474">03747</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#adc9785e81be8a2c2ba9f3c4ccb413474">disecc</a>                       : 1;
<a name="l03748"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a007574be47b8fbefd6fad31917871137">03748</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a007574be47b8fbefd6fad31917871137">vab_thresh</a>                   : 4;
<a name="l03749"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aaa04e480c637e4e2c4fd2a3371868ea3">03749</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#aaa04e480c637e4e2c4fd2a3371868ea3">ef_cnt</a>                       : 7;
<a name="l03750"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab4803a5c785ce4a0ef7c42ac9ab4771d">03750</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab4803a5c785ce4a0ef7c42ac9ab4771d">ef_ena</a>                       : 1;
<a name="l03751"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ad506c82bd108f804c581159456987cde">03751</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ad506c82bd108f804c581159456987cde">xmc_arb_mode</a>                 : 1;
<a name="l03752"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2f36f3fb7fd90d0a4ffafff4a6880f85">03752</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2f36f3fb7fd90d0a4ffafff4a6880f85">rsp_arb_mode</a>                 : 1;
<a name="l03753"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1d53376e5a785ab9d724ca557dc8ec73">03753</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1d53376e5a785ab9d724ca557dc8ec73">maxlfb</a>                       : 4;
<a name="l03754"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2fc039bc2defa9b78240b072aeff92f1">03754</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a2fc039bc2defa9b78240b072aeff92f1">maxvab</a>                       : 4;
<a name="l03755"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1108c83186a4b0e4d9f1be7fde637957">03755</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1108c83186a4b0e4d9f1be7fde637957">discclk</a>                      : 1;
<a name="l03756"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1667f4aa0b1750e4c9f45a8f98db723a">03756</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1667f4aa0b1750e4c9f45a8f98db723a">l2dfdbe</a>                      : 1;
<a name="l03757"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#af1609ba783598018d22d90283e67ff7b">03757</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#af1609ba783598018d22d90283e67ff7b">l2dfsbe</a>                      : 1;
<a name="l03758"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1be3d67ea115d60af462b8e2f815a8c3">03758</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a1be3d67ea115d60af462b8e2f815a8c3">disstgl2i</a>                    : 1;
<a name="l03759"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a925ef4af7674e2e04c8d02eb35009e29">03759</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#a925ef4af7674e2e04c8d02eb35009e29">rdf_fast</a>                     : 1;
<a name="l03760"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab19b66f9f94abaf616ed71bda88d531c">03760</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html#ab19b66f9f94abaf616ed71bda88d531c">reserved_29_63</a>               : 35;
<a name="l03761"></a>03761 <span class="preprocessor">#endif</span>
<a name="l03762"></a>03762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a789ee14f1ed93da456af8a7999b97069">cn61xx</a>;
<a name="l03763"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html">03763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html">cvmx_l2c_ctl_cn63xx</a> {
<a name="l03764"></a>03764 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03765"></a>03765 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a74e9c5834ef293156ef2c4eee8498dd7">reserved_28_63</a>               : 36;
<a name="l03766"></a>03766     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a9a4bfe155ec030a1c78a16a8dd763073">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2I&apos;s from changing the tags */</span>
<a name="l03767"></a>03767     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a50be049254d20f26bf92b5d38f8debd2">l2dfsbe</a>                      : 1;  <span class="comment">/**&lt; Force single bit ECC error on PL2 allocates (2) */</span>
<a name="l03768"></a>03768     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a259ca13942e278453cb73e88a54a6344">l2dfdbe</a>                      : 1;  <span class="comment">/**&lt; Force double bit ECC error on PL2 allocates (2) */</span>
<a name="l03769"></a>03769     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a97caf7d2dc07cf4534631b30d3697ee1">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks */</span>
<a name="l03770"></a>03770     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#afa8389a2fe819362ba48b06dc57e4992">maxvab</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs in use at once</span>
<a name="l03771"></a>03771 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03772"></a>03772     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a82487fea255494661bd57d27c3b5501e">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum LFBs in use at once</span>
<a name="l03773"></a>03773 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03774"></a>03774     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#aced5b0f4e602d8e327e341cde13af610">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus</span>
<a name="l03775"></a>03775 <span class="comment">                                                         == 0, round-robin</span>
<a name="l03776"></a>03776 <span class="comment">                                                         == 1, static priority</span>
<a name="l03777"></a>03777 <span class="comment">                                                             1. IOR data</span>
<a name="l03778"></a>03778 <span class="comment">                                                             2. STIN/FILLs</span>
<a name="l03779"></a>03779 <span class="comment">                                                             3. STDN/SCDN/SCFL */</span>
<a name="l03780"></a>03780     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ad5426d3036bd8bc2c57beb461595dc7e">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for XMC QOS queues</span>
<a name="l03781"></a>03781 <span class="comment">                                                         == 0, fully determined through QOS</span>
<a name="l03782"></a>03782 <span class="comment">                                                         == 1, QOS0 highest priority, QOS1-3 use normal mode */</span>
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ae9f146c60eddab750e372f9008443959">ef_ena</a>                       : 1;  <span class="comment">/**&lt; LMC early fill enable */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5663fe112cc2cbd62e34bd26e9c1154c">ef_cnt</a>                       : 7;  <span class="comment">/**&lt; LMC early fill count</span>
<a name="l03785"></a>03785 <span class="comment">                                                         Specifies the number of cycles after the first LMC</span>
<a name="l03786"></a>03786 <span class="comment">                                                         fill cycle to wait before requesting a fill on the</span>
<a name="l03787"></a>03787 <span class="comment">                                                         RSC/RSD bus.</span>
<a name="l03788"></a>03788 <span class="comment">                                                           // 7 dclks (we&apos;ve received 1st out of 8</span>
<a name="l03789"></a>03789 <span class="comment">                                                           // by the time we start counting)</span>
<a name="l03790"></a>03790 <span class="comment">                                                           ef_cnt = (7 * dclk0_period) / rclk_period;</span>
<a name="l03791"></a>03791 <span class="comment">                                                           // + 1 rclk if the dclk and rclk edges don&apos;t</span>
<a name="l03792"></a>03792 <span class="comment">                                                           // stay in the same position</span>
<a name="l03793"></a>03793 <span class="comment">                                                           if ((dclk0_gen.period % rclk_gen.period) != 0)</span>
<a name="l03794"></a>03794 <span class="comment">                                                              ef_cnt = ef_cnt + 1;</span>
<a name="l03795"></a>03795 <span class="comment">                                                           // + 2 rclk synchronization uncertainty</span>
<a name="l03796"></a>03796 <span class="comment">                                                           ef_cnt = ef_cnt + 2;</span>
<a name="l03797"></a>03797 <span class="comment">                                                           // - 3 rclks to recognize first write</span>
<a name="l03798"></a>03798 <span class="comment">                                                           ef_cnt = ef_cnt - 3;</span>
<a name="l03799"></a>03799 <span class="comment">                                                           // + 3 rclks to perform first write</span>
<a name="l03800"></a>03800 <span class="comment">                                                           ef_cnt = ef_cnt + 3;</span>
<a name="l03801"></a>03801 <span class="comment">                                                           // - 9 rclks minimum latency from counter expire</span>
<a name="l03802"></a>03802 <span class="comment">                                                           // to final fbf read</span>
<a name="l03803"></a>03803 <span class="comment">                                                           ef_cnt = ef_cnt - 9; */</span>
<a name="l03804"></a>03804     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5262dd84785336a9b3be579608bfb711">vab_thresh</a>                   : 4;  <span class="comment">/**&lt; VAB Threshold</span>
<a name="l03805"></a>03805 <span class="comment">                                                         When the number of valid VABs exceeds this number the</span>
<a name="l03806"></a>03806 <span class="comment">                                                         L2C increases the priority of all writes in the LMC. */</span>
<a name="l03807"></a>03807     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a4753c2b1f859d078f1c2f1762f56ec12">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and Data ECC Disable */</span>
<a name="l03808"></a>03808     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ac731dc9041fde3b8b06a4174a1c89a84">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index Alias Disable */</span>
<a name="l03809"></a>03809 <span class="preprocessor">#else</span>
<a name="l03810"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ac731dc9041fde3b8b06a4174a1c89a84">03810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ac731dc9041fde3b8b06a4174a1c89a84">disidxalias</a>                  : 1;
<a name="l03811"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a4753c2b1f859d078f1c2f1762f56ec12">03811</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a4753c2b1f859d078f1c2f1762f56ec12">disecc</a>                       : 1;
<a name="l03812"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5262dd84785336a9b3be579608bfb711">03812</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5262dd84785336a9b3be579608bfb711">vab_thresh</a>                   : 4;
<a name="l03813"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5663fe112cc2cbd62e34bd26e9c1154c">03813</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a5663fe112cc2cbd62e34bd26e9c1154c">ef_cnt</a>                       : 7;
<a name="l03814"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ae9f146c60eddab750e372f9008443959">03814</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ae9f146c60eddab750e372f9008443959">ef_ena</a>                       : 1;
<a name="l03815"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ad5426d3036bd8bc2c57beb461595dc7e">03815</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#ad5426d3036bd8bc2c57beb461595dc7e">xmc_arb_mode</a>                 : 1;
<a name="l03816"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#aced5b0f4e602d8e327e341cde13af610">03816</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#aced5b0f4e602d8e327e341cde13af610">rsp_arb_mode</a>                 : 1;
<a name="l03817"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a82487fea255494661bd57d27c3b5501e">03817</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a82487fea255494661bd57d27c3b5501e">maxlfb</a>                       : 4;
<a name="l03818"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#afa8389a2fe819362ba48b06dc57e4992">03818</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#afa8389a2fe819362ba48b06dc57e4992">maxvab</a>                       : 4;
<a name="l03819"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a97caf7d2dc07cf4534631b30d3697ee1">03819</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a97caf7d2dc07cf4534631b30d3697ee1">discclk</a>                      : 1;
<a name="l03820"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a259ca13942e278453cb73e88a54a6344">03820</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a259ca13942e278453cb73e88a54a6344">l2dfdbe</a>                      : 1;
<a name="l03821"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a50be049254d20f26bf92b5d38f8debd2">03821</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a50be049254d20f26bf92b5d38f8debd2">l2dfsbe</a>                      : 1;
<a name="l03822"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a9a4bfe155ec030a1c78a16a8dd763073">03822</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a9a4bfe155ec030a1c78a16a8dd763073">disstgl2i</a>                    : 1;
<a name="l03823"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a74e9c5834ef293156ef2c4eee8498dd7">03823</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html#a74e9c5834ef293156ef2c4eee8498dd7">reserved_28_63</a>               : 36;
<a name="l03824"></a>03824 <span class="preprocessor">#endif</span>
<a name="l03825"></a>03825 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a664678921d14e605538af62b3404d2a9">cn63xx</a>;
<a name="l03826"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html">03826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html">cvmx_l2c_ctl_cn63xxp1</a> {
<a name="l03827"></a>03827 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03828"></a>03828 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ae04dacebf886b0a063f554147261d41b">reserved_25_63</a>               : 39;
<a name="l03829"></a>03829     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#aa9f4d4c2e3f073ae94d90a9fcb0aed9e">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks */</span>
<a name="l03830"></a>03830     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abe105523a2739ccf72e1f568a4fe25f5">maxvab</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs in use at once</span>
<a name="l03831"></a>03831 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03832"></a>03832     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a8c867621e05a3219086f01d1457f5ab3">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum LFBs in use at once</span>
<a name="l03833"></a>03833 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#af1429d811f58422f8d802d4405f76052">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus</span>
<a name="l03835"></a>03835 <span class="comment">                                                         == 0, round-robin</span>
<a name="l03836"></a>03836 <span class="comment">                                                         == 1, static priority</span>
<a name="l03837"></a>03837 <span class="comment">                                                             1. IOR data</span>
<a name="l03838"></a>03838 <span class="comment">                                                             2. STIN/FILLs</span>
<a name="l03839"></a>03839 <span class="comment">                                                             3. STDN/SCDN/SCFL */</span>
<a name="l03840"></a>03840     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a84707249baeece63e435e293fda97a3a">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for XMC QOS queues</span>
<a name="l03841"></a>03841 <span class="comment">                                                         == 0, fully determined through QOS</span>
<a name="l03842"></a>03842 <span class="comment">                                                         == 1, QOS0 highest priority, QOS1-3 use normal mode */</span>
<a name="l03843"></a>03843     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ad120589f40ba35b5bdf773d6fd0b252f">ef_ena</a>                       : 1;  <span class="comment">/**&lt; LMC early fill enable */</span>
<a name="l03844"></a>03844     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abf20207a47ffb17bef48ce89910b4e05">ef_cnt</a>                       : 7;  <span class="comment">/**&lt; LMC early fill count</span>
<a name="l03845"></a>03845 <span class="comment">                                                         Specifies the number of cycles after the first LMC</span>
<a name="l03846"></a>03846 <span class="comment">                                                         fill cycle to wait before requesting a fill on the</span>
<a name="l03847"></a>03847 <span class="comment">                                                         RSC/RSD bus.</span>
<a name="l03848"></a>03848 <span class="comment">                                                           // 7 dclks (we&apos;ve received 1st out of 8</span>
<a name="l03849"></a>03849 <span class="comment">                                                           // by the time we start counting)</span>
<a name="l03850"></a>03850 <span class="comment">                                                           ef_cnt = (7 * dclk0_period) / rclk_period;</span>
<a name="l03851"></a>03851 <span class="comment">                                                           // + 1 rclk if the dclk and rclk edges don&apos;t</span>
<a name="l03852"></a>03852 <span class="comment">                                                           // stay in the same position</span>
<a name="l03853"></a>03853 <span class="comment">                                                           if ((dclk0_gen.period % rclk_gen.period) != 0)</span>
<a name="l03854"></a>03854 <span class="comment">                                                              ef_cnt = ef_cnt + 1;</span>
<a name="l03855"></a>03855 <span class="comment">                                                           // + 2 rclk synchronization uncertainty</span>
<a name="l03856"></a>03856 <span class="comment">                                                           ef_cnt = ef_cnt + 2;</span>
<a name="l03857"></a>03857 <span class="comment">                                                           // - 3 rclks to recognize first write</span>
<a name="l03858"></a>03858 <span class="comment">                                                           ef_cnt = ef_cnt - 3;</span>
<a name="l03859"></a>03859 <span class="comment">                                                           // + 3 rclks to perform first write</span>
<a name="l03860"></a>03860 <span class="comment">                                                           ef_cnt = ef_cnt + 3;</span>
<a name="l03861"></a>03861 <span class="comment">                                                           // - 9 rclks minimum latency from counter expire</span>
<a name="l03862"></a>03862 <span class="comment">                                                           // to final fbf read</span>
<a name="l03863"></a>03863 <span class="comment">                                                           ef_cnt = ef_cnt - 9; */</span>
<a name="l03864"></a>03864     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a408f2f896f968db2177925dea926f372">vab_thresh</a>                   : 4;  <span class="comment">/**&lt; VAB Threshold</span>
<a name="l03865"></a>03865 <span class="comment">                                                         When the number of valid VABs exceeds this number the</span>
<a name="l03866"></a>03866 <span class="comment">                                                         L2C increases the priority of all writes in the LMC. */</span>
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abeea734a626b4409332596daf754efbd">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and Data ECC Disable */</span>
<a name="l03868"></a>03868     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a7fa511dd39caadfea086b7bcd3f22593">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index Alias Disable */</span>
<a name="l03869"></a>03869 <span class="preprocessor">#else</span>
<a name="l03870"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a7fa511dd39caadfea086b7bcd3f22593">03870</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a7fa511dd39caadfea086b7bcd3f22593">disidxalias</a>                  : 1;
<a name="l03871"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abeea734a626b4409332596daf754efbd">03871</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abeea734a626b4409332596daf754efbd">disecc</a>                       : 1;
<a name="l03872"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a408f2f896f968db2177925dea926f372">03872</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a408f2f896f968db2177925dea926f372">vab_thresh</a>                   : 4;
<a name="l03873"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abf20207a47ffb17bef48ce89910b4e05">03873</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abf20207a47ffb17bef48ce89910b4e05">ef_cnt</a>                       : 7;
<a name="l03874"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ad120589f40ba35b5bdf773d6fd0b252f">03874</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ad120589f40ba35b5bdf773d6fd0b252f">ef_ena</a>                       : 1;
<a name="l03875"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a84707249baeece63e435e293fda97a3a">03875</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a84707249baeece63e435e293fda97a3a">xmc_arb_mode</a>                 : 1;
<a name="l03876"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#af1429d811f58422f8d802d4405f76052">03876</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#af1429d811f58422f8d802d4405f76052">rsp_arb_mode</a>                 : 1;
<a name="l03877"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a8c867621e05a3219086f01d1457f5ab3">03877</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#a8c867621e05a3219086f01d1457f5ab3">maxlfb</a>                       : 4;
<a name="l03878"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abe105523a2739ccf72e1f568a4fe25f5">03878</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#abe105523a2739ccf72e1f568a4fe25f5">maxvab</a>                       : 4;
<a name="l03879"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#aa9f4d4c2e3f073ae94d90a9fcb0aed9e">03879</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#aa9f4d4c2e3f073ae94d90a9fcb0aed9e">discclk</a>                      : 1;
<a name="l03880"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ae04dacebf886b0a063f554147261d41b">03880</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xxp1.html#ae04dacebf886b0a063f554147261d41b">reserved_25_63</a>               : 39;
<a name="l03881"></a>03881 <span class="preprocessor">#endif</span>
<a name="l03882"></a>03882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a0402ce8e123b7d3c31ddd7a937730432">cn63xxp1</a>;
<a name="l03883"></a><a class="code" href="unioncvmx__l2c__ctl.html#a636d747dd4ead7bad624dad988396715">03883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html">cvmx_l2c_ctl_cn61xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a636d747dd4ead7bad624dad988396715">cn66xx</a>;
<a name="l03884"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html">03884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html">cvmx_l2c_ctl_cn68xx</a> {
<a name="l03885"></a>03885 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03886"></a>03886 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ac5b8aeef1b5e90809e8e9a0e8170ef5f">reserved_30_63</a>               : 34;
<a name="l03887"></a>03887     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a53212d9cba54d72b9d4c579351a4bf17">sepcmt</a>                       : 1;  <span class="comment">/**&lt; Sends all invals before the corresponding commit. */</span>
<a name="l03888"></a>03888     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a038cb880cb0eabbc5b06110ed4483534">rdf_fast</a>                     : 1;  <span class="comment">/**&lt; When 0, delay read data fifo from DCLK to RCLK by one</span>
<a name="l03889"></a>03889 <span class="comment">                                                         cycle.  Needed when DCLK:RCLK ratio &gt; 3:1.  Should be</span>
<a name="l03890"></a>03890 <span class="comment">                                                         set before DDR traffic begins and only changed when</span>
<a name="l03891"></a>03891 <span class="comment">                                                         memory traffic is idle. */</span>
<a name="l03892"></a>03892     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a9d9d26142af809a5efd3f390ddc30b61">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2I&apos;s from changing the tags */</span>
<a name="l03893"></a>03893     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a43c749f3bdb313d4b9272558efaafd92">l2dfsbe</a>                      : 1;  <span class="comment">/**&lt; Force single bit ECC error on PL2 allocates (2) */</span>
<a name="l03894"></a>03894     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada2f4b08545a2e3051b9976a80d12d69">l2dfdbe</a>                      : 1;  <span class="comment">/**&lt; Force double bit ECC error on PL2 allocates (2) */</span>
<a name="l03895"></a>03895     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ad338b5b646e17bd8d38d3525eeec29c3">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks */</span>
<a name="l03896"></a>03896     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a57ffe7732ce9f0ff3a004161bd43753e">maxvab</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs in use at once</span>
<a name="l03897"></a>03897 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03898"></a>03898     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada0fdc78efeb1513b7e54f8c093d4a64">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum LFBs in use at once</span>
<a name="l03899"></a>03899 <span class="comment">                                                         (0 means 16, 1-15 as expected) */</span>
<a name="l03900"></a>03900     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a345d138d767071e7d53c4bbc96320157">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus</span>
<a name="l03901"></a>03901 <span class="comment">                                                         == 0, round-robin</span>
<a name="l03902"></a>03902 <span class="comment">                                                         == 1, static priority</span>
<a name="l03903"></a>03903 <span class="comment">                                                             1. IOR data</span>
<a name="l03904"></a>03904 <span class="comment">                                                             2. STIN/FILLs</span>
<a name="l03905"></a>03905 <span class="comment">                                                             3. STDN/SCDN/SCFL */</span>
<a name="l03906"></a>03906     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a1ee2c4e4f71ebd3c1e526436a877345d">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for XMC QOS queues</span>
<a name="l03907"></a>03907 <span class="comment">                                                         == 0, fully determined through QOS</span>
<a name="l03908"></a>03908 <span class="comment">                                                         == 1, QOS0 highest priority, QOS1-7 use normal mode */</span>
<a name="l03909"></a>03909     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a73af9c8fc958db68b984052adc7bc94a">ef_ena</a>                       : 1;  <span class="comment">/**&lt; LMC early fill enable */</span>
<a name="l03910"></a>03910     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ab75800162d15f15a15dbb2439a67e9b1">ef_cnt</a>                       : 7;  <span class="comment">/**&lt; LMC early fill count</span>
<a name="l03911"></a>03911 <span class="comment">                                                         Specifies the number of cycles after the first LMC</span>
<a name="l03912"></a>03912 <span class="comment">                                                         fill cycle to wait before requesting a fill on the</span>
<a name="l03913"></a>03913 <span class="comment">                                                         RSC/RSD bus.</span>
<a name="l03914"></a>03914 <span class="comment">                                                           // 7 dclks (we&apos;ve received 1st out of 8</span>
<a name="l03915"></a>03915 <span class="comment">                                                           // by the time we start counting)</span>
<a name="l03916"></a>03916 <span class="comment">                                                           ef_cnt = (7 * dclk0_period) / rclk_period;</span>
<a name="l03917"></a>03917 <span class="comment">                                                           // + 1 rclk if the dclk and rclk edges don&apos;t</span>
<a name="l03918"></a>03918 <span class="comment">                                                           // stay in the same position</span>
<a name="l03919"></a>03919 <span class="comment">                                                           if ((dclk0_gen.period % rclk_gen.period) != 0)</span>
<a name="l03920"></a>03920 <span class="comment">                                                              ef_cnt = ef_cnt + 1;</span>
<a name="l03921"></a>03921 <span class="comment">                                                           // + 2 rclk synchronization uncertainty</span>
<a name="l03922"></a>03922 <span class="comment">                                                           ef_cnt = ef_cnt + 2;</span>
<a name="l03923"></a>03923 <span class="comment">                                                           // - 3 rclks to recognize first write</span>
<a name="l03924"></a>03924 <span class="comment">                                                           ef_cnt = ef_cnt - 3;</span>
<a name="l03925"></a>03925 <span class="comment">                                                           // + 3 rclks to perform first write</span>
<a name="l03926"></a>03926 <span class="comment">                                                           ef_cnt = ef_cnt + 3;</span>
<a name="l03927"></a>03927 <span class="comment">                                                           // - 9 rclks minimum latency from counter expire</span>
<a name="l03928"></a>03928 <span class="comment">                                                           // to final fbf read</span>
<a name="l03929"></a>03929 <span class="comment">                                                           ef_cnt = ef_cnt - 9; */</span>
<a name="l03930"></a>03930     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#afe46f4a3b200fc1145242f2e0bed2f9e">vab_thresh</a>                   : 4;  <span class="comment">/**&lt; VAB Threshold</span>
<a name="l03931"></a>03931 <span class="comment">                                                         When the number of valid VABs exceeds this number the</span>
<a name="l03932"></a>03932 <span class="comment">                                                         L2C increases the priority of all writes in the LMC. */</span>
<a name="l03933"></a>03933     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a5be22f4bca68adb516c91a2e1f6be94a">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and Data ECC Disable */</span>
<a name="l03934"></a>03934     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a0960c1d6b7feb245c4be8253ea64d133">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index Alias Disable */</span>
<a name="l03935"></a>03935 <span class="preprocessor">#else</span>
<a name="l03936"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a0960c1d6b7feb245c4be8253ea64d133">03936</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a0960c1d6b7feb245c4be8253ea64d133">disidxalias</a>                  : 1;
<a name="l03937"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a5be22f4bca68adb516c91a2e1f6be94a">03937</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a5be22f4bca68adb516c91a2e1f6be94a">disecc</a>                       : 1;
<a name="l03938"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#afe46f4a3b200fc1145242f2e0bed2f9e">03938</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#afe46f4a3b200fc1145242f2e0bed2f9e">vab_thresh</a>                   : 4;
<a name="l03939"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ab75800162d15f15a15dbb2439a67e9b1">03939</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ab75800162d15f15a15dbb2439a67e9b1">ef_cnt</a>                       : 7;
<a name="l03940"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a73af9c8fc958db68b984052adc7bc94a">03940</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a73af9c8fc958db68b984052adc7bc94a">ef_ena</a>                       : 1;
<a name="l03941"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a1ee2c4e4f71ebd3c1e526436a877345d">03941</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a1ee2c4e4f71ebd3c1e526436a877345d">xmc_arb_mode</a>                 : 1;
<a name="l03942"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a345d138d767071e7d53c4bbc96320157">03942</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a345d138d767071e7d53c4bbc96320157">rsp_arb_mode</a>                 : 1;
<a name="l03943"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada0fdc78efeb1513b7e54f8c093d4a64">03943</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada0fdc78efeb1513b7e54f8c093d4a64">maxlfb</a>                       : 4;
<a name="l03944"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a57ffe7732ce9f0ff3a004161bd43753e">03944</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a57ffe7732ce9f0ff3a004161bd43753e">maxvab</a>                       : 4;
<a name="l03945"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ad338b5b646e17bd8d38d3525eeec29c3">03945</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ad338b5b646e17bd8d38d3525eeec29c3">discclk</a>                      : 1;
<a name="l03946"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada2f4b08545a2e3051b9976a80d12d69">03946</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ada2f4b08545a2e3051b9976a80d12d69">l2dfdbe</a>                      : 1;
<a name="l03947"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a43c749f3bdb313d4b9272558efaafd92">03947</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a43c749f3bdb313d4b9272558efaafd92">l2dfsbe</a>                      : 1;
<a name="l03948"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a9d9d26142af809a5efd3f390ddc30b61">03948</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a9d9d26142af809a5efd3f390ddc30b61">disstgl2i</a>                    : 1;
<a name="l03949"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a038cb880cb0eabbc5b06110ed4483534">03949</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a038cb880cb0eabbc5b06110ed4483534">rdf_fast</a>                     : 1;
<a name="l03950"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a53212d9cba54d72b9d4c579351a4bf17">03950</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#a53212d9cba54d72b9d4c579351a4bf17">sepcmt</a>                       : 1;
<a name="l03951"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ac5b8aeef1b5e90809e8e9a0e8170ef5f">03951</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn68xx.html#ac5b8aeef1b5e90809e8e9a0e8170ef5f">reserved_30_63</a>               : 34;
<a name="l03952"></a>03952 <span class="preprocessor">#endif</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a346b814fd0de31a7ce5c1e100d5798b0">cn68xx</a>;
<a name="l03954"></a><a class="code" href="unioncvmx__l2c__ctl.html#a698012aa9500d233be9fc49dad0a8bfb">03954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn63xx.html">cvmx_l2c_ctl_cn63xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a698012aa9500d233be9fc49dad0a8bfb">cn68xxp1</a>;
<a name="l03955"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html">03955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html">cvmx_l2c_ctl_cn70xx</a> {
<a name="l03956"></a>03956 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03957"></a>03957 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a19bd500ecd11e9f8f576e417fbb8569c">reserved_32_63</a>               : 32;
<a name="l03958"></a>03958     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a20f82356f3710e0cc159f76451dcc5bb">ocla_qos</a>                     : 3;  <span class="comment">/**&lt; QOS level for the transactions from OCLA to L2C. */</span>
<a name="l03959"></a>03959     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a634d69a7a4872a8052161e69bbd03a54">reserved_28_28</a>               : 1;
<a name="l03960"></a>03960     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#aade520c2bf69dd961de0260a995c2dae">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2Is from changing the tags. */</span>
<a name="l03961"></a>03961     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a406498f5b4c18bd3c9cec54b4aa7546d">reserved_25_26</a>               : 2;
<a name="l03962"></a>03962     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a8d79f323e55cf85959b86f803421fcf2">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks. */</span>
<a name="l03963"></a>03963     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#abf53836b0059ce6c56aa95e2913d9716">reserved_16_23</a>               : 8;
<a name="l03964"></a>03964     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a9198983c48d48bfc0af33c27600609b1">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus. 0 = round-robin; 1 = static priority.</span>
<a name="l03965"></a>03965 <span class="comment">                                                         1. IOR data.</span>
<a name="l03966"></a>03966 <span class="comment">                                                         2. STIN/FILLs.</span>
<a name="l03967"></a>03967 <span class="comment">                                                         3. STDN/SCDN/SCFL. */</span>
<a name="l03968"></a>03968     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#ae40c060168ebd90faa6d2350af7321a2">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for ADD bus QOS queues. 0 = fully determined through QOS, 1 = QOS0</span>
<a name="l03969"></a>03969 <span class="comment">                                                         highest priority; QOS 1-7 use normal mode. */</span>
<a name="l03970"></a>03970     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a59cc662cc5d80ddb9c1df4677ea59e5c">rdf_cnt</a>                      : 8;  <span class="comment">/**&lt; Defines the sample point of the LMC response data in the DDR-clock/core-clock crossing.</span>
<a name="l03971"></a>03971 <span class="comment">                                                         For optimal performance set to</span>
<a name="l03972"></a>03972 <span class="comment">                                                         10 * (DDR-clock period/core-clock period) - 1.</span>
<a name="l03973"></a>03973 <span class="comment">                                                         To disable set to 0. All other values are reserved. */</span>
<a name="l03974"></a>03974     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a3bd819b2a740f05e29bff35e784b6525">reserved_2_5</a>                 : 4;
<a name="l03975"></a>03975     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#af5f5fb03d0d70762b4779412fcee438a">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and data ECC disable. */</span>
<a name="l03976"></a>03976     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a73cdabe6f16291bdf42b4f19aa659e1a">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index alias disable. */</span>
<a name="l03977"></a>03977 <span class="preprocessor">#else</span>
<a name="l03978"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a73cdabe6f16291bdf42b4f19aa659e1a">03978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a73cdabe6f16291bdf42b4f19aa659e1a">disidxalias</a>                  : 1;
<a name="l03979"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#af5f5fb03d0d70762b4779412fcee438a">03979</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#af5f5fb03d0d70762b4779412fcee438a">disecc</a>                       : 1;
<a name="l03980"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a3bd819b2a740f05e29bff35e784b6525">03980</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a3bd819b2a740f05e29bff35e784b6525">reserved_2_5</a>                 : 4;
<a name="l03981"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a59cc662cc5d80ddb9c1df4677ea59e5c">03981</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a59cc662cc5d80ddb9c1df4677ea59e5c">rdf_cnt</a>                      : 8;
<a name="l03982"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#ae40c060168ebd90faa6d2350af7321a2">03982</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#ae40c060168ebd90faa6d2350af7321a2">xmc_arb_mode</a>                 : 1;
<a name="l03983"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a9198983c48d48bfc0af33c27600609b1">03983</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a9198983c48d48bfc0af33c27600609b1">rsp_arb_mode</a>                 : 1;
<a name="l03984"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#abf53836b0059ce6c56aa95e2913d9716">03984</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#abf53836b0059ce6c56aa95e2913d9716">reserved_16_23</a>               : 8;
<a name="l03985"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a8d79f323e55cf85959b86f803421fcf2">03985</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a8d79f323e55cf85959b86f803421fcf2">discclk</a>                      : 1;
<a name="l03986"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a406498f5b4c18bd3c9cec54b4aa7546d">03986</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a406498f5b4c18bd3c9cec54b4aa7546d">reserved_25_26</a>               : 2;
<a name="l03987"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#aade520c2bf69dd961de0260a995c2dae">03987</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#aade520c2bf69dd961de0260a995c2dae">disstgl2i</a>                    : 1;
<a name="l03988"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a634d69a7a4872a8052161e69bbd03a54">03988</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a634d69a7a4872a8052161e69bbd03a54">reserved_28_28</a>               : 1;
<a name="l03989"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a20f82356f3710e0cc159f76451dcc5bb">03989</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a20f82356f3710e0cc159f76451dcc5bb">ocla_qos</a>                     : 3;
<a name="l03990"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a19bd500ecd11e9f8f576e417fbb8569c">03990</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html#a19bd500ecd11e9f8f576e417fbb8569c">reserved_32_63</a>               : 32;
<a name="l03991"></a>03991 <span class="preprocessor">#endif</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a2daf185502d111344532839e6ab4f051">cn70xx</a>;
<a name="l03993"></a><a class="code" href="unioncvmx__l2c__ctl.html#a2574925addc95eb767c67def329c9c87">03993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn70xx.html">cvmx_l2c_ctl_cn70xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a2574925addc95eb767c67def329c9c87">cn70xxp1</a>;
<a name="l03994"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html">03994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html">cvmx_l2c_ctl_cn73xx</a> {
<a name="l03995"></a>03995 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a47d9ce62e3da21d0cf754fd125a7cc7f">reserved_32_63</a>               : 32;
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a3613a5648aab74d23815886393a7dc3d">ocla_qos</a>                     : 3;  <span class="comment">/**&lt; QOS level for the transactions from OCLA to L2C. */</span>
<a name="l03998"></a>03998     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a2d3a805e753f3c68347195f56dd6b438">reserved_28_28</a>               : 1;
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#ab02a928a7de1eb41e0128684c1d09fb9">disstgl2i</a>                    : 1;  <span class="comment">/**&lt; Disable STGL2Is from changing the tags. */</span>
<a name="l04000"></a>04000     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a415aaaf93d447ee7893ea8e6a7affe9d">reserved_25_26</a>               : 2;
<a name="l04001"></a>04001     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a37e5c2a0fa152c7c4deef947a596b66b">discclk</a>                      : 1;  <span class="comment">/**&lt; Disable conditional clocking in L2C PNR blocks. */</span>
<a name="l04002"></a>04002     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1d9384a0a8bf72729d737a5b0e563e9a">reserved_16_23</a>               : 8;
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aaecd77cbed330f691ce97b168a6b78e7">rsp_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for RSC/RSD bus. 0 = round-robin; 1 = static priority.</span>
<a name="l04004"></a>04004 <span class="comment">                                                         1. IOR data.</span>
<a name="l04005"></a>04005 <span class="comment">                                                         2. STIN/FILLs.</span>
<a name="l04006"></a>04006 <span class="comment">                                                         3. STDN/SCDN/SCFL. */</span>
<a name="l04007"></a>04007     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a6102ad760719c2a3619313f1ecfaff8d">xmc_arb_mode</a>                 : 1;  <span class="comment">/**&lt; Arbitration mode for ADD bus QOS queues. 0 = fully determined through QOS, 1 = QOS0</span>
<a name="l04008"></a>04008 <span class="comment">                                                         highest priority; QOS 1-7 use normal mode. */</span>
<a name="l04009"></a>04009     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1212ca713c29ef45cb6faa74dca1ff52">rdf_cnt</a>                      : 8;  <span class="comment">/**&lt; Defines the sample point of the LMC response data in the DDR-clock/core-clock crossing.</span>
<a name="l04010"></a>04010 <span class="comment">                                                         For optimal performance set to</span>
<a name="l04011"></a>04011 <span class="comment">                                                         10 * (DDR-clock period/core-clock period) - 1.</span>
<a name="l04012"></a>04012 <span class="comment">                                                         To disable set to 0. All other values are reserved. */</span>
<a name="l04013"></a>04013     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a87c25276f8a682dbac13a15a8cc612d3">reserved_4_5</a>                 : 2;
<a name="l04014"></a>04014     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aa909de264b2c79ef22dac0a69c7501a2">disldwb</a>                      : 1;  <span class="comment">/**&lt; Suppresses the DWB functionality of any received LDWB, effectively turning them into LDTs. */</span>
<a name="l04015"></a>04015     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a29ca771ca77665679c4449dfbd14bc42">dissblkdty</a>                   : 1;  <span class="comment">/**&lt; Disable bandwidth optimization between L2 and LMC which only transfers modified</span>
<a name="l04016"></a>04016 <span class="comment">                                                         sub-blocks when possible. */</span>
<a name="l04017"></a>04017     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aca120af4b751c093261d8e1dc7e334d4">disecc</a>                       : 1;  <span class="comment">/**&lt; Tag and data ECC disable. */</span>
<a name="l04018"></a>04018     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a8864cc5776b4f4f21373941aea6aa74b">disidxalias</a>                  : 1;  <span class="comment">/**&lt; Index alias disable. */</span>
<a name="l04019"></a>04019 <span class="preprocessor">#else</span>
<a name="l04020"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a8864cc5776b4f4f21373941aea6aa74b">04020</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a8864cc5776b4f4f21373941aea6aa74b">disidxalias</a>                  : 1;
<a name="l04021"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aca120af4b751c093261d8e1dc7e334d4">04021</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aca120af4b751c093261d8e1dc7e334d4">disecc</a>                       : 1;
<a name="l04022"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a29ca771ca77665679c4449dfbd14bc42">04022</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a29ca771ca77665679c4449dfbd14bc42">dissblkdty</a>                   : 1;
<a name="l04023"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aa909de264b2c79ef22dac0a69c7501a2">04023</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aa909de264b2c79ef22dac0a69c7501a2">disldwb</a>                      : 1;
<a name="l04024"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a87c25276f8a682dbac13a15a8cc612d3">04024</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a87c25276f8a682dbac13a15a8cc612d3">reserved_4_5</a>                 : 2;
<a name="l04025"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1212ca713c29ef45cb6faa74dca1ff52">04025</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1212ca713c29ef45cb6faa74dca1ff52">rdf_cnt</a>                      : 8;
<a name="l04026"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a6102ad760719c2a3619313f1ecfaff8d">04026</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a6102ad760719c2a3619313f1ecfaff8d">xmc_arb_mode</a>                 : 1;
<a name="l04027"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aaecd77cbed330f691ce97b168a6b78e7">04027</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#aaecd77cbed330f691ce97b168a6b78e7">rsp_arb_mode</a>                 : 1;
<a name="l04028"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1d9384a0a8bf72729d737a5b0e563e9a">04028</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a1d9384a0a8bf72729d737a5b0e563e9a">reserved_16_23</a>               : 8;
<a name="l04029"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a37e5c2a0fa152c7c4deef947a596b66b">04029</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a37e5c2a0fa152c7c4deef947a596b66b">discclk</a>                      : 1;
<a name="l04030"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a415aaaf93d447ee7893ea8e6a7affe9d">04030</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a415aaaf93d447ee7893ea8e6a7affe9d">reserved_25_26</a>               : 2;
<a name="l04031"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#ab02a928a7de1eb41e0128684c1d09fb9">04031</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#ab02a928a7de1eb41e0128684c1d09fb9">disstgl2i</a>                    : 1;
<a name="l04032"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a2d3a805e753f3c68347195f56dd6b438">04032</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a2d3a805e753f3c68347195f56dd6b438">reserved_28_28</a>               : 1;
<a name="l04033"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a3613a5648aab74d23815886393a7dc3d">04033</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a3613a5648aab74d23815886393a7dc3d">ocla_qos</a>                     : 3;
<a name="l04034"></a><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a47d9ce62e3da21d0cf754fd125a7cc7f">04034</a>     uint64_t <a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html#a47d9ce62e3da21d0cf754fd125a7cc7f">reserved_32_63</a>               : 32;
<a name="l04035"></a>04035 <span class="preprocessor">#endif</span>
<a name="l04036"></a>04036 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ctl.html#a9b99c831ae770e8ffe0fbe33de0beae5">cn73xx</a>;
<a name="l04037"></a><a class="code" href="unioncvmx__l2c__ctl.html#ae35fd907f91bb6ac3ecb12fd4d19f18b">04037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html">cvmx_l2c_ctl_cn73xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#ae35fd907f91bb6ac3ecb12fd4d19f18b">cn78xx</a>;
<a name="l04038"></a><a class="code" href="unioncvmx__l2c__ctl.html#a59276f5f6078640749bc29c99e9404b0">04038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html">cvmx_l2c_ctl_cn73xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a59276f5f6078640749bc29c99e9404b0">cn78xxp1</a>;
<a name="l04039"></a><a class="code" href="unioncvmx__l2c__ctl.html#a1d842def544b74128f0c58ac6c927de8">04039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn61xx.html">cvmx_l2c_ctl_cn61xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a1d842def544b74128f0c58ac6c927de8">cnf71xx</a>;
<a name="l04040"></a><a class="code" href="unioncvmx__l2c__ctl.html#a0fdfa20cdedc0732590c32a5d090f6ab">04040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ctl_1_1cvmx__l2c__ctl__cn73xx.html">cvmx_l2c_ctl_cn73xx</a>            <a class="code" href="unioncvmx__l2c__ctl.html#a0fdfa20cdedc0732590c32a5d090f6ab">cnf75xx</a>;
<a name="l04041"></a>04041 };
<a name="l04042"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac72f91de297b203c24c3e2183cab99e2">04042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ctl.html" title="cvmx_l2c_ctl">cvmx_l2c_ctl</a> <a class="code" href="unioncvmx__l2c__ctl.html" title="cvmx_l2c_ctl">cvmx_l2c_ctl_t</a>;
<a name="l04043"></a>04043 <span class="comment"></span>
<a name="l04044"></a>04044 <span class="comment">/**</span>
<a name="l04045"></a>04045 <span class="comment"> * cvmx_l2c_dbg</span>
<a name="l04046"></a>04046 <span class="comment"> *</span>
<a name="l04047"></a>04047 <span class="comment"> * L2C_DBG = L2C DEBUG Register</span>
<a name="l04048"></a>04048 <span class="comment"> *</span>
<a name="l04049"></a>04049 <span class="comment"> * Description: L2C Tag/Data Store Debug Register</span>
<a name="l04050"></a>04050 <span class="comment"> *</span>
<a name="l04051"></a>04051 <span class="comment"> * Notes:</span>
<a name="l04052"></a>04052 <span class="comment"> * (1) When using the L2T, L2D or FINV Debug probe feature, the LDD command WILL NOT update the DuTags.</span>
<a name="l04053"></a>04053 <span class="comment"> * (2) L2T, L2D, FINV MUST BE mutually exclusive (only one set)</span>
<a name="l04054"></a>04054 <span class="comment"> * (3) Force Invalidate is intended as a means for SW to invalidate the L2 Cache while also writing back</span>
<a name="l04055"></a>04055 <span class="comment"> *     dirty data to memory to maintain coherency.</span>
<a name="l04056"></a>04056 <span class="comment"> * (4) L2 Cache Lock Down feature MUST BE disabled (L2C_LCKBASE[LCK_ENA]=0) if ANY of the L2C debug</span>
<a name="l04057"></a>04057 <span class="comment"> *     features (L2T, L2D, FINV) are enabled.</span>
<a name="l04058"></a>04058 <span class="comment"> */</span>
<a name="l04059"></a><a class="code" href="unioncvmx__l2c__dbg.html">04059</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dbg.html" title="cvmx_l2c_dbg">cvmx_l2c_dbg</a> {
<a name="l04060"></a><a class="code" href="unioncvmx__l2c__dbg.html#aac2c6873ab0903634043851359ab8ee0">04060</a>     uint64_t <a class="code" href="unioncvmx__l2c__dbg.html#aac2c6873ab0903634043851359ab8ee0">u64</a>;
<a name="l04061"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">04061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a> {
<a name="l04062"></a>04062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04063"></a>04063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a86f9c772554059f06f4e522017a4fb40">reserved_15_63</a>               : 49;
<a name="l04064"></a>04064     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ae44e603d154654ca62dcf4587f0f25fd">lfb_enum</a>                     : 4;  <span class="comment">/**&lt; Specifies the LFB Entry# which is to be captured. */</span>
<a name="l04065"></a>04065     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ac7e1dc35531a72cfa9c7371e478a18d5">lfb_dmp</a>                      : 1;  <span class="comment">/**&lt; LFB Dump Enable: When written(=1), the contents of</span>
<a name="l04066"></a>04066 <span class="comment">                                                         the LFB specified by LFB_ENUM[3:0] are captured</span>
<a name="l04067"></a>04067 <span class="comment">                                                         into the L2C_LFB(0/1/2) registers.</span>
<a name="l04068"></a>04068 <span class="comment">                                                         NOTE: Some fields of the LFB entry are unpredictable</span>
<a name="l04069"></a>04069 <span class="comment">                                                         and dependent on usage. This is only intended to be</span>
<a name="l04070"></a>04070 <span class="comment">                                                         used for HW debug. */</span>
<a name="l04071"></a>04071     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a835849c4ee46a81fe935987af99a8be8">ppnum</a>                        : 4;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04072"></a>04072 <span class="comment">                                                         is enabled, this field determines which one-of-16</span>
<a name="l04073"></a>04073 <span class="comment">                                                         PPs is selected as the diagnostic PP. */</span>
<a name="l04074"></a>04074     uint64_t <span class="keyword">set</span>                          : 3;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04075"></a>04075 <span class="comment">                                                         is enabled, this field determines 1-of-n targeted</span>
<a name="l04076"></a>04076 <span class="comment">                                                         sets to act upon.</span>
<a name="l04077"></a>04077 <span class="comment">                                                         NOTE: L2C_DBG[SET] must never equal a crippled or</span>
<a name="l04078"></a>04078 <span class="comment">                                                         unusable set (see UMSK* registers and Cripple mode</span>
<a name="l04079"></a>04079 <span class="comment">                                                         fuses). */</span>
<a name="l04080"></a>04080     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#abda0c769c512c08cbd272938154b459b">finv</a>                         : 1;  <span class="comment">/**&lt; Flush-Invalidate.</span>
<a name="l04081"></a>04081 <span class="comment">                                                         When flush-invalidate is enable (FINV=1), all STF</span>
<a name="l04082"></a>04082 <span class="comment">                                                         (L1 store-miss) commands generated from the diagnostic PP</span>
<a name="l04083"></a>04083 <span class="comment">                                                         (L2C_DBG[PPNUM]) will invalidate the specified set</span>
<a name="l04084"></a>04084 <span class="comment">                                                         (L2C_DBG[SET]) at the index specified in the STF</span>
<a name="l04085"></a>04085 <span class="comment">                                                         address[17:7]. If a dirty block is detected (D=1), it is</span>
<a name="l04086"></a>04086 <span class="comment">                                                         written back to memory. The contents of the invalid</span>
<a name="l04087"></a>04087 <span class="comment">                                                         L2 Cache line is also &apos;scrubbed&apos; with the STF write data.</span>
<a name="l04088"></a>04088 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in</span>
<a name="l04089"></a>04089 <span class="comment">                                                         STF address[17:7] refers to the &apos;aliased&apos; address.</span>
<a name="l04090"></a>04090 <span class="comment">                                                         NOTE: An STF command with write data=ZEROES can be</span>
<a name="l04091"></a>04091 <span class="comment">                                                         generated by SW using the Prefetch instruction with</span>
<a name="l04092"></a>04092 <span class="comment">                                                         Hint=30d &quot;prepare for Store&quot;, followed by a SYNCW.</span>
<a name="l04093"></a>04093 <span class="comment">                                                         What is seen at the L2C as an STF w/wrdcnt=0 with all</span>
<a name="l04094"></a>04094 <span class="comment">                                                         of its mask bits clear (indicates zero-fill data).</span>
<a name="l04095"></a>04095 <span class="comment">                                                         A flush-invalidate will &apos;force-hit&apos; the L2 cache at</span>
<a name="l04096"></a>04096 <span class="comment">                                                         [index,set] and invalidate the entry (V=0/D=0/L=0/U=0).</span>
<a name="l04097"></a>04097 <span class="comment">                                                         If the cache block is dirty, it is also written back</span>
<a name="l04098"></a>04098 <span class="comment">                                                         to memory. The DuTag state is probed/updated as normal</span>
<a name="l04099"></a>04099 <span class="comment">                                                         for an STF request.</span>
<a name="l04100"></a>04100 <span class="comment">                                                         TYPICAL APPLICATIONS:</span>
<a name="l04101"></a>04101 <span class="comment">                                                            1) L2 Tag/Data ECC SW Recovery</span>
<a name="l04102"></a>04102 <span class="comment">                                                            2) Cache Unlocking</span>
<a name="l04103"></a>04103 <span class="comment">                                                         NOTE: If the cacheline had been previously LOCKED(L=1),</span>
<a name="l04104"></a>04104 <span class="comment">                                                         a flush-invalidate operation will explicitly UNLOCK</span>
<a name="l04105"></a>04105 <span class="comment">                                                         (L=0) the set/index specified.</span>
<a name="l04106"></a>04106 <span class="comment">                                                         NOTE: The diagnostic PP cores can generate STF</span>
<a name="l04107"></a>04107 <span class="comment">                                                         commands to the L2 Cache whenever all 128 bytes in a</span>
<a name="l04108"></a>04108 <span class="comment">                                                         block are written. SW must take this into consideration</span>
<a name="l04109"></a>04109 <span class="comment">                                                         to avoid &apos;errant&apos; Flush-Invalidates. */</span>
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#acb120d3b0550cdee030257c33a00be8b">l2d</a>                          : 1;  <span class="comment">/**&lt; When enabled (and L2C_DBG[L2T]=0), fill data is</span>
<a name="l04111"></a>04111 <span class="comment">                                                         returned directly from the L2 Data Store</span>
<a name="l04112"></a>04112 <span class="comment">                                                         (regardless of hit/miss) when an LDD(L1 load-miss) command</span>
<a name="l04113"></a>04113 <span class="comment">                                                         is issued from a PP determined by the L2C_DBG[PPNUM]</span>
<a name="l04114"></a>04114 <span class="comment">                                                         field. The selected set# is determined by the</span>
<a name="l04115"></a>04115 <span class="comment">                                                         L2C_DBG[SET] field, and the index is determined</span>
<a name="l04116"></a>04116 <span class="comment">                                                         from the address[17:7] associated with the LDD</span>
<a name="l04117"></a>04117 <span class="comment">                                                         command.</span>
<a name="l04118"></a>04118 <span class="comment">                                                         This &apos;force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04119"></a>04119 <span class="comment">                                                         state OR the DuTag state. */</span>
<a name="l04120"></a>04120     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#af1825b8a60ed7544a251ed19b63f4c08">l2t</a>                          : 1;  <span class="comment">/**&lt; When enabled, L2 Tag information [V,D,L,U,phys_addr[33:18]]</span>
<a name="l04121"></a>04121 <span class="comment">                                                         is returned on the data bus starting at +32(and +96) bytes</span>
<a name="l04122"></a>04122 <span class="comment">                                                         offset from the beginning of cacheline when an LDD</span>
<a name="l04123"></a>04123 <span class="comment">                                                         (L1 load-miss) command is issued from a PP determined by</span>
<a name="l04124"></a>04124 <span class="comment">                                                         the L2C_DBG[PPNUM] field.</span>
<a name="l04125"></a>04125 <span class="comment">                                                         The selected L2 set# is determined by the L2C_DBG[SET]</span>
<a name="l04126"></a>04126 <span class="comment">                                                         field, and the L2 index is determined from the</span>
<a name="l04127"></a>04127 <span class="comment">                                                         phys_addr[17:7] associated with the LDD command.</span>
<a name="l04128"></a>04128 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04129"></a>04129 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04130"></a>04130 <span class="comment">                                                         NOTE: The diagnostic PP should issue a d-stream load</span>
<a name="l04131"></a>04131 <span class="comment">                                                         to an aligned cacheline+0x20(+0x60) in order to have the</span>
<a name="l04132"></a>04132 <span class="comment">                                                         return VDLUTAG information (in OW2/OW6) written directly</span>
<a name="l04133"></a>04133 <span class="comment">                                                         into the proper PP register. The diagnostic PP should also</span>
<a name="l04134"></a>04134 <span class="comment">                                                         flush it&apos;s local L1 cache after use(to ensure data</span>
<a name="l04135"></a>04135 <span class="comment">                                                         coherency).</span>
<a name="l04136"></a>04136 <span class="comment">                                                         NOTE: The position of the VDLUTAG data in the destination</span>
<a name="l04137"></a>04137 <span class="comment">                                                         register is dependent on the endian mode(big/little).</span>
<a name="l04138"></a>04138 <span class="comment">                                                         NOTE: N3K-Pass2 modification. (This bit&apos;s functionality</span>
<a name="l04139"></a>04139 <span class="comment">                                                         has changed since Pass1-in the following way).</span>
<a name="l04140"></a>04140 <span class="comment">                                                         NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):</span>
<a name="l04141"></a>04141 <span class="comment">                                                         If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected</span>
<a name="l04142"></a>04142 <span class="comment">                                                         half cacheline (see: L2D_ERR[BMHCLSEL] is also</span>
<a name="l04143"></a>04143 <span class="comment">                                                         conditionally latched into the L2D_FSYN0/1 CSRs if an</span>
<a name="l04144"></a>04144 <span class="comment">                                                         LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */</span>
<a name="l04145"></a>04145 <span class="preprocessor">#else</span>
<a name="l04146"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#af1825b8a60ed7544a251ed19b63f4c08">04146</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#af1825b8a60ed7544a251ed19b63f4c08">l2t</a>                          : 1;
<a name="l04147"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#acb120d3b0550cdee030257c33a00be8b">04147</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#acb120d3b0550cdee030257c33a00be8b">l2d</a>                          : 1;
<a name="l04148"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#abda0c769c512c08cbd272938154b459b">04148</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#abda0c769c512c08cbd272938154b459b">finv</a>                         : 1;
<a name="l04149"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a7c159804e7782968bab8cbc6eccb29d6">04149</a>     uint64_t <span class="keyword">set</span>                          : 3;
<a name="l04150"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a835849c4ee46a81fe935987af99a8be8">04150</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a835849c4ee46a81fe935987af99a8be8">ppnum</a>                        : 4;
<a name="l04151"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ac7e1dc35531a72cfa9c7371e478a18d5">04151</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ac7e1dc35531a72cfa9c7371e478a18d5">lfb_dmp</a>                      : 1;
<a name="l04152"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ae44e603d154654ca62dcf4587f0f25fd">04152</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#ae44e603d154654ca62dcf4587f0f25fd">lfb_enum</a>                     : 4;
<a name="l04153"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a86f9c772554059f06f4e522017a4fb40">04153</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html#a86f9c772554059f06f4e522017a4fb40">reserved_15_63</a>               : 49;
<a name="l04154"></a>04154 <span class="preprocessor">#endif</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dbg.html#ab02a044d61a65d183e8e94f229737a92">s</a>;
<a name="l04156"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html">04156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html">cvmx_l2c_dbg_cn30xx</a> {
<a name="l04157"></a>04157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04158"></a>04158 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a2bcbc876b0d9eff4cbf2bf7215424a04">reserved_13_63</a>               : 51;
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ac35345db06f3400ad09ba833f684543e">lfb_enum</a>                     : 2;  <span class="comment">/**&lt; Specifies the LFB Entry# which is to be captured. */</span>
<a name="l04160"></a>04160     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a9c2bed924f2fd4884621887cf35f8f2e">lfb_dmp</a>                      : 1;  <span class="comment">/**&lt; LFB Dump Enable: When written(=1), the contents of</span>
<a name="l04161"></a>04161 <span class="comment">                                                         the LFB specified by LFB_ENUM are captured</span>
<a name="l04162"></a>04162 <span class="comment">                                                         into the L2C_LFB(0/1/2) registers.</span>
<a name="l04163"></a>04163 <span class="comment">                                                         NOTE: Some fields of the LFB entry are unpredictable</span>
<a name="l04164"></a>04164 <span class="comment">                                                         and dependent on usage. This is only intended to be</span>
<a name="l04165"></a>04165 <span class="comment">                                                         used for HW debug. */</span>
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a6de662a129da6919e08de33074e09ac0">reserved_7_9</a>                 : 3;
<a name="l04167"></a>04167     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#aad0f21cdc7b6476a14410b5070a4e8cd">ppnum</a>                        : 1;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04168"></a>04168 <span class="comment">                                                         is enabled, this field determines which</span>
<a name="l04169"></a>04169 <span class="comment">                                                         PP is selected as the diagnostic PP.</span>
<a name="l04170"></a>04170 <span class="comment">                                                         NOTE: For CN30XX single core PPNUM=0 (MBZ) */</span>
<a name="l04171"></a>04171     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a55b26b7ee8a8480149d2a079f8163744">reserved_5_5</a>                 : 1;
<a name="l04172"></a>04172     uint64_t <span class="keyword">set</span>                          : 2;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04173"></a>04173 <span class="comment">                                                         is enabled, this field determines 1-of-n targeted</span>
<a name="l04174"></a>04174 <span class="comment">                                                         sets to act upon.</span>
<a name="l04175"></a>04175 <span class="comment">                                                         NOTE: L2C_DBG[SET] must never equal a crippled or</span>
<a name="l04176"></a>04176 <span class="comment">                                                         unusable set (see UMSK* registers and Cripple mode</span>
<a name="l04177"></a>04177 <span class="comment">                                                         fuses). */</span>
<a name="l04178"></a>04178     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a375e93b5a6f5d46900cb6bca5b229941">finv</a>                         : 1;  <span class="comment">/**&lt; Flush-Invalidate.</span>
<a name="l04179"></a>04179 <span class="comment">                                                         When flush-invalidate is enable (FINV=1), all STF</span>
<a name="l04180"></a>04180 <span class="comment">                                                         (L1 store-miss) commands generated from the PP will invalidate</span>
<a name="l04181"></a>04181 <span class="comment">                                                         the specified set(L2C_DBG[SET]) at the index specified</span>
<a name="l04182"></a>04182 <span class="comment">                                                         in the STF address[14:7]. If a dirty block is detected(D=1),</span>
<a name="l04183"></a>04183 <span class="comment">                                                         it is written back to memory. The contents of the invalid</span>
<a name="l04184"></a>04184 <span class="comment">                                                         L2 Cache line is also &apos;scrubbed&apos; with the STF write data.</span>
<a name="l04185"></a>04185 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in</span>
<a name="l04186"></a>04186 <span class="comment">                                                         STF address[14:7] refers to the &apos;aliased&apos; address.</span>
<a name="l04187"></a>04187 <span class="comment">                                                         NOTE: An STF command with write data=ZEROES can be</span>
<a name="l04188"></a>04188 <span class="comment">                                                         generated by SW using the Prefetch instruction with</span>
<a name="l04189"></a>04189 <span class="comment">                                                         Hint=30d &quot;prepare for Store&quot;, followed by a SYNCW.</span>
<a name="l04190"></a>04190 <span class="comment">                                                         What is seen at the L2C as an STF w/wrdcnt=0 with all</span>
<a name="l04191"></a>04191 <span class="comment">                                                         of its mask bits clear (indicates zero-fill data).</span>
<a name="l04192"></a>04192 <span class="comment">                                                         A flush-invalidate will &apos;force-hit&apos; the L2 cache at</span>
<a name="l04193"></a>04193 <span class="comment">                                                         [index,set] and invalidate the entry (V=0/D=0/L=0/U=0).</span>
<a name="l04194"></a>04194 <span class="comment">                                                         If the cache block is dirty, it is also written back</span>
<a name="l04195"></a>04195 <span class="comment">                                                         to memory. The DuTag state is probed/updated as normal</span>
<a name="l04196"></a>04196 <span class="comment">                                                         for an STF request.</span>
<a name="l04197"></a>04197 <span class="comment">                                                         TYPICAL APPLICATIONS:</span>
<a name="l04198"></a>04198 <span class="comment">                                                            1) L2 Tag/Data ECC SW Recovery</span>
<a name="l04199"></a>04199 <span class="comment">                                                            2) Cache Unlocking</span>
<a name="l04200"></a>04200 <span class="comment">                                                         NOTE: If the cacheline had been previously LOCKED(L=1),</span>
<a name="l04201"></a>04201 <span class="comment">                                                         a flush-invalidate operation will explicitly UNLOCK</span>
<a name="l04202"></a>04202 <span class="comment">                                                         (L=0) the set/index specified.</span>
<a name="l04203"></a>04203 <span class="comment">                                                         NOTE: The PP can generate STF(L1 store-miss)</span>
<a name="l04204"></a>04204 <span class="comment">                                                         commands to the L2 Cache whenever all 128 bytes in a</span>
<a name="l04205"></a>04205 <span class="comment">                                                         block are written. SW must take this into consideration</span>
<a name="l04206"></a>04206 <span class="comment">                                                         to avoid &apos;errant&apos; Flush-Invalidates. */</span>
<a name="l04207"></a>04207     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a1db82bb051247a588f0c858b51bd07b7">l2d</a>                          : 1;  <span class="comment">/**&lt; When enabled (and L2C_DBG[L2T]=0), fill data is</span>
<a name="l04208"></a>04208 <span class="comment">                                                         returned directly from the L2 Data Store</span>
<a name="l04209"></a>04209 <span class="comment">                                                         (regardless of hit/miss) when an LDD(L1 load-miss)</span>
<a name="l04210"></a>04210 <span class="comment">                                                         command is issued from the PP.</span>
<a name="l04211"></a>04211 <span class="comment">                                                         The selected set# is determined by the</span>
<a name="l04212"></a>04212 <span class="comment">                                                         L2C_DBG[SET] field, and the index is determined</span>
<a name="l04213"></a>04213 <span class="comment">                                                         from the address[14:7] associated with the LDD</span>
<a name="l04214"></a>04214 <span class="comment">                                                         command.</span>
<a name="l04215"></a>04215 <span class="comment">                                                         This &apos;force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04216"></a>04216 <span class="comment">                                                         state OR the DuTag state. */</span>
<a name="l04217"></a>04217     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ab66c3c106c8667014e41df359540cfd2">l2t</a>                          : 1;  <span class="comment">/**&lt; When enabled, L2 Tag information [V,D,L,U,phys_addr[33:15]]</span>
<a name="l04218"></a>04218 <span class="comment">                                                         is returned on the data bus starting at +32(and +96) bytes</span>
<a name="l04219"></a>04219 <span class="comment">                                                         offset from the beginning of cacheline when an LDD</span>
<a name="l04220"></a>04220 <span class="comment">                                                         (L1 load-miss) command is issued from the PP.</span>
<a name="l04221"></a>04221 <span class="comment">                                                         The selected L2 set# is determined by the L2C_DBG[SET]</span>
<a name="l04222"></a>04222 <span class="comment">                                                         field, and the L2 index is determined from the</span>
<a name="l04223"></a>04223 <span class="comment">                                                         phys_addr[14:7] associated with the LDD command.</span>
<a name="l04224"></a>04224 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04225"></a>04225 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04226"></a>04226 <span class="comment">                                                         NOTE: The diagnostic PP should issue a d-stream load</span>
<a name="l04227"></a>04227 <span class="comment">                                                         to an aligned cacheline+0x20(+0x60) in order to have the</span>
<a name="l04228"></a>04228 <span class="comment">                                                         return VDLUTAG information (in OW2/OW6) written directly</span>
<a name="l04229"></a>04229 <span class="comment">                                                         into the proper PP register. The diagnostic PP should also</span>
<a name="l04230"></a>04230 <span class="comment">                                                         flush it&apos;s local L1 cache after use(to ensure data</span>
<a name="l04231"></a>04231 <span class="comment">                                                         coherency).</span>
<a name="l04232"></a>04232 <span class="comment">                                                         NOTE: The position of the VDLUTAG data in the destination</span>
<a name="l04233"></a>04233 <span class="comment">                                                         register is dependent on the endian mode(big/little).</span>
<a name="l04234"></a>04234 <span class="comment">                                                         NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):</span>
<a name="l04235"></a>04235 <span class="comment">                                                         If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected</span>
<a name="l04236"></a>04236 <span class="comment">                                                         half cacheline (see: L2D_ERR[BMHCLSEL] is also</span>
<a name="l04237"></a>04237 <span class="comment">                                                         conditionally latched into the L2D_FSYN0/1 CSRs if an</span>
<a name="l04238"></a>04238 <span class="comment">                                                         LDD(L1 load-miss) is detected. */</span>
<a name="l04239"></a>04239 <span class="preprocessor">#else</span>
<a name="l04240"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ab66c3c106c8667014e41df359540cfd2">04240</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ab66c3c106c8667014e41df359540cfd2">l2t</a>                          : 1;
<a name="l04241"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a1db82bb051247a588f0c858b51bd07b7">04241</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a1db82bb051247a588f0c858b51bd07b7">l2d</a>                          : 1;
<a name="l04242"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a375e93b5a6f5d46900cb6bca5b229941">04242</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a375e93b5a6f5d46900cb6bca5b229941">finv</a>                         : 1;
<a name="l04243"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a742b8ac858feceb69858ad824ccb9fb2">04243</a>     uint64_t <span class="keyword">set</span>                          : 2;
<a name="l04244"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a55b26b7ee8a8480149d2a079f8163744">04244</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a55b26b7ee8a8480149d2a079f8163744">reserved_5_5</a>                 : 1;
<a name="l04245"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#aad0f21cdc7b6476a14410b5070a4e8cd">04245</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#aad0f21cdc7b6476a14410b5070a4e8cd">ppnum</a>                        : 1;
<a name="l04246"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a6de662a129da6919e08de33074e09ac0">04246</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a6de662a129da6919e08de33074e09ac0">reserved_7_9</a>                 : 3;
<a name="l04247"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a9c2bed924f2fd4884621887cf35f8f2e">04247</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a9c2bed924f2fd4884621887cf35f8f2e">lfb_dmp</a>                      : 1;
<a name="l04248"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ac35345db06f3400ad09ba833f684543e">04248</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#ac35345db06f3400ad09ba833f684543e">lfb_enum</a>                     : 2;
<a name="l04249"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a2bcbc876b0d9eff4cbf2bf7215424a04">04249</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn30xx.html#a2bcbc876b0d9eff4cbf2bf7215424a04">reserved_13_63</a>               : 51;
<a name="l04250"></a>04250 <span class="preprocessor">#endif</span>
<a name="l04251"></a>04251 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dbg.html#aca05e2a9ff34ce3cb8ea597ca3bb693f">cn30xx</a>;
<a name="l04252"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html">04252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html">cvmx_l2c_dbg_cn31xx</a> {
<a name="l04253"></a>04253 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04254"></a>04254 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a01f31b8d7f6e37cd0078ff3289000ac8">reserved_14_63</a>               : 50;
<a name="l04255"></a>04255     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ac8a2c2f6ef87ddbddba5188c470bd8b3">lfb_enum</a>                     : 3;  <span class="comment">/**&lt; Specifies the LFB Entry# which is to be captured. */</span>
<a name="l04256"></a>04256     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa3d617578ea559235a3bea739e8e644b">lfb_dmp</a>                      : 1;  <span class="comment">/**&lt; LFB Dump Enable: When written(=1), the contents of</span>
<a name="l04257"></a>04257 <span class="comment">                                                         the LFB specified by LFB_ENUM are captured</span>
<a name="l04258"></a>04258 <span class="comment">                                                         into the L2C_LFB(0/1/2) registers.</span>
<a name="l04259"></a>04259 <span class="comment">                                                         NOTE: Some fields of the LFB entry are unpredictable</span>
<a name="l04260"></a>04260 <span class="comment">                                                         and dependent on usage. This is only intended to be</span>
<a name="l04261"></a>04261 <span class="comment">                                                         used for HW debug. */</span>
<a name="l04262"></a>04262     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ab919a4c0a65eb0660e97668212d3361f">reserved_7_9</a>                 : 3;
<a name="l04263"></a>04263     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ad240ae3009826ff43b441798fbfda250">ppnum</a>                        : 1;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04264"></a>04264 <span class="comment">                                                         is enabled, this field determines which</span>
<a name="l04265"></a>04265 <span class="comment">                                                         PP is selected as the diagnostic PP. */</span>
<a name="l04266"></a>04266     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a8f3ed54733c7b0ca47d574b9f067d632">reserved_5_5</a>                 : 1;
<a name="l04267"></a>04267     uint64_t <span class="keyword">set</span>                          : 2;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04268"></a>04268 <span class="comment">                                                         is enabled, this field determines 1-of-n targeted</span>
<a name="l04269"></a>04269 <span class="comment">                                                         sets to act upon.</span>
<a name="l04270"></a>04270 <span class="comment">                                                         NOTE: L2C_DBG[SET] must never equal a crippled or</span>
<a name="l04271"></a>04271 <span class="comment">                                                         unusable set (see UMSK* registers and Cripple mode</span>
<a name="l04272"></a>04272 <span class="comment">                                                         fuses). */</span>
<a name="l04273"></a>04273     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa45be811ac3d3da6a2edb82909005038">finv</a>                         : 1;  <span class="comment">/**&lt; Flush-Invalidate.</span>
<a name="l04274"></a>04274 <span class="comment">                                                         When flush-invalidate is enable (FINV=1), all STF</span>
<a name="l04275"></a>04275 <span class="comment">                                                         (L1 store-miss) commands generated from the diagnostic PP</span>
<a name="l04276"></a>04276 <span class="comment">                                                         (L2C_DBG[PPNUM]) will invalidate the specified set</span>
<a name="l04277"></a>04277 <span class="comment">                                                         (L2C_DBG[SET]) at the index specified in the STF</span>
<a name="l04278"></a>04278 <span class="comment">                                                         address[15:7]. If a dirty block is detected (D=1), it is</span>
<a name="l04279"></a>04279 <span class="comment">                                                         written back to memory. The contents of the invalid</span>
<a name="l04280"></a>04280 <span class="comment">                                                         L2 Cache line is also &apos;scrubbed&apos; with the STF write data.</span>
<a name="l04281"></a>04281 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in</span>
<a name="l04282"></a>04282 <span class="comment">                                                         STF address[15:7] refers to the &apos;aliased&apos; address.</span>
<a name="l04283"></a>04283 <span class="comment">                                                         NOTE: An STF command with write data=ZEROES can be</span>
<a name="l04284"></a>04284 <span class="comment">                                                         generated by SW using the Prefetch instruction with</span>
<a name="l04285"></a>04285 <span class="comment">                                                         Hint=30d &quot;prepare for Store&quot;, followed by a SYNCW.</span>
<a name="l04286"></a>04286 <span class="comment">                                                         What is seen at the L2C as an STF w/wrdcnt=0 with all</span>
<a name="l04287"></a>04287 <span class="comment">                                                         of its mask bits clear (indicates zero-fill data).</span>
<a name="l04288"></a>04288 <span class="comment">                                                         A flush-invalidate will &apos;force-hit&apos; the L2 cache at</span>
<a name="l04289"></a>04289 <span class="comment">                                                         [index,set] and invalidate the entry (V=0/D=0/L=0/U=0).</span>
<a name="l04290"></a>04290 <span class="comment">                                                         If the cache block is dirty, it is also written back</span>
<a name="l04291"></a>04291 <span class="comment">                                                         to memory. The DuTag state is probed/updated as normal</span>
<a name="l04292"></a>04292 <span class="comment">                                                         for an STF request.</span>
<a name="l04293"></a>04293 <span class="comment">                                                         TYPICAL APPLICATIONS:</span>
<a name="l04294"></a>04294 <span class="comment">                                                            1) L2 Tag/Data ECC SW Recovery</span>
<a name="l04295"></a>04295 <span class="comment">                                                            2) Cache Unlocking</span>
<a name="l04296"></a>04296 <span class="comment">                                                         NOTE: If the cacheline had been previously LOCKED(L=1),</span>
<a name="l04297"></a>04297 <span class="comment">                                                         a flush-invalidate operation will explicitly UNLOCK</span>
<a name="l04298"></a>04298 <span class="comment">                                                         (L=0) the set/index specified.</span>
<a name="l04299"></a>04299 <span class="comment">                                                         NOTE: The diagnostic PP cores can generate STF(L1 store-miss)</span>
<a name="l04300"></a>04300 <span class="comment">                                                         commands to the L2 Cache whenever all 128 bytes in a</span>
<a name="l04301"></a>04301 <span class="comment">                                                         block are written. SW must take this into consideration</span>
<a name="l04302"></a>04302 <span class="comment">                                                         to avoid &apos;errant&apos; Flush-Invalidates. */</span>
<a name="l04303"></a>04303     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa96e59ece1016f43e71c71a023eb7539">l2d</a>                          : 1;  <span class="comment">/**&lt; When enabled (and L2C_DBG[L2T]=0), fill data is</span>
<a name="l04304"></a>04304 <span class="comment">                                                         returned directly from the L2 Data Store</span>
<a name="l04305"></a>04305 <span class="comment">                                                         (regardless of hit/miss) when an LDD(L1 load-miss)</span>
<a name="l04306"></a>04306 <span class="comment">                                                         command is issued from a PP determined by the</span>
<a name="l04307"></a>04307 <span class="comment">                                                         L2C_DBG[PPNUM] field. The selected set# is determined</span>
<a name="l04308"></a>04308 <span class="comment">                                                         by the L2C_DBG[SET] field, and the index is determined</span>
<a name="l04309"></a>04309 <span class="comment">                                                         from the address[15:7] associated with the LDD command.</span>
<a name="l04310"></a>04310 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04311"></a>04311 <span class="comment">                                                         state OR the DuTag state. */</span>
<a name="l04312"></a>04312     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a2bf6efc83956c09b9ae136a10fd6e6d5">l2t</a>                          : 1;  <span class="comment">/**&lt; When enabled, L2 Tag information [V,D,L,U,phys_addr[33:16]]</span>
<a name="l04313"></a>04313 <span class="comment">                                                         is returned on the data bus starting at +32(and +96) bytes</span>
<a name="l04314"></a>04314 <span class="comment">                                                         offset from the beginning of cacheline when an LDD</span>
<a name="l04315"></a>04315 <span class="comment">                                                         (L1 load-miss) command is issued from a PP determined by</span>
<a name="l04316"></a>04316 <span class="comment">                                                         the L2C_DBG[PPNUM] field.</span>
<a name="l04317"></a>04317 <span class="comment">                                                         The selected L2 set# is determined by the L2C_DBG[SET]</span>
<a name="l04318"></a>04318 <span class="comment">                                                         field, and the L2 index is determined from the</span>
<a name="l04319"></a>04319 <span class="comment">                                                         phys_addr[15:7] associated with the LDD command.</span>
<a name="l04320"></a>04320 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04321"></a>04321 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04322"></a>04322 <span class="comment">                                                         NOTE: The diagnostic PP should issue a d-stream load</span>
<a name="l04323"></a>04323 <span class="comment">                                                         to an aligned cacheline+0x20(+0x60) in order to have the</span>
<a name="l04324"></a>04324 <span class="comment">                                                         return VDLUTAG information (in OW2/OW6) written directly</span>
<a name="l04325"></a>04325 <span class="comment">                                                         into the proper PP register. The diagnostic PP should also</span>
<a name="l04326"></a>04326 <span class="comment">                                                         flush it&apos;s local L1 cache after use(to ensure data</span>
<a name="l04327"></a>04327 <span class="comment">                                                         coherency).</span>
<a name="l04328"></a>04328 <span class="comment">                                                         NOTE: The position of the VDLUTAG data in the destination</span>
<a name="l04329"></a>04329 <span class="comment">                                                         register is dependent on the endian mode(big/little).</span>
<a name="l04330"></a>04330 <span class="comment">                                                         NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):</span>
<a name="l04331"></a>04331 <span class="comment">                                                         If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected</span>
<a name="l04332"></a>04332 <span class="comment">                                                         half cacheline (see: L2D_ERR[BMHCLSEL] is also</span>
<a name="l04333"></a>04333 <span class="comment">                                                         conditionally latched into the L2D_FSYN0/1 CSRs if an</span>
<a name="l04334"></a>04334 <span class="comment">                                                         LDD(L1 load-miss) is detected from the diagnostic PP</span>
<a name="l04335"></a>04335 <span class="comment">                                                         (L2C_DBG[PPNUM]). */</span>
<a name="l04336"></a>04336 <span class="preprocessor">#else</span>
<a name="l04337"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a2bf6efc83956c09b9ae136a10fd6e6d5">04337</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a2bf6efc83956c09b9ae136a10fd6e6d5">l2t</a>                          : 1;
<a name="l04338"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa96e59ece1016f43e71c71a023eb7539">04338</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa96e59ece1016f43e71c71a023eb7539">l2d</a>                          : 1;
<a name="l04339"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa45be811ac3d3da6a2edb82909005038">04339</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa45be811ac3d3da6a2edb82909005038">finv</a>                         : 1;
<a name="l04340"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a1280a1aa380d25c7f340ed6c28790ff2">04340</a>     uint64_t <span class="keyword">set</span>                          : 2;
<a name="l04341"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a8f3ed54733c7b0ca47d574b9f067d632">04341</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a8f3ed54733c7b0ca47d574b9f067d632">reserved_5_5</a>                 : 1;
<a name="l04342"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ad240ae3009826ff43b441798fbfda250">04342</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ad240ae3009826ff43b441798fbfda250">ppnum</a>                        : 1;
<a name="l04343"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ab919a4c0a65eb0660e97668212d3361f">04343</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ab919a4c0a65eb0660e97668212d3361f">reserved_7_9</a>                 : 3;
<a name="l04344"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa3d617578ea559235a3bea739e8e644b">04344</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#aa3d617578ea559235a3bea739e8e644b">lfb_dmp</a>                      : 1;
<a name="l04345"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ac8a2c2f6ef87ddbddba5188c470bd8b3">04345</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#ac8a2c2f6ef87ddbddba5188c470bd8b3">lfb_enum</a>                     : 3;
<a name="l04346"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a01f31b8d7f6e37cd0078ff3289000ac8">04346</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn31xx.html#a01f31b8d7f6e37cd0078ff3289000ac8">reserved_14_63</a>               : 50;
<a name="l04347"></a>04347 <span class="preprocessor">#endif</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dbg.html#acaee01c830cb8ac69b3fc3b18a63dd4e">cn31xx</a>;
<a name="l04349"></a><a class="code" href="unioncvmx__l2c__dbg.html#a29a40a0204d1080876f6e21ae4dd0934">04349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#a29a40a0204d1080876f6e21ae4dd0934">cn38xx</a>;
<a name="l04350"></a><a class="code" href="unioncvmx__l2c__dbg.html#a545225c86820f1dddd11957358fd1a06">04350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#a545225c86820f1dddd11957358fd1a06">cn38xxp2</a>;
<a name="l04351"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html">04351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html">cvmx_l2c_dbg_cn50xx</a> {
<a name="l04352"></a>04352 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04353"></a>04353 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a85c6f0cfff008c52de67830d66f57dd1">reserved_14_63</a>               : 50;
<a name="l04354"></a>04354     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a0ad7d4f2a545e60666edc9b1d4bdbfff">lfb_enum</a>                     : 3;  <span class="comment">/**&lt; Specifies the LFB Entry# which is to be captured. */</span>
<a name="l04355"></a>04355     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1de55a6c2cc6991b268b6c0d8e02e55c">lfb_dmp</a>                      : 1;  <span class="comment">/**&lt; LFB Dump Enable: When written(=1), the contents of</span>
<a name="l04356"></a>04356 <span class="comment">                                                         the LFB specified by LFB_ENUM[2:0] are captured</span>
<a name="l04357"></a>04357 <span class="comment">                                                         into the L2C_LFB(0/1/2) registers.</span>
<a name="l04358"></a>04358 <span class="comment">                                                         NOTE: Some fields of the LFB entry are unpredictable</span>
<a name="l04359"></a>04359 <span class="comment">                                                         and dependent on usage. This is only intended to be</span>
<a name="l04360"></a>04360 <span class="comment">                                                         used for HW debug. */</span>
<a name="l04361"></a>04361     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1c1bb8ac303f4ae1c01375b317993dbc">reserved_7_9</a>                 : 3;
<a name="l04362"></a>04362     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a74c00b4b7305c8f79a919c34ae835eba">ppnum</a>                        : 1;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04363"></a>04363 <span class="comment">                                                         is enabled, this field determines which 1-of-2</span>
<a name="l04364"></a>04364 <span class="comment">                                                         PPs is selected as the diagnostic PP. */</span>
<a name="l04365"></a>04365     uint64_t <span class="keyword">set</span>                          : 3;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04366"></a>04366 <span class="comment">                                                         is enabled, this field determines 1-of-n targeted</span>
<a name="l04367"></a>04367 <span class="comment">                                                         sets to act upon.</span>
<a name="l04368"></a>04368 <span class="comment">                                                         NOTE: L2C_DBG[SET] must never equal a crippled or</span>
<a name="l04369"></a>04369 <span class="comment">                                                         unusable set (see UMSK* registers and Cripple mode</span>
<a name="l04370"></a>04370 <span class="comment">                                                         fuses). */</span>
<a name="l04371"></a>04371     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#abb243c983a328286c038d4cf17a77793">finv</a>                         : 1;  <span class="comment">/**&lt; Flush-Invalidate.</span>
<a name="l04372"></a>04372 <span class="comment">                                                         When flush-invalidate is enable (FINV=1), all STF</span>
<a name="l04373"></a>04373 <span class="comment">                                                         (L1 store-miss) commands generated from the diagnostic PP</span>
<a name="l04374"></a>04374 <span class="comment">                                                         (L2C_DBG[PPNUM]) will invalidate the specified set</span>
<a name="l04375"></a>04375 <span class="comment">                                                         (L2C_DBG[SET]) at the index specified in the STF</span>
<a name="l04376"></a>04376 <span class="comment">                                                         address[13:7]. If a dirty block is detected (D=1), it is</span>
<a name="l04377"></a>04377 <span class="comment">                                                         written back to memory. The contents of the invalid</span>
<a name="l04378"></a>04378 <span class="comment">                                                         L2 Cache line is also &apos;scrubbed&apos; with the STF write data.</span>
<a name="l04379"></a>04379 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in</span>
<a name="l04380"></a>04380 <span class="comment">                                                         STF address[13:7] refers to the &apos;aliased&apos; address.</span>
<a name="l04381"></a>04381 <span class="comment">                                                         NOTE: An STF command with write data=ZEROES can be</span>
<a name="l04382"></a>04382 <span class="comment">                                                         generated by SW using the Prefetch instruction with</span>
<a name="l04383"></a>04383 <span class="comment">                                                         Hint=30d &quot;prepare for Store&quot;, followed by a SYNCW.</span>
<a name="l04384"></a>04384 <span class="comment">                                                         What is seen at the L2C as an STF w/wrdcnt=0 with all</span>
<a name="l04385"></a>04385 <span class="comment">                                                         of its mask bits clear (indicates zero-fill data).</span>
<a name="l04386"></a>04386 <span class="comment">                                                         A flush-invalidate will &apos;force-hit&apos; the L2 cache at</span>
<a name="l04387"></a>04387 <span class="comment">                                                         [index,set] and invalidate the entry (V=0/D=0/L=0/U=0).</span>
<a name="l04388"></a>04388 <span class="comment">                                                         If the cache block is dirty, it is also written back</span>
<a name="l04389"></a>04389 <span class="comment">                                                         to memory. The DuTag state is probed/updated as normal</span>
<a name="l04390"></a>04390 <span class="comment">                                                         for an STF request.</span>
<a name="l04391"></a>04391 <span class="comment">                                                         TYPICAL APPLICATIONS:</span>
<a name="l04392"></a>04392 <span class="comment">                                                            1) L2 Tag/Data ECC SW Recovery</span>
<a name="l04393"></a>04393 <span class="comment">                                                            2) Cache Unlocking</span>
<a name="l04394"></a>04394 <span class="comment">                                                         NOTE: If the cacheline had been previously LOCKED(L=1),</span>
<a name="l04395"></a>04395 <span class="comment">                                                         a flush-invalidate operation will explicitly UNLOCK</span>
<a name="l04396"></a>04396 <span class="comment">                                                         (L=0) the set/index specified.</span>
<a name="l04397"></a>04397 <span class="comment">                                                         NOTE: The diagnostic PP cores can generate STF</span>
<a name="l04398"></a>04398 <span class="comment">                                                         commands to the L2 Cache whenever all 128 bytes in a</span>
<a name="l04399"></a>04399 <span class="comment">                                                         block are written. SW must take this into consideration</span>
<a name="l04400"></a>04400 <span class="comment">                                                         to avoid &apos;errant&apos; Flush-Invalidates. */</span>
<a name="l04401"></a>04401     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#afae6b2090fd54128d4df0df3318db995">l2d</a>                          : 1;  <span class="comment">/**&lt; When enabled (and L2C_DBG[L2T]=0), fill data is</span>
<a name="l04402"></a>04402 <span class="comment">                                                         returned directly from the L2 Data Store</span>
<a name="l04403"></a>04403 <span class="comment">                                                         (regardless of hit/miss) when an LDD(L1 load-miss) command</span>
<a name="l04404"></a>04404 <span class="comment">                                                         is issued from a PP determined by the L2C_DBG[PPNUM]</span>
<a name="l04405"></a>04405 <span class="comment">                                                         field. The selected set# is determined by the</span>
<a name="l04406"></a>04406 <span class="comment">                                                         L2C_DBG[SET] field, and the index is determined</span>
<a name="l04407"></a>04407 <span class="comment">                                                         from the address[13:7] associated with the LDD</span>
<a name="l04408"></a>04408 <span class="comment">                                                         command.</span>
<a name="l04409"></a>04409 <span class="comment">                                                         This &apos;force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04410"></a>04410 <span class="comment">                                                         state OR the DuTag state. */</span>
<a name="l04411"></a>04411     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a520b87a0a2b4d10bf427412c5dccd91a">l2t</a>                          : 1;  <span class="comment">/**&lt; When enabled, L2 Tag information [V,D,L,U,phys_addr[33:14]]</span>
<a name="l04412"></a>04412 <span class="comment">                                                         is returned on the data bus starting at +32(and +96) bytes</span>
<a name="l04413"></a>04413 <span class="comment">                                                         offset from the beginning of cacheline when an LDD</span>
<a name="l04414"></a>04414 <span class="comment">                                                         (L1 load-miss) command is issued from a PP determined by</span>
<a name="l04415"></a>04415 <span class="comment">                                                         the L2C_DBG[PPNUM] field.</span>
<a name="l04416"></a>04416 <span class="comment">                                                         The selected L2 set# is determined by the L2C_DBG[SET]</span>
<a name="l04417"></a>04417 <span class="comment">                                                         field, and the L2 index is determined from the</span>
<a name="l04418"></a>04418 <span class="comment">                                                         phys_addr[13:7] associated with the LDD command.</span>
<a name="l04419"></a>04419 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04420"></a>04420 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04421"></a>04421 <span class="comment">                                                         NOTE: The diagnostic PP should issue a d-stream load</span>
<a name="l04422"></a>04422 <span class="comment">                                                         to an aligned cacheline+0x20(+0x60) in order to have the</span>
<a name="l04423"></a>04423 <span class="comment">                                                         return VDLUTAG information (in OW2/OW6) written directly</span>
<a name="l04424"></a>04424 <span class="comment">                                                         into the proper PP register. The diagnostic PP should also</span>
<a name="l04425"></a>04425 <span class="comment">                                                         flush it&apos;s local L1 cache after use(to ensure data</span>
<a name="l04426"></a>04426 <span class="comment">                                                         coherency).</span>
<a name="l04427"></a>04427 <span class="comment">                                                         NOTE: The position of the VDLUTAG data in the destination</span>
<a name="l04428"></a>04428 <span class="comment">                                                         register is dependent on the endian mode(big/little).</span>
<a name="l04429"></a>04429 <span class="comment">                                                         NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):</span>
<a name="l04430"></a>04430 <span class="comment">                                                         If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected</span>
<a name="l04431"></a>04431 <span class="comment">                                                         half cacheline (see: L2D_ERR[BMHCLSEL] is also</span>
<a name="l04432"></a>04432 <span class="comment">                                                         conditionally latched into the L2D_FSYN0/1 CSRs if an</span>
<a name="l04433"></a>04433 <span class="comment">                                                         LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */</span>
<a name="l04434"></a>04434 <span class="preprocessor">#else</span>
<a name="l04435"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a520b87a0a2b4d10bf427412c5dccd91a">04435</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a520b87a0a2b4d10bf427412c5dccd91a">l2t</a>                          : 1;
<a name="l04436"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#afae6b2090fd54128d4df0df3318db995">04436</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#afae6b2090fd54128d4df0df3318db995">l2d</a>                          : 1;
<a name="l04437"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#abb243c983a328286c038d4cf17a77793">04437</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#abb243c983a328286c038d4cf17a77793">finv</a>                         : 1;
<a name="l04438"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a2293fd99ee1094333b329aafd843f480">04438</a>     uint64_t <span class="keyword">set</span>                          : 3;
<a name="l04439"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a74c00b4b7305c8f79a919c34ae835eba">04439</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a74c00b4b7305c8f79a919c34ae835eba">ppnum</a>                        : 1;
<a name="l04440"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1c1bb8ac303f4ae1c01375b317993dbc">04440</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1c1bb8ac303f4ae1c01375b317993dbc">reserved_7_9</a>                 : 3;
<a name="l04441"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1de55a6c2cc6991b268b6c0d8e02e55c">04441</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a1de55a6c2cc6991b268b6c0d8e02e55c">lfb_dmp</a>                      : 1;
<a name="l04442"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a0ad7d4f2a545e60666edc9b1d4bdbfff">04442</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a0ad7d4f2a545e60666edc9b1d4bdbfff">lfb_enum</a>                     : 3;
<a name="l04443"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a85c6f0cfff008c52de67830d66f57dd1">04443</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn50xx.html#a85c6f0cfff008c52de67830d66f57dd1">reserved_14_63</a>               : 50;
<a name="l04444"></a>04444 <span class="preprocessor">#endif</span>
<a name="l04445"></a>04445 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dbg.html#aa703078fa8c129bbb8b46bc4e6455bca">cn50xx</a>;
<a name="l04446"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html">04446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html">cvmx_l2c_dbg_cn52xx</a> {
<a name="l04447"></a>04447 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04448"></a>04448 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a53add36952b0b0e92bcc2520fd4afe72">reserved_14_63</a>               : 50;
<a name="l04449"></a>04449     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a97c0c64271f265ee94393b4b7525ef43">lfb_enum</a>                     : 3;  <span class="comment">/**&lt; Specifies the LFB Entry# which is to be captured. */</span>
<a name="l04450"></a>04450     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4cc2bb0d898766a3ff55c46f69dd2463">lfb_dmp</a>                      : 1;  <span class="comment">/**&lt; LFB Dump Enable: When written(=1), the contents of</span>
<a name="l04451"></a>04451 <span class="comment">                                                         the LFB specified by LFB_ENUM[2:0] are captured</span>
<a name="l04452"></a>04452 <span class="comment">                                                         into the L2C_LFB(0/1/2) registers.</span>
<a name="l04453"></a>04453 <span class="comment">                                                         NOTE: Some fields of the LFB entry are unpredictable</span>
<a name="l04454"></a>04454 <span class="comment">                                                         and dependent on usage. This is only intended to be</span>
<a name="l04455"></a>04455 <span class="comment">                                                         used for HW debug. */</span>
<a name="l04456"></a>04456     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#ab6e4686da87aa35126b9142f023f8da0">reserved_8_9</a>                 : 2;
<a name="l04457"></a>04457     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a3b212ca0ad06dbcca171ed1147e9d659">ppnum</a>                        : 2;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04458"></a>04458 <span class="comment">                                                         is enabled, this field determines which 1-of-4</span>
<a name="l04459"></a>04459 <span class="comment">                                                         PPs is selected as the diagnostic PP. */</span>
<a name="l04460"></a>04460     uint64_t <span class="keyword">set</span>                          : 3;  <span class="comment">/**&lt; When L2C_DBG[L2T] or L2C_DBG[L2D] or L2C_DBG[FINV]</span>
<a name="l04461"></a>04461 <span class="comment">                                                         is enabled, this field determines 1-of-n targeted</span>
<a name="l04462"></a>04462 <span class="comment">                                                         sets to act upon.</span>
<a name="l04463"></a>04463 <span class="comment">                                                         NOTE: L2C_DBG[SET] must never equal a crippled or</span>
<a name="l04464"></a>04464 <span class="comment">                                                         unusable set (see UMSK* registers and Cripple mode</span>
<a name="l04465"></a>04465 <span class="comment">                                                         fuses). */</span>
<a name="l04466"></a>04466     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4d3bc3aeb386f40716f41577b4e35436">finv</a>                         : 1;  <span class="comment">/**&lt; Flush-Invalidate.</span>
<a name="l04467"></a>04467 <span class="comment">                                                         When flush-invalidate is enable (FINV=1), all STF</span>
<a name="l04468"></a>04468 <span class="comment">                                                         (L1 store-miss) commands generated from the diagnostic PP</span>
<a name="l04469"></a>04469 <span class="comment">                                                         (L2C_DBG[PPNUM]) will invalidate the specified set</span>
<a name="l04470"></a>04470 <span class="comment">                                                         (L2C_DBG[SET]) at the index specified in the STF</span>
<a name="l04471"></a>04471 <span class="comment">                                                         address[15:7]. If a dirty block is detected (D=1), it is</span>
<a name="l04472"></a>04472 <span class="comment">                                                         written back to memory. The contents of the invalid</span>
<a name="l04473"></a>04473 <span class="comment">                                                         L2 Cache line is also &apos;scrubbed&apos; with the STF write data.</span>
<a name="l04474"></a>04474 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the index specified in</span>
<a name="l04475"></a>04475 <span class="comment">                                                         STF address[15:7] refers to the &apos;aliased&apos; address.</span>
<a name="l04476"></a>04476 <span class="comment">                                                         NOTE: An STF command with write data=ZEROES can be</span>
<a name="l04477"></a>04477 <span class="comment">                                                         generated by SW using the Prefetch instruction with</span>
<a name="l04478"></a>04478 <span class="comment">                                                         Hint=30d &quot;prepare for Store&quot;, followed by a SYNCW.</span>
<a name="l04479"></a>04479 <span class="comment">                                                         What is seen at the L2C as an STF w/wrdcnt=0 with all</span>
<a name="l04480"></a>04480 <span class="comment">                                                         of its mask bits clear (indicates zero-fill data).</span>
<a name="l04481"></a>04481 <span class="comment">                                                         A flush-invalidate will &apos;force-hit&apos; the L2 cache at</span>
<a name="l04482"></a>04482 <span class="comment">                                                         [index,set] and invalidate the entry (V=0/D=0/L=0/U=0).</span>
<a name="l04483"></a>04483 <span class="comment">                                                         If the cache block is dirty, it is also written back</span>
<a name="l04484"></a>04484 <span class="comment">                                                         to memory. The DuTag state is probed/updated as normal</span>
<a name="l04485"></a>04485 <span class="comment">                                                         for an STF request.</span>
<a name="l04486"></a>04486 <span class="comment">                                                         TYPICAL APPLICATIONS:</span>
<a name="l04487"></a>04487 <span class="comment">                                                            1) L2 Tag/Data ECC SW Recovery</span>
<a name="l04488"></a>04488 <span class="comment">                                                            2) Cache Unlocking</span>
<a name="l04489"></a>04489 <span class="comment">                                                         NOTE: If the cacheline had been previously LOCKED(L=1),</span>
<a name="l04490"></a>04490 <span class="comment">                                                         a flush-invalidate operation will explicitly UNLOCK</span>
<a name="l04491"></a>04491 <span class="comment">                                                         (L=0) the set/index specified.</span>
<a name="l04492"></a>04492 <span class="comment">                                                         NOTE: The diagnostic PP cores can generate STF</span>
<a name="l04493"></a>04493 <span class="comment">                                                         commands to the L2 Cache whenever all 128 bytes in a</span>
<a name="l04494"></a>04494 <span class="comment">                                                         block are written. SW must take this into consideration</span>
<a name="l04495"></a>04495 <span class="comment">                                                         to avoid &apos;errant&apos; Flush-Invalidates. */</span>
<a name="l04496"></a>04496     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a1c29ca24baef8d437cd724b1aea8cf78">l2d</a>                          : 1;  <span class="comment">/**&lt; When enabled (and L2C_DBG[L2T]=0), fill data is</span>
<a name="l04497"></a>04497 <span class="comment">                                                         returned directly from the L2 Data Store</span>
<a name="l04498"></a>04498 <span class="comment">                                                         (regardless of hit/miss) when an LDD(L1 load-miss) command</span>
<a name="l04499"></a>04499 <span class="comment">                                                         is issued from a PP determined by the L2C_DBG[PPNUM]</span>
<a name="l04500"></a>04500 <span class="comment">                                                         field. The selected set# is determined by the</span>
<a name="l04501"></a>04501 <span class="comment">                                                         L2C_DBG[SET] field, and the index is determined</span>
<a name="l04502"></a>04502 <span class="comment">                                                         from the address[15:7] associated with the LDD</span>
<a name="l04503"></a>04503 <span class="comment">                                                         command.</span>
<a name="l04504"></a>04504 <span class="comment">                                                         This &apos;force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04505"></a>04505 <span class="comment">                                                         state OR the DuTag state. */</span>
<a name="l04506"></a>04506     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a8015f767c0e3bf71289a01f5abb054c3">l2t</a>                          : 1;  <span class="comment">/**&lt; When enabled, L2 Tag information [V,D,L,U,phys_addr[33:16]]</span>
<a name="l04507"></a>04507 <span class="comment">                                                         is returned on the data bus starting at +32(and +96) bytes</span>
<a name="l04508"></a>04508 <span class="comment">                                                         offset from the beginning of cacheline when an LDD</span>
<a name="l04509"></a>04509 <span class="comment">                                                         (L1 load-miss) command is issued from a PP determined by</span>
<a name="l04510"></a>04510 <span class="comment">                                                         the L2C_DBG[PPNUM] field.</span>
<a name="l04511"></a>04511 <span class="comment">                                                         The selected L2 set# is determined by the L2C_DBG[SET]</span>
<a name="l04512"></a>04512 <span class="comment">                                                         field, and the L2 index is determined from the</span>
<a name="l04513"></a>04513 <span class="comment">                                                         phys_addr[15:7] associated with the LDD command.</span>
<a name="l04514"></a>04514 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04515"></a>04515 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04516"></a>04516 <span class="comment">                                                         NOTE: The diagnostic PP should issue a d-stream load</span>
<a name="l04517"></a>04517 <span class="comment">                                                         to an aligned cacheline+0x20(+0x60) in order to have the</span>
<a name="l04518"></a>04518 <span class="comment">                                                         return VDLUTAG information (in OW2/OW6) written directly</span>
<a name="l04519"></a>04519 <span class="comment">                                                         into the proper PP register. The diagnostic PP should also</span>
<a name="l04520"></a>04520 <span class="comment">                                                         flush it&apos;s local L1 cache after use(to ensure data</span>
<a name="l04521"></a>04521 <span class="comment">                                                         coherency).</span>
<a name="l04522"></a>04522 <span class="comment">                                                         NOTE: The position of the VDLUTAG data in the destination</span>
<a name="l04523"></a>04523 <span class="comment">                                                         register is dependent on the endian mode(big/little).</span>
<a name="l04524"></a>04524 <span class="comment">                                                         NOTE: (For L2C BitMap testing of L2 Data Store OW ECC):</span>
<a name="l04525"></a>04525 <span class="comment">                                                         If L2D_ERR[ECC_ENA]=0, the OW ECC from the selected</span>
<a name="l04526"></a>04526 <span class="comment">                                                         half cacheline (see: L2D_ERR[BMHCLSEL] is also</span>
<a name="l04527"></a>04527 <span class="comment">                                                         conditionally latched into the L2D_FSYN0/1 CSRs if an</span>
<a name="l04528"></a>04528 <span class="comment">                                                         LDD command is detected from the diagnostic PP(L2C_DBG[PPNUM]). */</span>
<a name="l04529"></a>04529 <span class="preprocessor">#else</span>
<a name="l04530"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a8015f767c0e3bf71289a01f5abb054c3">04530</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a8015f767c0e3bf71289a01f5abb054c3">l2t</a>                          : 1;
<a name="l04531"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a1c29ca24baef8d437cd724b1aea8cf78">04531</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a1c29ca24baef8d437cd724b1aea8cf78">l2d</a>                          : 1;
<a name="l04532"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4d3bc3aeb386f40716f41577b4e35436">04532</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4d3bc3aeb386f40716f41577b4e35436">finv</a>                         : 1;
<a name="l04533"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a0e69f347c85e3e5622151502aaebb9a7">04533</a>     uint64_t <span class="keyword">set</span>                          : 3;
<a name="l04534"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a3b212ca0ad06dbcca171ed1147e9d659">04534</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a3b212ca0ad06dbcca171ed1147e9d659">ppnum</a>                        : 2;
<a name="l04535"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#ab6e4686da87aa35126b9142f023f8da0">04535</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#ab6e4686da87aa35126b9142f023f8da0">reserved_8_9</a>                 : 2;
<a name="l04536"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4cc2bb0d898766a3ff55c46f69dd2463">04536</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a4cc2bb0d898766a3ff55c46f69dd2463">lfb_dmp</a>                      : 1;
<a name="l04537"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a97c0c64271f265ee94393b4b7525ef43">04537</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a97c0c64271f265ee94393b4b7525ef43">lfb_enum</a>                     : 3;
<a name="l04538"></a><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a53add36952b0b0e92bcc2520fd4afe72">04538</a>     uint64_t <a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html#a53add36952b0b0e92bcc2520fd4afe72">reserved_14_63</a>               : 50;
<a name="l04539"></a>04539 <span class="preprocessor">#endif</span>
<a name="l04540"></a>04540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dbg.html#a91af42ece84b87adabef5561225a98f5">cn52xx</a>;
<a name="l04541"></a><a class="code" href="unioncvmx__l2c__dbg.html#a64fe03e28ae3c8512e73f04f651b0ec9">04541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__cn52xx.html">cvmx_l2c_dbg_cn52xx</a>            <a class="code" href="unioncvmx__l2c__dbg.html#a64fe03e28ae3c8512e73f04f651b0ec9">cn52xxp1</a>;
<a name="l04542"></a><a class="code" href="unioncvmx__l2c__dbg.html#af986f0bd3b41efa543be5cc18bbcbf54">04542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#af986f0bd3b41efa543be5cc18bbcbf54">cn56xx</a>;
<a name="l04543"></a><a class="code" href="unioncvmx__l2c__dbg.html#aad5d5aa2141792918270e21c2c0d6386">04543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#aad5d5aa2141792918270e21c2c0d6386">cn56xxp1</a>;
<a name="l04544"></a><a class="code" href="unioncvmx__l2c__dbg.html#a2aa45c201b571cf229c7adf406a5b793">04544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#a2aa45c201b571cf229c7adf406a5b793">cn58xx</a>;
<a name="l04545"></a><a class="code" href="unioncvmx__l2c__dbg.html#afdf68b4ccbe5c08c16b9a3e2d729137a">04545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dbg_1_1cvmx__l2c__dbg__s.html">cvmx_l2c_dbg_s</a>                 <a class="code" href="unioncvmx__l2c__dbg.html#afdf68b4ccbe5c08c16b9a3e2d729137a">cn58xxp1</a>;
<a name="l04546"></a>04546 };
<a name="l04547"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1832ed8f7cd05ccdbbb287885a273cb2">04547</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dbg.html" title="cvmx_l2c_dbg">cvmx_l2c_dbg</a> <a class="code" href="unioncvmx__l2c__dbg.html" title="cvmx_l2c_dbg">cvmx_l2c_dbg_t</a>;
<a name="l04548"></a>04548 <span class="comment"></span>
<a name="l04549"></a>04549 <span class="comment">/**</span>
<a name="l04550"></a>04550 <span class="comment"> * cvmx_l2c_dut</span>
<a name="l04551"></a>04551 <span class="comment"> *</span>
<a name="l04552"></a>04552 <span class="comment"> * L2C_DUT = L2C DUTAG Register</span>
<a name="l04553"></a>04553 <span class="comment"> *</span>
<a name="l04554"></a>04554 <span class="comment"> * Description: L2C Duplicate Tag State Register</span>
<a name="l04555"></a>04555 <span class="comment"> *</span>
<a name="l04556"></a>04556 <span class="comment"> * Notes:</span>
<a name="l04557"></a>04557 <span class="comment"> * (1) When using the L2T, L2D or FINV Debug probe feature, an LDD command issued by the diagnostic PP</span>
<a name="l04558"></a>04558 <span class="comment"> *     WILL NOT update the DuTags.</span>
<a name="l04559"></a>04559 <span class="comment"> * (2) L2T, L2D, FINV MUST BE mutually exclusive (only one enabled at a time).</span>
<a name="l04560"></a>04560 <span class="comment"> * (3) Force Invalidate is intended as a means for SW to invalidate the L2 Cache while also writing back</span>
<a name="l04561"></a>04561 <span class="comment"> *     dirty data to memory to maintain coherency. (A side effect of FINV is that an LDD L2 fill is</span>
<a name="l04562"></a>04562 <span class="comment"> *     launched which fills data into the L2 DS).</span>
<a name="l04563"></a>04563 <span class="comment"> */</span>
<a name="l04564"></a><a class="code" href="unioncvmx__l2c__dut.html">04564</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dut.html" title="cvmx_l2c_dut">cvmx_l2c_dut</a> {
<a name="l04565"></a><a class="code" href="unioncvmx__l2c__dut.html#ad6a684b4994eec19647080ee1af2d4c6">04565</a>     uint64_t <a class="code" href="unioncvmx__l2c__dut.html#ad6a684b4994eec19647080ee1af2d4c6">u64</a>;
<a name="l04566"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">04566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a> {
<a name="l04567"></a>04567 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04568"></a>04568 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7ab03c351a8adb2d6aa0c2c0bd8342ee">reserved_32_63</a>               : 32;
<a name="l04569"></a>04569     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#af4a7b014e61ebb9f8ad884cf26dd3da2">dtena</a>                        : 1;  <span class="comment">/**&lt; DuTag Diagnostic read enable.</span>
<a name="l04570"></a>04570 <span class="comment">                                                         When L2C_DUT[DTENA]=1, all LDD(L1 load-miss)</span>
<a name="l04571"></a>04571 <span class="comment">                                                         commands issued from the diagnostic PP</span>
<a name="l04572"></a>04572 <span class="comment">                                                         (L2C_DBG[PPNUM]) will capture the DuTag state (V|L1TAG)</span>
<a name="l04573"></a>04573 <span class="comment">                                                         of the PP#(specified in the LDD address[29:26] into</span>
<a name="l04574"></a>04574 <span class="comment">                                                         the L2C_DUT CSR register. This allows the diagPP to</span>
<a name="l04575"></a>04575 <span class="comment">                                                         read ALL DuTags (from any PP).</span>
<a name="l04576"></a>04576 <span class="comment">                                                         The DuTag Set# to capture is extracted from the LDD</span>
<a name="l04577"></a>04577 <span class="comment">                                                         address[25:20]. The diagnostic PP would issue the</span>
<a name="l04578"></a>04578 <span class="comment">                                                         LDD then read the L2C_DUT register (one at a time).</span>
<a name="l04579"></a>04579 <span class="comment">                                                         This LDD &apos;L2 force-hit&apos; will NOT alter the current L2</span>
<a name="l04580"></a>04580 <span class="comment">                                                         Tag State OR the DuTag state.</span>
<a name="l04581"></a>04581 <span class="comment">                                                         NOTE: For CN58XX the DuTag SIZE has doubled (to 16KB)</span>
<a name="l04582"></a>04582 <span class="comment">                                                         where each DuTag is organized as 2x 64-way entries.</span>
<a name="l04583"></a>04583 <span class="comment">                                                         The LDD address[7] determines which 1(of-2) internal</span>
<a name="l04584"></a>04584 <span class="comment">                                                         64-ways to select.</span>
<a name="l04585"></a>04585 <span class="comment">                                                         The fill data is returned directly from the L2 Data</span>
<a name="l04586"></a>04586 <span class="comment">                                                         Store(regardless of hit/miss) when an LDD command</span>
<a name="l04587"></a>04587 <span class="comment">                                                         is issued from a PP determined by the L2C_DBG[PPNUM]</span>
<a name="l04588"></a>04588 <span class="comment">                                                         field. The selected L2 Set# is determined by the</span>
<a name="l04589"></a>04589 <span class="comment">                                                         L2C_DBG[SET] field, and the index is determined</span>
<a name="l04590"></a>04590 <span class="comment">                                                         from the address[17:7] associated with the LDD</span>
<a name="l04591"></a>04591 <span class="comment">                                                         command.</span>
<a name="l04592"></a>04592 <span class="comment">                                                         This &apos;L2 force-hit&apos; will NOT alter the current L2 Tag</span>
<a name="l04593"></a>04593 <span class="comment">                                                         state OR the DuTag state.</span>
<a name="l04594"></a>04594 <span class="comment">                                                         NOTE: In order for the DiagPP to generate an LDD command</span>
<a name="l04595"></a>04595 <span class="comment">                                                         to the L2C, it must first force an L1 Dcache flush. */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a05a1a7059ada2ca2b51705407ea3cc53">reserved_30_30</a>               : 1;
<a name="l04597"></a>04597     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a76a7fde877832ebc3ff54fabc15fffee">dt_vld</a>                       : 1;  <span class="comment">/**&lt; Duplicate L1 Tag Valid bit latched in for previous</span>
<a name="l04598"></a>04598 <span class="comment">                                                         LDD(L1 load-miss) command sourced by diagnostic PP. */</span>
<a name="l04599"></a>04599     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7fe56cf75dee5aa6d765578a6f44e51c">dt_tag</a>                       : 29; <span class="comment">/**&lt; Duplicate L1 Tag[35:7] latched in for previous</span>
<a name="l04600"></a>04600 <span class="comment">                                                         LDD(L1 load-miss) command sourced by diagnostic PP. */</span>
<a name="l04601"></a>04601 <span class="preprocessor">#else</span>
<a name="l04602"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7fe56cf75dee5aa6d765578a6f44e51c">04602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7fe56cf75dee5aa6d765578a6f44e51c">dt_tag</a>                       : 29;
<a name="l04603"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a76a7fde877832ebc3ff54fabc15fffee">04603</a>     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a76a7fde877832ebc3ff54fabc15fffee">dt_vld</a>                       : 1;
<a name="l04604"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a05a1a7059ada2ca2b51705407ea3cc53">04604</a>     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a05a1a7059ada2ca2b51705407ea3cc53">reserved_30_30</a>               : 1;
<a name="l04605"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#af4a7b014e61ebb9f8ad884cf26dd3da2">04605</a>     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#af4a7b014e61ebb9f8ad884cf26dd3da2">dtena</a>                        : 1;
<a name="l04606"></a><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7ab03c351a8adb2d6aa0c2c0bd8342ee">04606</a>     uint64_t <a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html#a7ab03c351a8adb2d6aa0c2c0bd8342ee">reserved_32_63</a>               : 32;
<a name="l04607"></a>04607 <span class="preprocessor">#endif</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dut.html#a6f33c48d4646aacc85aa36e05d03b66f">s</a>;
<a name="l04609"></a><a class="code" href="unioncvmx__l2c__dut.html#a31105229bde8d81d8f2b4769853548c4">04609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a31105229bde8d81d8f2b4769853548c4">cn30xx</a>;
<a name="l04610"></a><a class="code" href="unioncvmx__l2c__dut.html#a747185c34f7c1f90910e2fcceb532093">04610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a747185c34f7c1f90910e2fcceb532093">cn31xx</a>;
<a name="l04611"></a><a class="code" href="unioncvmx__l2c__dut.html#a3515e95b885da4c9711af5a5cd27b0bb">04611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a3515e95b885da4c9711af5a5cd27b0bb">cn38xx</a>;
<a name="l04612"></a><a class="code" href="unioncvmx__l2c__dut.html#a416df5b731f3fcf07e9089f345139399">04612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a416df5b731f3fcf07e9089f345139399">cn38xxp2</a>;
<a name="l04613"></a><a class="code" href="unioncvmx__l2c__dut.html#a25e64f8f17de50651e13109964700fbf">04613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a25e64f8f17de50651e13109964700fbf">cn50xx</a>;
<a name="l04614"></a><a class="code" href="unioncvmx__l2c__dut.html#a2a1704362f6bb1a6b5ab4736492c940c">04614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a2a1704362f6bb1a6b5ab4736492c940c">cn52xx</a>;
<a name="l04615"></a><a class="code" href="unioncvmx__l2c__dut.html#a45c33094a63ac8bc4ee27e6cb9f37cfc">04615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a45c33094a63ac8bc4ee27e6cb9f37cfc">cn52xxp1</a>;
<a name="l04616"></a><a class="code" href="unioncvmx__l2c__dut.html#af9ad9fb9b3eeeed071438fbea3a7e48a">04616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#af9ad9fb9b3eeeed071438fbea3a7e48a">cn56xx</a>;
<a name="l04617"></a><a class="code" href="unioncvmx__l2c__dut.html#ad985581d23bced4fd2732df4a6a5a031">04617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#ad985581d23bced4fd2732df4a6a5a031">cn56xxp1</a>;
<a name="l04618"></a><a class="code" href="unioncvmx__l2c__dut.html#a6b054815ce03f7ee509db4926fba4528">04618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a6b054815ce03f7ee509db4926fba4528">cn58xx</a>;
<a name="l04619"></a><a class="code" href="unioncvmx__l2c__dut.html#a130dcbbed4a4cd09b583dcba5d480fe0">04619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut_1_1cvmx__l2c__dut__s.html">cvmx_l2c_dut_s</a>                 <a class="code" href="unioncvmx__l2c__dut.html#a130dcbbed4a4cd09b583dcba5d480fe0">cn58xxp1</a>;
<a name="l04620"></a>04620 };
<a name="l04621"></a><a class="code" href="cvmx-l2c-defs_8h.html#a17c0f9c73285748cb8a2f376421a5985">04621</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dut.html" title="cvmx_l2c_dut">cvmx_l2c_dut</a> <a class="code" href="unioncvmx__l2c__dut.html" title="cvmx_l2c_dut">cvmx_l2c_dut_t</a>;
<a name="l04622"></a>04622 <span class="comment"></span>
<a name="l04623"></a>04623 <span class="comment">/**</span>
<a name="l04624"></a>04624 <span class="comment"> * cvmx_l2c_dut_map#</span>
<a name="l04625"></a>04625 <span class="comment"> *</span>
<a name="l04626"></a>04626 <span class="comment"> * L2C_DUT_MAP = L2C DUT memory map region</span>
<a name="l04627"></a>04627 <span class="comment"> *</span>
<a name="l04628"></a>04628 <span class="comment"> * Description: Address of the start of the region mapped to the duplicate tag.  Can be used to read</span>
<a name="l04629"></a>04629 <span class="comment"> * and write the raw duplicate tag CAM.  Writes should be used only with great care as they can easily</span>
<a name="l04630"></a>04630 <span class="comment"> * destroy the coherency of the memory system.  In any case this region is expected to only be used</span>
<a name="l04631"></a>04631 <span class="comment"> * for debug.</span>
<a name="l04632"></a>04632 <span class="comment"> *</span>
<a name="l04633"></a>04633 <span class="comment"> * This base address should be combined with PP virtual ID, L1 way and L1 set to produce the final</span>
<a name="l04634"></a>04634 <span class="comment"> * address as follows:</span>
<a name="l04635"></a>04635 <span class="comment"> *     addr&lt;63:13&gt;      L2C_DUT_MAP&lt;63:13&gt;</span>
<a name="l04636"></a>04636 <span class="comment"> *     addr&lt;12:11&gt;      PP VID</span>
<a name="l04637"></a>04637 <span class="comment"> *     addr&lt;10:6&gt;       L1 way</span>
<a name="l04638"></a>04638 <span class="comment"> *     addr&lt;5:3&gt;        L1 set</span>
<a name="l04639"></a>04639 <span class="comment"> *     addr&lt;2:0&gt;        UNUSED</span>
<a name="l04640"></a>04640 <span class="comment"> *</span>
<a name="l04641"></a>04641 <span class="comment"> * Notes:</span>
<a name="l04642"></a>04642 <span class="comment"> * (1) The tag is 37:10 from the 38-bit OCTEON physical address after hole removal. (The hole is between DR0</span>
<a name="l04643"></a>04643 <span class="comment"> * and DR1. Remove the hole by subtracting 256MB from 38-bit OCTEON L2/DRAM physical addresses &gt;= 512 MB.)</span>
<a name="l04644"></a>04644 <span class="comment"> */</span>
<a name="l04645"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html">04645</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dut__mapx.html" title="cvmx_l2c_dut_map#">cvmx_l2c_dut_mapx</a> {
<a name="l04646"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a3fa02680a009cb7c82ebd5775d794cc7">04646</a>     uint64_t <a class="code" href="unioncvmx__l2c__dut__mapx.html#a3fa02680a009cb7c82ebd5775d794cc7">u64</a>;
<a name="l04647"></a><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">04647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a> {
<a name="l04648"></a>04648 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04649"></a>04649 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#abf70a0096f3c7a379d94106cfe9ef952">reserved_38_63</a>               : 26;
<a name="l04650"></a>04650     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#add87e7d4954ae4d1746c88e78f969188">tag</a>                          : 28; <span class="comment">/**&lt; The tag value (see Note 1) */</span>
<a name="l04651"></a>04651     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#ace0d1e7e327eb0cce8c094b31a726273">reserved_1_9</a>                 : 9;
<a name="l04652"></a>04652     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#a5c03fa34f2220343c59f42bfbbb51f24">valid</a>                        : 1;  <span class="comment">/**&lt; The valid bit */</span>
<a name="l04653"></a>04653 <span class="preprocessor">#else</span>
<a name="l04654"></a><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#a5c03fa34f2220343c59f42bfbbb51f24">04654</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#a5c03fa34f2220343c59f42bfbbb51f24">valid</a>                        : 1;
<a name="l04655"></a><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#ace0d1e7e327eb0cce8c094b31a726273">04655</a>     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#ace0d1e7e327eb0cce8c094b31a726273">reserved_1_9</a>                 : 9;
<a name="l04656"></a><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#add87e7d4954ae4d1746c88e78f969188">04656</a>     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#add87e7d4954ae4d1746c88e78f969188">tag</a>                          : 28;
<a name="l04657"></a><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#abf70a0096f3c7a379d94106cfe9ef952">04657</a>     uint64_t <a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html#abf70a0096f3c7a379d94106cfe9ef952">reserved_38_63</a>               : 26;
<a name="l04658"></a>04658 <span class="preprocessor">#endif</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__dut__mapx.html#aedd4aafc83e378044f6b1a58aeaa2864">s</a>;
<a name="l04660"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a611c61f7e4ced7567d55eaf3b2ae688f">04660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a611c61f7e4ced7567d55eaf3b2ae688f">cn61xx</a>;
<a name="l04661"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a23bd90146a32959e947294733399dbbc">04661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a23bd90146a32959e947294733399dbbc">cn63xx</a>;
<a name="l04662"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a557059cb9b679c603898bfcacb24e866">04662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a557059cb9b679c603898bfcacb24e866">cn63xxp1</a>;
<a name="l04663"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a9de8c9ebfe72a2e4487e19f082220bd4">04663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a9de8c9ebfe72a2e4487e19f082220bd4">cn66xx</a>;
<a name="l04664"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a96a3ec34e65e43a76d51a864e742cd06">04664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a96a3ec34e65e43a76d51a864e742cd06">cn68xx</a>;
<a name="l04665"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#ae01a5a804312e149f1647236154f1a8a">04665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#ae01a5a804312e149f1647236154f1a8a">cn68xxp1</a>;
<a name="l04666"></a><a class="code" href="unioncvmx__l2c__dut__mapx.html#a0d34e973fffc8812fa2eb497c48b99ee">04666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__dut__mapx_1_1cvmx__l2c__dut__mapx__s.html">cvmx_l2c_dut_mapx_s</a>            <a class="code" href="unioncvmx__l2c__dut__mapx.html#a0d34e973fffc8812fa2eb497c48b99ee">cnf71xx</a>;
<a name="l04667"></a>04667 };
<a name="l04668"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae40d0377d73ad7a1eb9332ebf6ea6282">04668</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__dut__mapx.html" title="cvmx_l2c_dut_map#">cvmx_l2c_dut_mapx</a> <a class="code" href="unioncvmx__l2c__dut__mapx.html" title="cvmx_l2c_dut_map#">cvmx_l2c_dut_mapx_t</a>;
<a name="l04669"></a>04669 <span class="comment"></span>
<a name="l04670"></a>04670 <span class="comment">/**</span>
<a name="l04671"></a>04671 <span class="comment"> * cvmx_l2c_ecc_ctl</span>
<a name="l04672"></a>04672 <span class="comment"> *</span>
<a name="l04673"></a>04673 <span class="comment"> * Flip ECC bits to generate single-bit or double-bit ECC errors in all instances of a given</span>
<a name="l04674"></a>04674 <span class="comment"> * memory type. Encodings are as follows.</span>
<a name="l04675"></a>04675 <span class="comment"> * 0x0 = No error.</span>
<a name="l04676"></a>04676 <span class="comment"> * 0x1 = Single-bit error on ECC&lt;0&gt;.</span>
<a name="l04677"></a>04677 <span class="comment"> * 0x2 = Single-bit error on ECC&lt;1&gt;.</span>
<a name="l04678"></a>04678 <span class="comment"> * 0x3 = Double-bit error on ECC&lt;1:0&gt;.</span>
<a name="l04679"></a>04679 <span class="comment"> *</span>
<a name="l04680"></a>04680 <span class="comment"> * L2DFLIP allows software to generate L2DSBE, L2DDBE, VBFSBE, and VBFDBE errors for the purposes</span>
<a name="l04681"></a>04681 <span class="comment"> * of testing error handling code. When one (or both) of these bits are set, a PL2 that misses in</span>
<a name="l04682"></a>04682 <span class="comment"> * the L2 will fill with the appropriate error in the first two OWs of the fill. Software can</span>
<a name="l04683"></a>04683 <span class="comment"> * determine which OW pair gets the error by choosing the desired fill order (address&lt;6:5&gt;). A</span>
<a name="l04684"></a>04684 <span class="comment"> * PL2 that hits in the L2 will not inject any errors. Therefore sending a WBIL2 prior to the PL2</span>
<a name="l04685"></a>04685 <span class="comment"> * is recommended to make a miss likely. (If multiple processors are involved, software must be</span>
<a name="l04686"></a>04686 <span class="comment"> * sure that no other processor or I/O device can bring the block into the L2).</span>
<a name="l04687"></a>04687 <span class="comment"> *</span>
<a name="l04688"></a>04688 <span class="comment"> * To generate a VBFSBE or VBFDBE, software must first get the cache block into the cache with an</span>
<a name="l04689"></a>04689 <span class="comment"> * error using a PL2 that misses the L2. Then a store partial to a portion of the cache block</span>
<a name="l04690"></a>04690 <span class="comment"> * without the error must change the block to dirty. Then, a subsequent WBL2/WBIL2/victim will</span>
<a name="l04691"></a>04691 <span class="comment"> * trigger the VBFSBE/VBFDBE error.</span>
<a name="l04692"></a>04692 <span class="comment"> */</span>
<a name="l04693"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html">04693</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ecc__ctl.html" title="cvmx_l2c_ecc_ctl">cvmx_l2c_ecc_ctl</a> {
<a name="l04694"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html#ab2442f6ffaba328446c11a0b5c002582">04694</a>     uint64_t <a class="code" href="unioncvmx__l2c__ecc__ctl.html#ab2442f6ffaba328446c11a0b5c002582">u64</a>;
<a name="l04695"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html">04695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html">cvmx_l2c_ecc_ctl_s</a> {
<a name="l04696"></a>04696 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04697"></a>04697 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a3ee40ffe4e712cf8c3cc4b209905bfb6">reserved_12_63</a>               : 52;
<a name="l04698"></a>04698     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a645579db4bf62fe58723250d8074692e">mibflip</a>                      : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04699"></a>04699     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#acb6320b5467f9f74046be80ee1c04cdf">l2dflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2D. See note above. */</span>
<a name="l04700"></a>04700     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a638bf45404588489dfedeb184d668a5b">l2tflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2T. */</span>
<a name="l04701"></a>04701     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a68945448581f4263a70d589d48053684">rdfflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in RDF memory. */</span>
<a name="l04702"></a>04702     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a170b34cec754585cbafed81a88455946">xmdflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in all corresponding CBC XMD memories. */</span>
<a name="l04703"></a>04703     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#ad05f5823a26cc80a0db04c3f118b4edc">ioccmdflip</a>                   : 2;  <span class="comment">/**&lt; Generate an ECC error in all corresponding IOCCMD memories. */</span>
<a name="l04704"></a>04704 <span class="preprocessor">#else</span>
<a name="l04705"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#ad05f5823a26cc80a0db04c3f118b4edc">04705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#ad05f5823a26cc80a0db04c3f118b4edc">ioccmdflip</a>                   : 2;
<a name="l04706"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a170b34cec754585cbafed81a88455946">04706</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a170b34cec754585cbafed81a88455946">xmdflip</a>                      : 2;
<a name="l04707"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a68945448581f4263a70d589d48053684">04707</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a68945448581f4263a70d589d48053684">rdfflip</a>                      : 2;
<a name="l04708"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a638bf45404588489dfedeb184d668a5b">04708</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a638bf45404588489dfedeb184d668a5b">l2tflip</a>                      : 2;
<a name="l04709"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#acb6320b5467f9f74046be80ee1c04cdf">04709</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#acb6320b5467f9f74046be80ee1c04cdf">l2dflip</a>                      : 2;
<a name="l04710"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a645579db4bf62fe58723250d8074692e">04710</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a645579db4bf62fe58723250d8074692e">mibflip</a>                      : 2;
<a name="l04711"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a3ee40ffe4e712cf8c3cc4b209905bfb6">04711</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__s.html#a3ee40ffe4e712cf8c3cc4b209905bfb6">reserved_12_63</a>               : 52;
<a name="l04712"></a>04712 <span class="preprocessor">#endif</span>
<a name="l04713"></a>04713 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ecc__ctl.html#a40cd47ea63ee263a0db3b3edeee6b504">s</a>;
<a name="l04714"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html">04714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html">cvmx_l2c_ecc_ctl_cn70xx</a> {
<a name="l04715"></a>04715 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04716"></a>04716 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#afb3c6568d7c403ea3967eb89786f737e">reserved_10_63</a>               : 54;
<a name="l04717"></a>04717     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ac4a26f520e60d3ae354f34ae39cd2e8c">l2dflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2D. See note above. */</span>
<a name="l04718"></a>04718     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#a842524f6a37a05840f111752a9f192af">l2tflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2T. */</span>
<a name="l04719"></a>04719     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#addb069c9f61449808880c83aeb301b3b">rdfflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in RDF memory. */</span>
<a name="l04720"></a>04720     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#adaa28c1d4a0d964279bb1fbf970d3b75">xmdflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in all corresponding CBC XMD memories. */</span>
<a name="l04721"></a>04721     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ae57bd71f727d27122a58a94b90cd95dd">ioccmdflip</a>                   : 2;  <span class="comment">/**&lt; Generate an ECC error in all corresponding IOCCMD memories. */</span>
<a name="l04722"></a>04722 <span class="preprocessor">#else</span>
<a name="l04723"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ae57bd71f727d27122a58a94b90cd95dd">04723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ae57bd71f727d27122a58a94b90cd95dd">ioccmdflip</a>                   : 2;
<a name="l04724"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#adaa28c1d4a0d964279bb1fbf970d3b75">04724</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#adaa28c1d4a0d964279bb1fbf970d3b75">xmdflip</a>                      : 2;
<a name="l04725"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#addb069c9f61449808880c83aeb301b3b">04725</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#addb069c9f61449808880c83aeb301b3b">rdfflip</a>                      : 2;
<a name="l04726"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#a842524f6a37a05840f111752a9f192af">04726</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#a842524f6a37a05840f111752a9f192af">l2tflip</a>                      : 2;
<a name="l04727"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ac4a26f520e60d3ae354f34ae39cd2e8c">04727</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#ac4a26f520e60d3ae354f34ae39cd2e8c">l2dflip</a>                      : 2;
<a name="l04728"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#afb3c6568d7c403ea3967eb89786f737e">04728</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html#afb3c6568d7c403ea3967eb89786f737e">reserved_10_63</a>               : 54;
<a name="l04729"></a>04729 <span class="preprocessor">#endif</span>
<a name="l04730"></a>04730 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ecc__ctl.html#a613f39d21a8a5696a9ce515a08df0da3">cn70xx</a>;
<a name="l04731"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html#a6b9debdd0cd563849ed51c0d98037cbd">04731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn70xx.html">cvmx_l2c_ecc_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__ecc__ctl.html#a6b9debdd0cd563849ed51c0d98037cbd">cn70xxp1</a>;
<a name="l04732"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html">04732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html">cvmx_l2c_ecc_ctl_cn73xx</a> {
<a name="l04733"></a>04733 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04734"></a>04734 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a367d55865c8987acb77107b3ae14014b">reserved_12_63</a>               : 52;
<a name="l04735"></a>04735     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a2a144bb9c4f5d8a86c835d5b7f61129e">mibflip</a>                      : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04736"></a>04736     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#aec9bc76f87ea8826e010d86001b0ee2c">l2dflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2D. See note above. */</span>
<a name="l04737"></a>04737     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a715d9e9382cffb6b30eeaca2ca13696b">l2tflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in the L2T. */</span>
<a name="l04738"></a>04738     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a5a9b04ec3af9915f6a66e92ccf5e2113">rdfflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in RDF memory. */</span>
<a name="l04739"></a>04739     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#ac6ff7768179dc85565e93f8f6a5de6d7">xmdflip</a>                      : 2;  <span class="comment">/**&lt; Generate an ECC error in all corresponding CBC XMD memories. */</span>
<a name="l04740"></a>04740     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#afb6fdbbe1fdf3fce3e359420399d235a">reserved_0_1</a>                 : 2;
<a name="l04741"></a>04741 <span class="preprocessor">#else</span>
<a name="l04742"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#afb6fdbbe1fdf3fce3e359420399d235a">04742</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#afb6fdbbe1fdf3fce3e359420399d235a">reserved_0_1</a>                 : 2;
<a name="l04743"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#ac6ff7768179dc85565e93f8f6a5de6d7">04743</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#ac6ff7768179dc85565e93f8f6a5de6d7">xmdflip</a>                      : 2;
<a name="l04744"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a5a9b04ec3af9915f6a66e92ccf5e2113">04744</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a5a9b04ec3af9915f6a66e92ccf5e2113">rdfflip</a>                      : 2;
<a name="l04745"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a715d9e9382cffb6b30eeaca2ca13696b">04745</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a715d9e9382cffb6b30eeaca2ca13696b">l2tflip</a>                      : 2;
<a name="l04746"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#aec9bc76f87ea8826e010d86001b0ee2c">04746</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#aec9bc76f87ea8826e010d86001b0ee2c">l2dflip</a>                      : 2;
<a name="l04747"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a2a144bb9c4f5d8a86c835d5b7f61129e">04747</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a2a144bb9c4f5d8a86c835d5b7f61129e">mibflip</a>                      : 2;
<a name="l04748"></a><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a367d55865c8987acb77107b3ae14014b">04748</a>     uint64_t <a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html#a367d55865c8987acb77107b3ae14014b">reserved_12_63</a>               : 52;
<a name="l04749"></a>04749 <span class="preprocessor">#endif</span>
<a name="l04750"></a>04750 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ecc__ctl.html#a1becf198b8d24729ee70ad25380d366d">cn73xx</a>;
<a name="l04751"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html#a70d16cd64e71cc174545c5d9e4de6d61">04751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html">cvmx_l2c_ecc_ctl_cn73xx</a>        <a class="code" href="unioncvmx__l2c__ecc__ctl.html#a70d16cd64e71cc174545c5d9e4de6d61">cn78xx</a>;
<a name="l04752"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html#ade64c462fa74ccfa20612f4ffb84de13">04752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html">cvmx_l2c_ecc_ctl_cn73xx</a>        <a class="code" href="unioncvmx__l2c__ecc__ctl.html#ade64c462fa74ccfa20612f4ffb84de13">cn78xxp1</a>;
<a name="l04753"></a><a class="code" href="unioncvmx__l2c__ecc__ctl.html#ae8f247a2f38f0c6dd4dcdd2584805010">04753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ecc__ctl_1_1cvmx__l2c__ecc__ctl__cn73xx.html">cvmx_l2c_ecc_ctl_cn73xx</a>        <a class="code" href="unioncvmx__l2c__ecc__ctl.html#ae8f247a2f38f0c6dd4dcdd2584805010">cnf75xx</a>;
<a name="l04754"></a>04754 };
<a name="l04755"></a><a class="code" href="cvmx-l2c-defs_8h.html#a714685c3ff7b2f55f14b48067319fdf6">04755</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ecc__ctl.html" title="cvmx_l2c_ecc_ctl">cvmx_l2c_ecc_ctl</a> <a class="code" href="unioncvmx__l2c__ecc__ctl.html" title="cvmx_l2c_ecc_ctl">cvmx_l2c_ecc_ctl_t</a>;
<a name="l04756"></a>04756 <span class="comment"></span>
<a name="l04757"></a>04757 <span class="comment">/**</span>
<a name="l04758"></a>04758 <span class="comment"> * cvmx_l2c_err_tdt#</span>
<a name="l04759"></a>04759 <span class="comment"> *</span>
<a name="l04760"></a>04760 <span class="comment"> * L2C_ERR_TDT = L2C TAD DaTa Error Info</span>
<a name="l04761"></a>04761 <span class="comment"> *</span>
<a name="l04762"></a>04762 <span class="comment"> *</span>
<a name="l04763"></a>04763 <span class="comment"> * Notes:</span>
<a name="l04764"></a>04764 <span class="comment"> * (1) If the status bit corresponding to the value of the TYPE field is not set the WAYIDX/SYN fields</span>
<a name="l04765"></a>04765 <span class="comment"> *     are not associated with the errors currently logged by the status bits and should be ignored.</span>
<a name="l04766"></a>04766 <span class="comment"> *     This can occur, for example, because of a race between a write to clear a DBE and a new, lower</span>
<a name="l04767"></a>04767 <span class="comment"> *     priority, SBE error occuring.  If the SBE arrives prior to the DBE clear the WAYIDX/SYN fields</span>
<a name="l04768"></a>04768 <span class="comment"> *     will still be locked, but the new SBE error status bit will still be set.</span>
<a name="l04769"></a>04769 <span class="comment"> *</span>
<a name="l04770"></a>04770 <span class="comment"> * (2) The four types of errors have differing priorities.  Priority (from lowest to highest) is SBE,</span>
<a name="l04771"></a>04771 <span class="comment"> *     VSBE, DBE, VDBE.  A error will lock the WAYIDX, and SYN fields for other errors of equal or</span>
<a name="l04772"></a>04772 <span class="comment"> *     lower priority until cleared by software.  This means that the error information is always</span>
<a name="l04773"></a>04773 <span class="comment"> *     (assuming the TYPE field matches) for the highest priority error logged in the status bits.</span>
<a name="l04774"></a>04774 <span class="comment"> *</span>
<a name="l04775"></a>04775 <span class="comment"> * (3) If VSBE or VDBE are set (and the TYPE field matches), the WAYIDX fields are valid and the</span>
<a name="l04776"></a>04776 <span class="comment"> *     syndrome can be found in L2C_ERR_VBF.</span>
<a name="l04777"></a>04777 <span class="comment"> *</span>
<a name="l04778"></a>04778 <span class="comment"> * (4) The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l04779"></a>04779 <span class="comment"> */</span>
<a name="l04780"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html">04780</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__tdtx.html" title="cvmx_l2c_err_tdt#">cvmx_l2c_err_tdtx</a> {
<a name="l04781"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#acdbf50a4f2532926e77a50a11c465562">04781</a>     uint64_t <a class="code" href="unioncvmx__l2c__err__tdtx.html#acdbf50a4f2532926e77a50a11c465562">u64</a>;
<a name="l04782"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html">04782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html">cvmx_l2c_err_tdtx_s</a> {
<a name="l04783"></a>04783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04784"></a>04784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a57eb953297506498bb0624c5a88b3183">dbe</a>                          : 1;  <span class="comment">/**&lt; L2D Double-Bit error has occurred */</span>
<a name="l04785"></a>04785     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ae0356771e2b57113c1336ffc05f00248">sbe</a>                          : 1;  <span class="comment">/**&lt; L2D Single-Bit error has occurred */</span>
<a name="l04786"></a>04786     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a3275c452d172873ba12b19297302056b">vdbe</a>                         : 1;  <span class="comment">/**&lt; VBF Double-Bit error has occurred */</span>
<a name="l04787"></a>04787     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#abd6af02b8f28c02261d96428ee11f228">vsbe</a>                         : 1;  <span class="comment">/**&lt; VBF Single-Bit error has occurred */</span>
<a name="l04788"></a>04788     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ac2345f54ff54360646a8f12763595948">syn</a>                          : 10; <span class="comment">/**&lt; L2D syndrome (valid only for SBE/DBE, not VSBE/VDBE) */</span>
<a name="l04789"></a>04789     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a005ce641f8ea262b371decafd2889138">reserved_22_49</a>               : 28;
<a name="l04790"></a>04790     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a5bbe2c14b1fdd7573faabbd3279d9773">wayidx</a>                       : 18; <span class="comment">/**&lt; Way, index, OW of the L2 block containing the error */</span>
<a name="l04791"></a>04791     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#af11b025a2027777264fbcc84da97222a">reserved_2_3</a>                 : 2;
<a name="l04792"></a>04792     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a05e7090015c89310ec4f3974b9b99cf4">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04793"></a>04793 <span class="comment">                                                         0 - VSBE</span>
<a name="l04794"></a>04794 <span class="comment">                                                         1 - VDBE</span>
<a name="l04795"></a>04795 <span class="comment">                                                         2 - SBE</span>
<a name="l04796"></a>04796 <span class="comment">                                                         3 - DBE */</span>
<a name="l04797"></a>04797 <span class="preprocessor">#else</span>
<a name="l04798"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a05e7090015c89310ec4f3974b9b99cf4">04798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a05e7090015c89310ec4f3974b9b99cf4">type</a>                         : 2;
<a name="l04799"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#af11b025a2027777264fbcc84da97222a">04799</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#af11b025a2027777264fbcc84da97222a">reserved_2_3</a>                 : 2;
<a name="l04800"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a5bbe2c14b1fdd7573faabbd3279d9773">04800</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a5bbe2c14b1fdd7573faabbd3279d9773">wayidx</a>                       : 18;
<a name="l04801"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a005ce641f8ea262b371decafd2889138">04801</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a005ce641f8ea262b371decafd2889138">reserved_22_49</a>               : 28;
<a name="l04802"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ac2345f54ff54360646a8f12763595948">04802</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ac2345f54ff54360646a8f12763595948">syn</a>                          : 10;
<a name="l04803"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#abd6af02b8f28c02261d96428ee11f228">04803</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#abd6af02b8f28c02261d96428ee11f228">vsbe</a>                         : 1;
<a name="l04804"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a3275c452d172873ba12b19297302056b">04804</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a3275c452d172873ba12b19297302056b">vdbe</a>                         : 1;
<a name="l04805"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ae0356771e2b57113c1336ffc05f00248">04805</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#ae0356771e2b57113c1336ffc05f00248">sbe</a>                          : 1;
<a name="l04806"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a57eb953297506498bb0624c5a88b3183">04806</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html#a57eb953297506498bb0624c5a88b3183">dbe</a>                          : 1;
<a name="l04807"></a>04807 <span class="preprocessor">#endif</span>
<a name="l04808"></a>04808 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__tdtx.html#a36bde49fb86b9d3370e0ef5828eca898">s</a>;
<a name="l04809"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html">04809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html">cvmx_l2c_err_tdtx_cn61xx</a> {
<a name="l04810"></a>04810 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04811"></a>04811 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#aad82c20f558d5b254bcb7834f387cc85">dbe</a>                          : 1;  <span class="comment">/**&lt; L2D Double-Bit error has occurred */</span>
<a name="l04812"></a>04812     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1b50f00c9ad89c2afbb2ada3ac7cd720">sbe</a>                          : 1;  <span class="comment">/**&lt; L2D Single-Bit error has occurred */</span>
<a name="l04813"></a>04813     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a8260c378523ed31f31157c6aa85891ad">vdbe</a>                         : 1;  <span class="comment">/**&lt; VBF Double-Bit error has occurred */</span>
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a224ec670f1e43406e40f20c6abafd9bf">vsbe</a>                         : 1;  <span class="comment">/**&lt; VBF Single-Bit error has occurred */</span>
<a name="l04815"></a>04815     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ae1841df60827a02927b39bf21e035933">syn</a>                          : 10; <span class="comment">/**&lt; L2D syndrome (valid only for SBE/DBE, not VSBE/VDBE) */</span>
<a name="l04816"></a>04816     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a51d69fcc75eeeee10d662e9f2a90fa25">reserved_20_49</a>               : 30;
<a name="l04817"></a>04817     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ab22ed847c8530d7e57f9737713d35103">wayidx</a>                       : 16; <span class="comment">/**&lt; Way, index, OW of the L2 block containing the error */</span>
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1c28bdf96a1c9f0e1ba50f4b350f5310">reserved_2_3</a>                 : 2;
<a name="l04819"></a>04819     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a234db072aa02a9aa90510f7dae3655bc">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04820"></a>04820 <span class="comment">                                                         0 - VSBE</span>
<a name="l04821"></a>04821 <span class="comment">                                                         1 - VDBE</span>
<a name="l04822"></a>04822 <span class="comment">                                                         2 - SBE</span>
<a name="l04823"></a>04823 <span class="comment">                                                         3 - DBE */</span>
<a name="l04824"></a>04824 <span class="preprocessor">#else</span>
<a name="l04825"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a234db072aa02a9aa90510f7dae3655bc">04825</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a234db072aa02a9aa90510f7dae3655bc">type</a>                         : 2;
<a name="l04826"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1c28bdf96a1c9f0e1ba50f4b350f5310">04826</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1c28bdf96a1c9f0e1ba50f4b350f5310">reserved_2_3</a>                 : 2;
<a name="l04827"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ab22ed847c8530d7e57f9737713d35103">04827</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ab22ed847c8530d7e57f9737713d35103">wayidx</a>                       : 16;
<a name="l04828"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a51d69fcc75eeeee10d662e9f2a90fa25">04828</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a51d69fcc75eeeee10d662e9f2a90fa25">reserved_20_49</a>               : 30;
<a name="l04829"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ae1841df60827a02927b39bf21e035933">04829</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#ae1841df60827a02927b39bf21e035933">syn</a>                          : 10;
<a name="l04830"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a224ec670f1e43406e40f20c6abafd9bf">04830</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a224ec670f1e43406e40f20c6abafd9bf">vsbe</a>                         : 1;
<a name="l04831"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a8260c378523ed31f31157c6aa85891ad">04831</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a8260c378523ed31f31157c6aa85891ad">vdbe</a>                         : 1;
<a name="l04832"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1b50f00c9ad89c2afbb2ada3ac7cd720">04832</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#a1b50f00c9ad89c2afbb2ada3ac7cd720">sbe</a>                          : 1;
<a name="l04833"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#aad82c20f558d5b254bcb7834f387cc85">04833</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html#aad82c20f558d5b254bcb7834f387cc85">dbe</a>                          : 1;
<a name="l04834"></a>04834 <span class="preprocessor">#endif</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__tdtx.html#a3f471ace6dabff8635d44a357f1a0dce">cn61xx</a>;
<a name="l04836"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html">04836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html">cvmx_l2c_err_tdtx_cn63xx</a> {
<a name="l04837"></a>04837 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04838"></a>04838 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a5a360d04b309e60680fdd86eebe3220a">dbe</a>                          : 1;  <span class="comment">/**&lt; L2D Double-Bit error has occurred */</span>
<a name="l04839"></a>04839     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#ad951209e341db236e721444d27fbd473">sbe</a>                          : 1;  <span class="comment">/**&lt; L2D Single-Bit error has occurred */</span>
<a name="l04840"></a>04840     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a08963aff7d1b0317c760bc38abc71d41">vdbe</a>                         : 1;  <span class="comment">/**&lt; VBF Double-Bit error has occurred */</span>
<a name="l04841"></a>04841     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a9facc28718ab56bcbf11240ff2117141">vsbe</a>                         : 1;  <span class="comment">/**&lt; VBF Single-Bit error has occurred */</span>
<a name="l04842"></a>04842     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1ed29db56d83cc7742da6ebd2cae8aba">syn</a>                          : 10; <span class="comment">/**&lt; L2D syndrome (valid only for SBE/DBE, not VSBE/VDBE) */</span>
<a name="l04843"></a>04843     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a25888c43efa2808ec9e2d4b5236b2f09">reserved_21_49</a>               : 29;
<a name="l04844"></a>04844     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a7e726d44869971228efed1aa07c68fd9">wayidx</a>                       : 17; <span class="comment">/**&lt; Way, index, OW of the L2 block containing the error */</span>
<a name="l04845"></a>04845     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1c1f5adb23a810b81a54e26a70803981">reserved_2_3</a>                 : 2;
<a name="l04846"></a>04846     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a685a31fb4e33b3b0792a66d1d7422f3b">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04847"></a>04847 <span class="comment">                                                         0 - VSBE</span>
<a name="l04848"></a>04848 <span class="comment">                                                         1 - VDBE</span>
<a name="l04849"></a>04849 <span class="comment">                                                         2 - SBE</span>
<a name="l04850"></a>04850 <span class="comment">                                                         3 - DBE */</span>
<a name="l04851"></a>04851 <span class="preprocessor">#else</span>
<a name="l04852"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a685a31fb4e33b3b0792a66d1d7422f3b">04852</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a685a31fb4e33b3b0792a66d1d7422f3b">type</a>                         : 2;
<a name="l04853"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1c1f5adb23a810b81a54e26a70803981">04853</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1c1f5adb23a810b81a54e26a70803981">reserved_2_3</a>                 : 2;
<a name="l04854"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a7e726d44869971228efed1aa07c68fd9">04854</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a7e726d44869971228efed1aa07c68fd9">wayidx</a>                       : 17;
<a name="l04855"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a25888c43efa2808ec9e2d4b5236b2f09">04855</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a25888c43efa2808ec9e2d4b5236b2f09">reserved_21_49</a>               : 29;
<a name="l04856"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1ed29db56d83cc7742da6ebd2cae8aba">04856</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a1ed29db56d83cc7742da6ebd2cae8aba">syn</a>                          : 10;
<a name="l04857"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a9facc28718ab56bcbf11240ff2117141">04857</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a9facc28718ab56bcbf11240ff2117141">vsbe</a>                         : 1;
<a name="l04858"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a08963aff7d1b0317c760bc38abc71d41">04858</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a08963aff7d1b0317c760bc38abc71d41">vdbe</a>                         : 1;
<a name="l04859"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#ad951209e341db236e721444d27fbd473">04859</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#ad951209e341db236e721444d27fbd473">sbe</a>                          : 1;
<a name="l04860"></a><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a5a360d04b309e60680fdd86eebe3220a">04860</a>     uint64_t <a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html#a5a360d04b309e60680fdd86eebe3220a">dbe</a>                          : 1;
<a name="l04861"></a>04861 <span class="preprocessor">#endif</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__tdtx.html#a115c58eb2255754dda22934eae803ea2">cn63xx</a>;
<a name="l04863"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#afac839d44d4d10e77be261690c016f46">04863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html">cvmx_l2c_err_tdtx_cn63xx</a>       <a class="code" href="unioncvmx__l2c__err__tdtx.html#afac839d44d4d10e77be261690c016f46">cn63xxp1</a>;
<a name="l04864"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#a28cebb82045a15e3f4b36736f3ebed2e">04864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn63xx.html">cvmx_l2c_err_tdtx_cn63xx</a>       <a class="code" href="unioncvmx__l2c__err__tdtx.html#a28cebb82045a15e3f4b36736f3ebed2e">cn66xx</a>;
<a name="l04865"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#a86fea2188f45c01a62d87e907522903f">04865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html">cvmx_l2c_err_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__err__tdtx.html#a86fea2188f45c01a62d87e907522903f">cn68xx</a>;
<a name="l04866"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#ae654e336e1e1c454a36e8661d10829a0">04866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__s.html">cvmx_l2c_err_tdtx_s</a>            <a class="code" href="unioncvmx__l2c__err__tdtx.html#ae654e336e1e1c454a36e8661d10829a0">cn68xxp1</a>;
<a name="l04867"></a><a class="code" href="unioncvmx__l2c__err__tdtx.html#aae85dee76caf5020d3f6f61d41bfef47">04867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__tdtx_1_1cvmx__l2c__err__tdtx__cn61xx.html">cvmx_l2c_err_tdtx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__err__tdtx.html#aae85dee76caf5020d3f6f61d41bfef47">cnf71xx</a>;
<a name="l04868"></a>04868 };
<a name="l04869"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa67099c9de1f782b402af7db312801b2">04869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__tdtx.html" title="cvmx_l2c_err_tdt#">cvmx_l2c_err_tdtx</a> <a class="code" href="unioncvmx__l2c__err__tdtx.html" title="cvmx_l2c_err_tdt#">cvmx_l2c_err_tdtx_t</a>;
<a name="l04870"></a>04870 <span class="comment"></span>
<a name="l04871"></a>04871 <span class="comment">/**</span>
<a name="l04872"></a>04872 <span class="comment"> * cvmx_l2c_err_ttg#</span>
<a name="l04873"></a>04873 <span class="comment"> *</span>
<a name="l04874"></a>04874 <span class="comment"> * L2C_ERR_TTG = L2C TAD TaG Error Info</span>
<a name="l04875"></a>04875 <span class="comment"> *</span>
<a name="l04876"></a>04876 <span class="comment"> *</span>
<a name="l04877"></a>04877 <span class="comment"> * Notes:</span>
<a name="l04878"></a>04878 <span class="comment"> * (1) The priority of errors (highest to lowest) is DBE, SBE, NOWAY.  An error will lock the SYN, and</span>
<a name="l04879"></a>04879 <span class="comment"> *     WAYIDX fields for equal or lower priority errors until cleared by software.</span>
<a name="l04880"></a>04880 <span class="comment"> *</span>
<a name="l04881"></a>04881 <span class="comment"> * (2) The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l04882"></a>04882 <span class="comment"> *</span>
<a name="l04883"></a>04883 <span class="comment"> * (3) A NOWAY error does not change the value of the SYN field, and leaves WAYIDX[20:17]</span>
<a name="l04884"></a>04884 <span class="comment"> *     unpredictable.  WAYIDX[16:7] is the L2 block index associated with the command which had no way</span>
<a name="l04885"></a>04885 <span class="comment"> *     to allocate.</span>
<a name="l04886"></a>04886 <span class="comment"> *</span>
<a name="l04887"></a>04887 <span class="comment"> * (4) If the status bit corresponding to the value of the TYPE field is not set the WAYIDX/SYN fields</span>
<a name="l04888"></a>04888 <span class="comment"> *     are not associated with the errors currently logged by the status bits and should be ignored.</span>
<a name="l04889"></a>04889 <span class="comment"> *     This can occur, for example, because of a race between a write to clear a DBE and a new, lower</span>
<a name="l04890"></a>04890 <span class="comment"> *     priority, SBE error occuring.  If the SBE arrives prior to the DBE clear the WAYIDX/SYN fields</span>
<a name="l04891"></a>04891 <span class="comment"> *     will still be locked, but the new SBE error status bit will still be set.</span>
<a name="l04892"></a>04892 <span class="comment"> */</span>
<a name="l04893"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html">04893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__ttgx.html" title="cvmx_l2c_err_ttg#">cvmx_l2c_err_ttgx</a> {
<a name="l04894"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#ab4b4febbba19465553fa51f204a98f1b">04894</a>     uint64_t <a class="code" href="unioncvmx__l2c__err__ttgx.html#ab4b4febbba19465553fa51f204a98f1b">u64</a>;
<a name="l04895"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html">04895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html">cvmx_l2c_err_ttgx_s</a> {
<a name="l04896"></a>04896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a4098ba46f2eea9a9f4efdc6760af42a4">dbe</a>                          : 1;  <span class="comment">/**&lt; Double-Bit ECC error */</span>
<a name="l04898"></a>04898     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a2f0015907ab1fa7c1b74d3328c90e4de">sbe</a>                          : 1;  <span class="comment">/**&lt; Single-Bit ECC error */</span>
<a name="l04899"></a>04899     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af584019c2b488e49e13e5b41233385b9">noway</a>                        : 1;  <span class="comment">/**&lt; No way was available for allocation.</span>
<a name="l04900"></a>04900 <span class="comment">                                                         L2C sets NOWAY during its processing of a</span>
<a name="l04901"></a>04901 <span class="comment">                                                         transaction whenever it needed/wanted to allocate</span>
<a name="l04902"></a>04902 <span class="comment">                                                         a WAY in the L2 cache, but was unable to. NOWAY==1</span>
<a name="l04903"></a>04903 <span class="comment">                                                         is (generally) not an indication that L2C failed to</span>
<a name="l04904"></a>04904 <span class="comment">                                                         complete transactions. Rather, it is a hint of</span>
<a name="l04905"></a>04905 <span class="comment">                                                         possible performance degradation. (For example, L2C</span>
<a name="l04906"></a>04906 <span class="comment">                                                         must read-modify-write DRAM for every transaction</span>
<a name="l04907"></a>04907 <span class="comment">                                                         that updates some, but not all, of the bytes in a</span>
<a name="l04908"></a>04908 <span class="comment">                                                         cache block, misses in the L2 cache, and cannot</span>
<a name="l04909"></a>04909 <span class="comment">                                                         allocate a WAY.) There is one &quot;failure&quot; case where</span>
<a name="l04910"></a>04910 <span class="comment">                                                         L2C will set NOWAY: when it cannot leave a block</span>
<a name="l04911"></a>04911 <span class="comment">                                                         locked in the L2 cache as part of a LCKL2</span>
<a name="l04912"></a>04912 <span class="comment">                                                         transaction. */</span>
<a name="l04913"></a>04913     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#ab79fe94e238e6411fcf0697e0c09d59a">reserved_56_60</a>               : 5;
<a name="l04914"></a>04914     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af50440d91811d012e2b1728330b107da">syn</a>                          : 6;  <span class="comment">/**&lt; Syndrome for the single-bit error */</span>
<a name="l04915"></a>04915     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#adcf63c9b49f5716434fa888a0fd0948e">reserved_22_49</a>               : 28;
<a name="l04916"></a>04916     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a21b9049aed4d0234e76c99a7bf422df8">wayidx</a>                       : 15; <span class="comment">/**&lt; Way and index of the L2 block containing the error */</span>
<a name="l04917"></a>04917     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a0284ac1b87b8106cec57b81df122585c">reserved_2_6</a>                 : 5;
<a name="l04918"></a>04918     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#abae8a84160fe14e5abfd2ed46d20cd10">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04919"></a>04919 <span class="comment">                                                         0 - not valid</span>
<a name="l04920"></a>04920 <span class="comment">                                                         1 - NOWAY</span>
<a name="l04921"></a>04921 <span class="comment">                                                         2 - SBE</span>
<a name="l04922"></a>04922 <span class="comment">                                                         3 - DBE */</span>
<a name="l04923"></a>04923 <span class="preprocessor">#else</span>
<a name="l04924"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#abae8a84160fe14e5abfd2ed46d20cd10">04924</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#abae8a84160fe14e5abfd2ed46d20cd10">type</a>                         : 2;
<a name="l04925"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a0284ac1b87b8106cec57b81df122585c">04925</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a0284ac1b87b8106cec57b81df122585c">reserved_2_6</a>                 : 5;
<a name="l04926"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a21b9049aed4d0234e76c99a7bf422df8">04926</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a21b9049aed4d0234e76c99a7bf422df8">wayidx</a>                       : 15;
<a name="l04927"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#adcf63c9b49f5716434fa888a0fd0948e">04927</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#adcf63c9b49f5716434fa888a0fd0948e">reserved_22_49</a>               : 28;
<a name="l04928"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af50440d91811d012e2b1728330b107da">04928</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af50440d91811d012e2b1728330b107da">syn</a>                          : 6;
<a name="l04929"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#ab79fe94e238e6411fcf0697e0c09d59a">04929</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#ab79fe94e238e6411fcf0697e0c09d59a">reserved_56_60</a>               : 5;
<a name="l04930"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af584019c2b488e49e13e5b41233385b9">04930</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#af584019c2b488e49e13e5b41233385b9">noway</a>                        : 1;
<a name="l04931"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a2f0015907ab1fa7c1b74d3328c90e4de">04931</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a2f0015907ab1fa7c1b74d3328c90e4de">sbe</a>                          : 1;
<a name="l04932"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a4098ba46f2eea9a9f4efdc6760af42a4">04932</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html#a4098ba46f2eea9a9f4efdc6760af42a4">dbe</a>                          : 1;
<a name="l04933"></a>04933 <span class="preprocessor">#endif</span>
<a name="l04934"></a>04934 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__ttgx.html#abba80b05ef3e05d2f1a41189918f79ff">s</a>;
<a name="l04935"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html">04935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html">cvmx_l2c_err_ttgx_cn61xx</a> {
<a name="l04936"></a>04936 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04937"></a>04937 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a4368246d2bcc628895afeaf81eb0e9c6">dbe</a>                          : 1;  <span class="comment">/**&lt; Double-Bit ECC error */</span>
<a name="l04938"></a>04938     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af0e63f1c6e055776560b208ba9d84f3d">sbe</a>                          : 1;  <span class="comment">/**&lt; Single-Bit ECC error */</span>
<a name="l04939"></a>04939     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#abf646fc0bc386c461db3f03053490be9">noway</a>                        : 1;  <span class="comment">/**&lt; No way was available for allocation.</span>
<a name="l04940"></a>04940 <span class="comment">                                                         L2C sets NOWAY during its processing of a</span>
<a name="l04941"></a>04941 <span class="comment">                                                         transaction whenever it needed/wanted to allocate</span>
<a name="l04942"></a>04942 <span class="comment">                                                         a WAY in the L2 cache, but was unable to. NOWAY==1</span>
<a name="l04943"></a>04943 <span class="comment">                                                         is (generally) not an indication that L2C failed to</span>
<a name="l04944"></a>04944 <span class="comment">                                                         complete transactions. Rather, it is a hint of</span>
<a name="l04945"></a>04945 <span class="comment">                                                         possible performance degradation. (For example, L2C</span>
<a name="l04946"></a>04946 <span class="comment">                                                         must read-modify-write DRAM for every transaction</span>
<a name="l04947"></a>04947 <span class="comment">                                                         that updates some, but not all, of the bytes in a</span>
<a name="l04948"></a>04948 <span class="comment">                                                         cache block, misses in the L2 cache, and cannot</span>
<a name="l04949"></a>04949 <span class="comment">                                                         allocate a WAY.) There is one &quot;failure&quot; case where</span>
<a name="l04950"></a>04950 <span class="comment">                                                         L2C will set NOWAY: when it cannot leave a block</span>
<a name="l04951"></a>04951 <span class="comment">                                                         locked in the L2 cache as part of a LCKL2</span>
<a name="l04952"></a>04952 <span class="comment">                                                         transaction. */</span>
<a name="l04953"></a>04953     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a0abfe2c6489ccce35fd1029b05454ac1">reserved_56_60</a>               : 5;
<a name="l04954"></a>04954     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a1165aaaf2d6143d8e25112fa04073205">syn</a>                          : 6;  <span class="comment">/**&lt; Syndrome for the single-bit error */</span>
<a name="l04955"></a>04955     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af41286d947e10d6c527afe96fb1df66a">reserved_20_49</a>               : 30;
<a name="l04956"></a>04956     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a5bea85207d2187ce6c23160e3fe5d81e">wayidx</a>                       : 13; <span class="comment">/**&lt; Way and index of the L2 block containing the error */</span>
<a name="l04957"></a>04957     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a7e078b9640fc16db3aa909d5f733ba1a">reserved_2_6</a>                 : 5;
<a name="l04958"></a>04958     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#ae55a1915c0988c0337874006985a861f">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04959"></a>04959 <span class="comment">                                                         0 - not valid</span>
<a name="l04960"></a>04960 <span class="comment">                                                         1 - NOWAY</span>
<a name="l04961"></a>04961 <span class="comment">                                                         2 - SBE</span>
<a name="l04962"></a>04962 <span class="comment">                                                         3 - DBE */</span>
<a name="l04963"></a>04963 <span class="preprocessor">#else</span>
<a name="l04964"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#ae55a1915c0988c0337874006985a861f">04964</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#ae55a1915c0988c0337874006985a861f">type</a>                         : 2;
<a name="l04965"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a7e078b9640fc16db3aa909d5f733ba1a">04965</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a7e078b9640fc16db3aa909d5f733ba1a">reserved_2_6</a>                 : 5;
<a name="l04966"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a5bea85207d2187ce6c23160e3fe5d81e">04966</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a5bea85207d2187ce6c23160e3fe5d81e">wayidx</a>                       : 13;
<a name="l04967"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af41286d947e10d6c527afe96fb1df66a">04967</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af41286d947e10d6c527afe96fb1df66a">reserved_20_49</a>               : 30;
<a name="l04968"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a1165aaaf2d6143d8e25112fa04073205">04968</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a1165aaaf2d6143d8e25112fa04073205">syn</a>                          : 6;
<a name="l04969"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a0abfe2c6489ccce35fd1029b05454ac1">04969</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a0abfe2c6489ccce35fd1029b05454ac1">reserved_56_60</a>               : 5;
<a name="l04970"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#abf646fc0bc386c461db3f03053490be9">04970</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#abf646fc0bc386c461db3f03053490be9">noway</a>                        : 1;
<a name="l04971"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af0e63f1c6e055776560b208ba9d84f3d">04971</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#af0e63f1c6e055776560b208ba9d84f3d">sbe</a>                          : 1;
<a name="l04972"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a4368246d2bcc628895afeaf81eb0e9c6">04972</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html#a4368246d2bcc628895afeaf81eb0e9c6">dbe</a>                          : 1;
<a name="l04973"></a>04973 <span class="preprocessor">#endif</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__ttgx.html#a6d696e521fa79d83f3b10d2b29475c4a">cn61xx</a>;
<a name="l04975"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html">04975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html">cvmx_l2c_err_ttgx_cn63xx</a> {
<a name="l04976"></a>04976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77b1727bf24ce18cb8f7c04c003715c6">dbe</a>                          : 1;  <span class="comment">/**&lt; Double-Bit ECC error */</span>
<a name="l04978"></a>04978     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#afee2b8733818234ef6045ca909eb0bb5">sbe</a>                          : 1;  <span class="comment">/**&lt; Single-Bit ECC error */</span>
<a name="l04979"></a>04979     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae9b93c7cbb0a4b0d06a16d2b2be69a2a">noway</a>                        : 1;  <span class="comment">/**&lt; No way was available for allocation.</span>
<a name="l04980"></a>04980 <span class="comment">                                                         L2C sets NOWAY during its processing of a</span>
<a name="l04981"></a>04981 <span class="comment">                                                         transaction whenever it needed/wanted to allocate</span>
<a name="l04982"></a>04982 <span class="comment">                                                         a WAY in the L2 cache, but was unable to. NOWAY==1</span>
<a name="l04983"></a>04983 <span class="comment">                                                         is (generally) not an indication that L2C failed to</span>
<a name="l04984"></a>04984 <span class="comment">                                                         complete transactions. Rather, it is a hint of</span>
<a name="l04985"></a>04985 <span class="comment">                                                         possible performance degradation. (For example, L2C</span>
<a name="l04986"></a>04986 <span class="comment">                                                         must read-modify-write DRAM for every transaction</span>
<a name="l04987"></a>04987 <span class="comment">                                                         that updates some, but not all, of the bytes in a</span>
<a name="l04988"></a>04988 <span class="comment">                                                         cache block, misses in the L2 cache, and cannot</span>
<a name="l04989"></a>04989 <span class="comment">                                                         allocate a WAY.) There is one &quot;failure&quot; case where</span>
<a name="l04990"></a>04990 <span class="comment">                                                         L2C will set NOWAY: when it cannot leave a block</span>
<a name="l04991"></a>04991 <span class="comment">                                                         locked in the L2 cache as part of a LCKL2</span>
<a name="l04992"></a>04992 <span class="comment">                                                         transaction. */</span>
<a name="l04993"></a>04993     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a950c859e64f47fdc622365429093e36b">reserved_56_60</a>               : 5;
<a name="l04994"></a>04994     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a053936d9f6ccd923cc49188ecd69058c">syn</a>                          : 6;  <span class="comment">/**&lt; Syndrome for the single-bit error */</span>
<a name="l04995"></a>04995     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77fe056f7b716f228c59a1353d6790fb">reserved_21_49</a>               : 29;
<a name="l04996"></a>04996     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a361ac8f9a9f549ab29971124789e6d5f">wayidx</a>                       : 14; <span class="comment">/**&lt; Way and index of the L2 block containing the error */</span>
<a name="l04997"></a>04997     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae2a0edabf3da51b61b49c22b33801cae">reserved_2_6</a>                 : 5;
<a name="l04998"></a>04998     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a39c89be6e8fa90dbddf62f2f8a803be4">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the WAYIDX,SYN were latched for.</span>
<a name="l04999"></a>04999 <span class="comment">                                                         0 - not valid</span>
<a name="l05000"></a>05000 <span class="comment">                                                         1 - NOWAY</span>
<a name="l05001"></a>05001 <span class="comment">                                                         2 - SBE</span>
<a name="l05002"></a>05002 <span class="comment">                                                         3 - DBE */</span>
<a name="l05003"></a>05003 <span class="preprocessor">#else</span>
<a name="l05004"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a39c89be6e8fa90dbddf62f2f8a803be4">05004</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a39c89be6e8fa90dbddf62f2f8a803be4">type</a>                         : 2;
<a name="l05005"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae2a0edabf3da51b61b49c22b33801cae">05005</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae2a0edabf3da51b61b49c22b33801cae">reserved_2_6</a>                 : 5;
<a name="l05006"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a361ac8f9a9f549ab29971124789e6d5f">05006</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a361ac8f9a9f549ab29971124789e6d5f">wayidx</a>                       : 14;
<a name="l05007"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77fe056f7b716f228c59a1353d6790fb">05007</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77fe056f7b716f228c59a1353d6790fb">reserved_21_49</a>               : 29;
<a name="l05008"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a053936d9f6ccd923cc49188ecd69058c">05008</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a053936d9f6ccd923cc49188ecd69058c">syn</a>                          : 6;
<a name="l05009"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a950c859e64f47fdc622365429093e36b">05009</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a950c859e64f47fdc622365429093e36b">reserved_56_60</a>               : 5;
<a name="l05010"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae9b93c7cbb0a4b0d06a16d2b2be69a2a">05010</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#ae9b93c7cbb0a4b0d06a16d2b2be69a2a">noway</a>                        : 1;
<a name="l05011"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#afee2b8733818234ef6045ca909eb0bb5">05011</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#afee2b8733818234ef6045ca909eb0bb5">sbe</a>                          : 1;
<a name="l05012"></a><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77b1727bf24ce18cb8f7c04c003715c6">05012</a>     uint64_t <a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html#a77b1727bf24ce18cb8f7c04c003715c6">dbe</a>                          : 1;
<a name="l05013"></a>05013 <span class="preprocessor">#endif</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__ttgx.html#a29bbb1e33fb00f2d1dfd13e48e281e1d">cn63xx</a>;
<a name="l05015"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#ab00f410516b2ecf48148517b867132e3">05015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html">cvmx_l2c_err_ttgx_cn63xx</a>       <a class="code" href="unioncvmx__l2c__err__ttgx.html#ab00f410516b2ecf48148517b867132e3">cn63xxp1</a>;
<a name="l05016"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#a83414a9590ebccd8c984c910ec4850b7">05016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn63xx.html">cvmx_l2c_err_ttgx_cn63xx</a>       <a class="code" href="unioncvmx__l2c__err__ttgx.html#a83414a9590ebccd8c984c910ec4850b7">cn66xx</a>;
<a name="l05017"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#aaecd53eaa331ebe527f30477b6432251">05017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html">cvmx_l2c_err_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__err__ttgx.html#aaecd53eaa331ebe527f30477b6432251">cn68xx</a>;
<a name="l05018"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#ad6bc3020c5ee163604da27152aefa30a">05018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__s.html">cvmx_l2c_err_ttgx_s</a>            <a class="code" href="unioncvmx__l2c__err__ttgx.html#ad6bc3020c5ee163604da27152aefa30a">cn68xxp1</a>;
<a name="l05019"></a><a class="code" href="unioncvmx__l2c__err__ttgx.html#ac7aaef0c32ce6ad79f6ce96631e96a95">05019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__ttgx_1_1cvmx__l2c__err__ttgx__cn61xx.html">cvmx_l2c_err_ttgx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__err__ttgx.html#ac7aaef0c32ce6ad79f6ce96631e96a95">cnf71xx</a>;
<a name="l05020"></a>05020 };
<a name="l05021"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac2ef5272a4de19eda99cfb19976a063b">05021</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__ttgx.html" title="cvmx_l2c_err_ttg#">cvmx_l2c_err_ttgx</a> <a class="code" href="unioncvmx__l2c__err__ttgx.html" title="cvmx_l2c_err_ttg#">cvmx_l2c_err_ttgx_t</a>;
<a name="l05022"></a>05022 <span class="comment"></span>
<a name="l05023"></a>05023 <span class="comment">/**</span>
<a name="l05024"></a>05024 <span class="comment"> * cvmx_l2c_err_vbf#</span>
<a name="l05025"></a>05025 <span class="comment"> *</span>
<a name="l05026"></a>05026 <span class="comment"> * L2C_ERR_VBF = L2C VBF Error Info</span>
<a name="l05027"></a>05027 <span class="comment"> *</span>
<a name="l05028"></a>05028 <span class="comment"> *</span>
<a name="l05029"></a>05029 <span class="comment"> * Notes:</span>
<a name="l05030"></a>05030 <span class="comment"> * (1) The way/index information is stored in L2C_ERR_TDT, assuming no later interrupt occurred to</span>
<a name="l05031"></a>05031 <span class="comment"> *     overwrite the information.  See the notes associated with L2C_ERR_TDT for full details.</span>
<a name="l05032"></a>05032 <span class="comment"> *</span>
<a name="l05033"></a>05033 <span class="comment"> * (2) The first VSBE will lock the register for other VSBE&apos;s.  A VDBE, however, will overwrite a</span>
<a name="l05034"></a>05034 <span class="comment"> *     previously logged VSBE.  Once a VDBE has been logged all later errors will not be logged.  This</span>
<a name="l05035"></a>05035 <span class="comment"> *     means that if VDBE is set the information in the register is for the VDBE, if VDBE is clear and</span>
<a name="l05036"></a>05036 <span class="comment"> *     VSBE is set the register contains information about the VSBE.</span>
<a name="l05037"></a>05037 <span class="comment"> *</span>
<a name="l05038"></a>05038 <span class="comment"> * (3) The syndrome is recorded for VDBE errors, though the utility of the value is not clear.</span>
<a name="l05039"></a>05039 <span class="comment"> *</span>
<a name="l05040"></a>05040 <span class="comment"> * (4) If the status bit corresponding to the value of the TYPE field is not set the SYN field is not</span>
<a name="l05041"></a>05041 <span class="comment"> *     associated with the errors currently logged by the status bits and should be ignored.  This can</span>
<a name="l05042"></a>05042 <span class="comment"> *     occur, for example, because of a race between a write to clear a VDBE and a new, lower priority,</span>
<a name="l05043"></a>05043 <span class="comment"> *     VSBE error occuring.  If the VSBE arrives prior to the VDBE clear the SYN field will still be</span>
<a name="l05044"></a>05044 <span class="comment"> *     locked, but the new VSBE error status bit will still be set.</span>
<a name="l05045"></a>05045 <span class="comment"> */</span>
<a name="l05046"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html">05046</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__vbfx.html" title="cvmx_l2c_err_vbf#">cvmx_l2c_err_vbfx</a> {
<a name="l05047"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#a07a616dc7241a907a05ee15596f2013e">05047</a>     uint64_t <a class="code" href="unioncvmx__l2c__err__vbfx.html#a07a616dc7241a907a05ee15596f2013e">u64</a>;
<a name="l05048"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">05048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a> {
<a name="l05049"></a>05049 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05050"></a>05050 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a3ab5d884aa7c3331e4220d538ec5de62">reserved_62_63</a>               : 2;
<a name="l05051"></a>05051     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a38ee0a46646db6d20c70caa043b999eb">vdbe</a>                         : 1;  <span class="comment">/**&lt; VBF Double-Bit error has occurred */</span>
<a name="l05052"></a>05052     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a98850e44c45162b1c141f1abe80aa73f">vsbe</a>                         : 1;  <span class="comment">/**&lt; VBF Single-Bit error has occurred */</span>
<a name="l05053"></a>05053     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#abf671e484862a7584427536ab8bac3ee">vsyn</a>                         : 10; <span class="comment">/**&lt; VBF syndrome (valid only if VSBE/VDBE is set) */</span>
<a name="l05054"></a>05054     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a1e70e4168cf1b54d316eb0c947e1a1b2">reserved_2_49</a>                : 48;
<a name="l05055"></a>05055     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#ae4be9d4454421c3cdd757e674b59985b">type</a>                         : 2;  <span class="comment">/**&lt; The type of error the SYN were latched for.</span>
<a name="l05056"></a>05056 <span class="comment">                                                         0 - VSBE</span>
<a name="l05057"></a>05057 <span class="comment">                                                         1 - VDBE */</span>
<a name="l05058"></a>05058 <span class="preprocessor">#else</span>
<a name="l05059"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#ae4be9d4454421c3cdd757e674b59985b">05059</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#ae4be9d4454421c3cdd757e674b59985b">type</a>                         : 2;
<a name="l05060"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a1e70e4168cf1b54d316eb0c947e1a1b2">05060</a>     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a1e70e4168cf1b54d316eb0c947e1a1b2">reserved_2_49</a>                : 48;
<a name="l05061"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#abf671e484862a7584427536ab8bac3ee">05061</a>     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#abf671e484862a7584427536ab8bac3ee">vsyn</a>                         : 10;
<a name="l05062"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a98850e44c45162b1c141f1abe80aa73f">05062</a>     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a98850e44c45162b1c141f1abe80aa73f">vsbe</a>                         : 1;
<a name="l05063"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a38ee0a46646db6d20c70caa043b999eb">05063</a>     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a38ee0a46646db6d20c70caa043b999eb">vdbe</a>                         : 1;
<a name="l05064"></a><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a3ab5d884aa7c3331e4220d538ec5de62">05064</a>     uint64_t <a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html#a3ab5d884aa7c3331e4220d538ec5de62">reserved_62_63</a>               : 2;
<a name="l05065"></a>05065 <span class="preprocessor">#endif</span>
<a name="l05066"></a>05066 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__vbfx.html#ab4570c0ea982e7ead59d3ac012298e08">s</a>;
<a name="l05067"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#af403cf088aed42696e784b414c9dec77">05067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#af403cf088aed42696e784b414c9dec77">cn61xx</a>;
<a name="l05068"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#a5bb1166b870b4999349e6ef2c873a816">05068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#a5bb1166b870b4999349e6ef2c873a816">cn63xx</a>;
<a name="l05069"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#af4d83bde0fbcdd2692543081750f781e">05069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#af4d83bde0fbcdd2692543081750f781e">cn63xxp1</a>;
<a name="l05070"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#a4767c8e38b8df255de0f43ea936a81d5">05070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#a4767c8e38b8df255de0f43ea936a81d5">cn66xx</a>;
<a name="l05071"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#aa6599e9b4363ea8273870c80aa96153f">05071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#aa6599e9b4363ea8273870c80aa96153f">cn68xx</a>;
<a name="l05072"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#af6c71fca49156967c35cbe1f312f1956">05072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#af6c71fca49156967c35cbe1f312f1956">cn68xxp1</a>;
<a name="l05073"></a><a class="code" href="unioncvmx__l2c__err__vbfx.html#ad5c52a89eee68964df895e4983c5708f">05073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__vbfx_1_1cvmx__l2c__err__vbfx__s.html">cvmx_l2c_err_vbfx_s</a>            <a class="code" href="unioncvmx__l2c__err__vbfx.html#ad5c52a89eee68964df895e4983c5708f">cnf71xx</a>;
<a name="l05074"></a>05074 };
<a name="l05075"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1372205f91afc2ce042fe643a9a42be4">05075</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__vbfx.html" title="cvmx_l2c_err_vbf#">cvmx_l2c_err_vbfx</a> <a class="code" href="unioncvmx__l2c__err__vbfx.html" title="cvmx_l2c_err_vbf#">cvmx_l2c_err_vbfx_t</a>;
<a name="l05076"></a>05076 <span class="comment"></span>
<a name="l05077"></a>05077 <span class="comment">/**</span>
<a name="l05078"></a>05078 <span class="comment"> * cvmx_l2c_err_xmc</span>
<a name="l05079"></a>05079 <span class="comment"> *</span>
<a name="l05080"></a>05080 <span class="comment"> * L2C_ERR_XMC = L2C XMC request error</span>
<a name="l05081"></a>05081 <span class="comment"> *</span>
<a name="l05082"></a>05082 <span class="comment"> * Description: records error information for HOLE*, BIG* and VRT* interrupts.</span>
<a name="l05083"></a>05083 <span class="comment"> *</span>
<a name="l05084"></a>05084 <span class="comment"> * Notes:</span>
<a name="l05085"></a>05085 <span class="comment"> * (1) The first BIGWR/HOLEWR/VRT* interrupt will lock the register until L2C_INT_REG[6:1] are</span>
<a name="l05086"></a>05086 <span class="comment"> *     cleared.</span>
<a name="l05087"></a>05087 <span class="comment"> *</span>
<a name="l05088"></a>05088 <span class="comment"> * (2) ADDR&lt;15:0&gt; will always be zero for VRT* interrupts.</span>
<a name="l05089"></a>05089 <span class="comment"> *</span>
<a name="l05090"></a>05090 <span class="comment"> * (3) ADDR is the 38-bit OCTEON physical address after hole removal. (The hole is between DR0</span>
<a name="l05091"></a>05091 <span class="comment"> *     and DR1. Remove the hole by subtracting 256MB from all 38-bit OCTEON L2/DRAM physical addresses</span>
<a name="l05092"></a>05092 <span class="comment"> *     &gt;= 512 MB.)</span>
<a name="l05093"></a>05093 <span class="comment"> *</span>
<a name="l05094"></a>05094 <span class="comment"> * (4) For 63xx pass 2.0 and all 68xx ADDR&lt;15:0&gt; will ALWAYS be zero.</span>
<a name="l05095"></a>05095 <span class="comment"> */</span>
<a name="l05096"></a><a class="code" href="unioncvmx__l2c__err__xmc.html">05096</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__xmc.html" title="cvmx_l2c_err_xmc">cvmx_l2c_err_xmc</a> {
<a name="l05097"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#a8561f91f9199308b0146215b89db44b8">05097</a>     uint64_t <a class="code" href="unioncvmx__l2c__err__xmc.html#a8561f91f9199308b0146215b89db44b8">u64</a>;
<a name="l05098"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html">05098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html">cvmx_l2c_err_xmc_s</a> {
<a name="l05099"></a>05099 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05100"></a>05100 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a1d02ea53b4d2530eb3b6caa1603655d0">cmd</a>                          : 6;  <span class="comment">/**&lt; XMC command or request causing error</span>
<a name="l05101"></a>05101 <span class="comment">                                                         TRA_FILT_CMD indicates encoding */</span>
<a name="l05102"></a>05102     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a9c3c51a47a24e9e38f3a184d93c4b4a8">reserved_54_57</a>               : 4;
<a name="l05103"></a>05103     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#aadcefe129e372d1f29ba2cfc12aefa5b">sid</a>                          : 6;  <span class="comment">/**&lt; XMC sid of request causing error</span>
<a name="l05104"></a>05104 <span class="comment">                                                         0-3      =&gt; selects a cnMIPS core</span>
<a name="l05105"></a>05105 <span class="comment">                                                         else if a STF/STT/STP:</span>
<a name="l05106"></a>05106 <span class="comment">                                                          8,9     =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05107"></a>05107 <span class="comment">                                                                     BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05108"></a>05108 <span class="comment">                                                          0xA     =&gt; IOB DWB engine</span>
<a name="l05109"></a>05109 <span class="comment">                                                          0xC,0xD =&gt; PIP/IPD</span>
<a name="l05110"></a>05110 <span class="comment">                                                         else (if a read/fill):</span>
<a name="l05111"></a>05111 <span class="comment">                                                          8       =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05112"></a>05112 <span class="comment">                                                                     BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05113"></a>05113 <span class="comment">                                                          9       =&gt; PKO */</span>
<a name="l05114"></a>05114     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a32eb540259e6183384ad7c9f9aca5e64">reserved_38_47</a>               : 10;
<a name="l05115"></a>05115     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#ac1b7d0454231805c56667b32c13bca37">addr</a>                         : 38; <span class="comment">/**&lt; XMC address causing the error (see Notes 2 and 3) */</span>
<a name="l05116"></a>05116 <span class="preprocessor">#else</span>
<a name="l05117"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#ac1b7d0454231805c56667b32c13bca37">05117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#ac1b7d0454231805c56667b32c13bca37">addr</a>                         : 38;
<a name="l05118"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a32eb540259e6183384ad7c9f9aca5e64">05118</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a32eb540259e6183384ad7c9f9aca5e64">reserved_38_47</a>               : 10;
<a name="l05119"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#aadcefe129e372d1f29ba2cfc12aefa5b">05119</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#aadcefe129e372d1f29ba2cfc12aefa5b">sid</a>                          : 6;
<a name="l05120"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a9c3c51a47a24e9e38f3a184d93c4b4a8">05120</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a9c3c51a47a24e9e38f3a184d93c4b4a8">reserved_54_57</a>               : 4;
<a name="l05121"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a1d02ea53b4d2530eb3b6caa1603655d0">05121</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html#a1d02ea53b4d2530eb3b6caa1603655d0">cmd</a>                          : 6;
<a name="l05122"></a>05122 <span class="preprocessor">#endif</span>
<a name="l05123"></a>05123 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__xmc.html#a3c002cb727ed8fa3a8551f36853fa7c0">s</a>;
<a name="l05124"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html">05124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html">cvmx_l2c_err_xmc_cn61xx</a> {
<a name="l05125"></a>05125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05126"></a>05126 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a21a3845960c8f866414f0af1af6911be">cmd</a>                          : 6;  <span class="comment">/**&lt; XMC command or request causing error</span>
<a name="l05127"></a>05127 <span class="comment">                                                         TRA_FILT_CMD indicates encoding */</span>
<a name="l05128"></a>05128     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#ad3465176034f29ff7941342847d42628">reserved_52_57</a>               : 6;
<a name="l05129"></a>05129     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a016bd67c5d4e04f765f4f09568fc504f">sid</a>                          : 4;  <span class="comment">/**&lt; XMC sid of request causing error</span>
<a name="l05130"></a>05130 <span class="comment">                                                         0-3      =&gt; selects a cnMIPS core</span>
<a name="l05131"></a>05131 <span class="comment">                                                         else if a STF/STT/STP:</span>
<a name="l05132"></a>05132 <span class="comment">                                                          8,9     =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05133"></a>05133 <span class="comment">                                                                     BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05134"></a>05134 <span class="comment">                                                          0xA     =&gt; IOB DWB engine</span>
<a name="l05135"></a>05135 <span class="comment">                                                          0xC,0xD =&gt; PIP/IPD</span>
<a name="l05136"></a>05136 <span class="comment">                                                         else (if a read/fill):</span>
<a name="l05137"></a>05137 <span class="comment">                                                          8       =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05138"></a>05138 <span class="comment">                                                                     BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05139"></a>05139 <span class="comment">                                                          9       =&gt; PKO */</span>
<a name="l05140"></a>05140     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a86c20d0de7d73c580c07d319e5218e41">reserved_38_47</a>               : 10;
<a name="l05141"></a>05141     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#aa7c2ece117fd5fae40d482f98fc89de0">addr</a>                         : 38; <span class="comment">/**&lt; XMC address causing the error (see Notes 2 and 3) */</span>
<a name="l05142"></a>05142 <span class="preprocessor">#else</span>
<a name="l05143"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#aa7c2ece117fd5fae40d482f98fc89de0">05143</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#aa7c2ece117fd5fae40d482f98fc89de0">addr</a>                         : 38;
<a name="l05144"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a86c20d0de7d73c580c07d319e5218e41">05144</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a86c20d0de7d73c580c07d319e5218e41">reserved_38_47</a>               : 10;
<a name="l05145"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a016bd67c5d4e04f765f4f09568fc504f">05145</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a016bd67c5d4e04f765f4f09568fc504f">sid</a>                          : 4;
<a name="l05146"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#ad3465176034f29ff7941342847d42628">05146</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#ad3465176034f29ff7941342847d42628">reserved_52_57</a>               : 6;
<a name="l05147"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a21a3845960c8f866414f0af1af6911be">05147</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html#a21a3845960c8f866414f0af1af6911be">cmd</a>                          : 6;
<a name="l05148"></a>05148 <span class="preprocessor">#endif</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__xmc.html#a34e68cc17e7ea5cd2cebd8d8f53fc34a">cn61xx</a>;
<a name="l05150"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#a4310534443edacb629cc097a2925b62c">05150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html">cvmx_l2c_err_xmc_cn61xx</a>        <a class="code" href="unioncvmx__l2c__err__xmc.html#a4310534443edacb629cc097a2925b62c">cn63xx</a>;
<a name="l05151"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#a7c3a4a7a938d75d7ed4247fe406f27b8">05151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html">cvmx_l2c_err_xmc_cn61xx</a>        <a class="code" href="unioncvmx__l2c__err__xmc.html#a7c3a4a7a938d75d7ed4247fe406f27b8">cn63xxp1</a>;
<a name="l05152"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html">05152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html">cvmx_l2c_err_xmc_cn66xx</a> {
<a name="l05153"></a>05153 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05154"></a>05154 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5d306dda894a5f71298316d5e3128a73">cmd</a>                          : 6;  <span class="comment">/**&lt; XMC command or request causing error</span>
<a name="l05155"></a>05155 <span class="comment">                                                         TRA_FILT_CMD indicates encoding */</span>
<a name="l05156"></a>05156     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a857772dc3fac1db6819599a50b8ac0b6">reserved_53_57</a>               : 5;
<a name="l05157"></a>05157     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a8c83df4e0d8e46902c60d0569003adfe">sid</a>                          : 5;  <span class="comment">/**&lt; XMC sid of request causing error</span>
<a name="l05158"></a>05158 <span class="comment">                                                         0-9      =&gt; selects a cnMIPS core</span>
<a name="l05159"></a>05159 <span class="comment">                                                         else if a STF/STT/STT:</span>
<a name="l05160"></a>05160 <span class="comment">                                                          0x10,0x11 =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05161"></a>05161 <span class="comment">                                                                       BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05162"></a>05162 <span class="comment">                                                          0x12      =&gt; IOB DWB engine</span>
<a name="l05163"></a>05163 <span class="comment">                                                          0x14,0x15 =&gt; PIP/IPD</span>
<a name="l05164"></a>05164 <span class="comment">                                                         else (if a read/fill):</span>
<a name="l05165"></a>05165 <span class="comment">                                                          0x10      =&gt; FPA, TIM, HFA, USB, PCIe, MIX, DPI,</span>
<a name="l05166"></a>05166 <span class="comment">                                                                       BOOTDMA, ZIP, RAD, or POW</span>
<a name="l05167"></a>05167 <span class="comment">                                                          0x11      =&gt; PKO */</span>
<a name="l05168"></a>05168     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#aebb8fb71438abcee2a8e25f4ba5a76bb">reserved_38_47</a>               : 10;
<a name="l05169"></a>05169     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5feec7c9e218ec84679e1cca4646219f">addr</a>                         : 38; <span class="comment">/**&lt; XMC address causing the error (see Notes 2 and 3) */</span>
<a name="l05170"></a>05170 <span class="preprocessor">#else</span>
<a name="l05171"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5feec7c9e218ec84679e1cca4646219f">05171</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5feec7c9e218ec84679e1cca4646219f">addr</a>                         : 38;
<a name="l05172"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#aebb8fb71438abcee2a8e25f4ba5a76bb">05172</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#aebb8fb71438abcee2a8e25f4ba5a76bb">reserved_38_47</a>               : 10;
<a name="l05173"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a8c83df4e0d8e46902c60d0569003adfe">05173</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a8c83df4e0d8e46902c60d0569003adfe">sid</a>                          : 5;
<a name="l05174"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a857772dc3fac1db6819599a50b8ac0b6">05174</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a857772dc3fac1db6819599a50b8ac0b6">reserved_53_57</a>               : 5;
<a name="l05175"></a><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5d306dda894a5f71298316d5e3128a73">05175</a>     uint64_t <a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn66xx.html#a5d306dda894a5f71298316d5e3128a73">cmd</a>                          : 6;
<a name="l05176"></a>05176 <span class="preprocessor">#endif</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__err__xmc.html#a604e48cc00d330a8fbe52216ea050245">cn66xx</a>;
<a name="l05178"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#ab76c3bb09499c15f56b9c2f93d6a3735">05178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html">cvmx_l2c_err_xmc_s</a>             <a class="code" href="unioncvmx__l2c__err__xmc.html#ab76c3bb09499c15f56b9c2f93d6a3735">cn68xx</a>;
<a name="l05179"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#a848f7db2ddb74c51377d86428a5362fe">05179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__s.html">cvmx_l2c_err_xmc_s</a>             <a class="code" href="unioncvmx__l2c__err__xmc.html#a848f7db2ddb74c51377d86428a5362fe">cn68xxp1</a>;
<a name="l05180"></a><a class="code" href="unioncvmx__l2c__err__xmc.html#a045ddb2bd82a62a6e32c1a6e43a1f6cb">05180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__err__xmc_1_1cvmx__l2c__err__xmc__cn61xx.html">cvmx_l2c_err_xmc_cn61xx</a>        <a class="code" href="unioncvmx__l2c__err__xmc.html#a045ddb2bd82a62a6e32c1a6e43a1f6cb">cnf71xx</a>;
<a name="l05181"></a>05181 };
<a name="l05182"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad9e796472f619129dad53506807d3e15">05182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__err__xmc.html" title="cvmx_l2c_err_xmc">cvmx_l2c_err_xmc</a> <a class="code" href="unioncvmx__l2c__err__xmc.html" title="cvmx_l2c_err_xmc">cvmx_l2c_err_xmc_t</a>;
<a name="l05183"></a>05183 <span class="comment"></span>
<a name="l05184"></a>05184 <span class="comment">/**</span>
<a name="l05185"></a>05185 <span class="comment"> * cvmx_l2c_grpwrr0</span>
<a name="l05186"></a>05186 <span class="comment"> *</span>
<a name="l05187"></a>05187 <span class="comment"> * L2C_GRPWRR0 = L2C PP Weighted Round \#0 Register</span>
<a name="l05188"></a>05188 <span class="comment"> *</span>
<a name="l05189"></a>05189 <span class="comment"> * Description: Defines Weighted rounds(32) for Group PLC0,PLC1</span>
<a name="l05190"></a>05190 <span class="comment"> *</span>
<a name="l05191"></a>05191 <span class="comment"> * Notes:</span>
<a name="l05192"></a>05192 <span class="comment"> * - Starvation of a group &apos;could&apos; occur, unless SW takes the precaution to ensure that each GROUP</span>
<a name="l05193"></a>05193 <span class="comment"> * participates in at least 1(of 32) rounds (ie: At least 1 bit(of 32) should be clear).</span>
<a name="l05194"></a>05194 <span class="comment"> */</span>
<a name="l05195"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html">05195</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__grpwrr0.html" title="cvmx_l2c_grpwrr0">cvmx_l2c_grpwrr0</a> {
<a name="l05196"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html#adba573438174f579e3fa96b23add294c">05196</a>     uint64_t <a class="code" href="unioncvmx__l2c__grpwrr0.html#adba573438174f579e3fa96b23add294c">u64</a>;
<a name="l05197"></a><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">05197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">cvmx_l2c_grpwrr0_s</a> {
<a name="l05198"></a>05198 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05199"></a>05199 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a38f992ce21b4d83811386b7e543914c5">plc1rmsk</a>                     : 32; <span class="comment">/**&lt; PLC1 Group#1 Weighted Round Mask</span>
<a name="l05200"></a>05200 <span class="comment">                                                         Each bit represents 1 of 32 rounds</span>
<a name="l05201"></a>05201 <span class="comment">                                                         for Group \#1&apos;s participation. When a &apos;round&apos; bit is</span>
<a name="l05202"></a>05202 <span class="comment">                                                         set, Group#1 is &apos;masked&apos; and DOES NOT participate.</span>
<a name="l05203"></a>05203 <span class="comment">                                                         When a &apos;round&apos; bit is clear, Group#1 WILL</span>
<a name="l05204"></a>05204 <span class="comment">                                                         participate in the arbitration for this round. */</span>
<a name="l05205"></a>05205     uint64_t <a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a67e3d33a7e522f4600e63859b1d7c3a4">plc0rmsk</a>                     : 32; <span class="comment">/**&lt; PLC Group#0 Weighted Round Mask</span>
<a name="l05206"></a>05206 <span class="comment">                                                         Each bit represents 1 of 32 rounds</span>
<a name="l05207"></a>05207 <span class="comment">                                                         for Group \#0&apos;s participation. When a &apos;round&apos; bit is</span>
<a name="l05208"></a>05208 <span class="comment">                                                         set, Group#0 is &apos;masked&apos; and DOES NOT participate.</span>
<a name="l05209"></a>05209 <span class="comment">                                                         When a &apos;round&apos; bit is clear, Group#0 WILL</span>
<a name="l05210"></a>05210 <span class="comment">                                                         participate in the arbitration for this round. */</span>
<a name="l05211"></a>05211 <span class="preprocessor">#else</span>
<a name="l05212"></a><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a67e3d33a7e522f4600e63859b1d7c3a4">05212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a67e3d33a7e522f4600e63859b1d7c3a4">plc0rmsk</a>                     : 32;
<a name="l05213"></a><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a38f992ce21b4d83811386b7e543914c5">05213</a>     uint64_t <a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html#a38f992ce21b4d83811386b7e543914c5">plc1rmsk</a>                     : 32;
<a name="l05214"></a>05214 <span class="preprocessor">#endif</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__grpwrr0.html#aaea22cae971c8fbd88a1179ae40f052c">s</a>;
<a name="l05216"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html#adf0924735456946ddae00141b94761fb">05216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">cvmx_l2c_grpwrr0_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr0.html#adf0924735456946ddae00141b94761fb">cn52xx</a>;
<a name="l05217"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html#ac63ac911a9b3086b00ff21dcc7e1a451">05217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">cvmx_l2c_grpwrr0_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr0.html#ac63ac911a9b3086b00ff21dcc7e1a451">cn52xxp1</a>;
<a name="l05218"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html#a1036a9fe84eea99b9acab341e2c0389a">05218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">cvmx_l2c_grpwrr0_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr0.html#a1036a9fe84eea99b9acab341e2c0389a">cn56xx</a>;
<a name="l05219"></a><a class="code" href="unioncvmx__l2c__grpwrr0.html#a654f35515037aeb430afec561c27ece2">05219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr0_1_1cvmx__l2c__grpwrr0__s.html">cvmx_l2c_grpwrr0_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr0.html#a654f35515037aeb430afec561c27ece2">cn56xxp1</a>;
<a name="l05220"></a>05220 };
<a name="l05221"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7266835df85bbacfe56cc34ddd3b9af9">05221</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__grpwrr0.html" title="cvmx_l2c_grpwrr0">cvmx_l2c_grpwrr0</a> <a class="code" href="unioncvmx__l2c__grpwrr0.html" title="cvmx_l2c_grpwrr0">cvmx_l2c_grpwrr0_t</a>;
<a name="l05222"></a>05222 <span class="comment"></span>
<a name="l05223"></a>05223 <span class="comment">/**</span>
<a name="l05224"></a>05224 <span class="comment"> * cvmx_l2c_grpwrr1</span>
<a name="l05225"></a>05225 <span class="comment"> *</span>
<a name="l05226"></a>05226 <span class="comment"> * L2C_GRPWRR1 = L2C PP Weighted Round \#1 Register</span>
<a name="l05227"></a>05227 <span class="comment"> *</span>
<a name="l05228"></a>05228 <span class="comment"> * Description: Defines Weighted Rounds(32) for Group PLC2,ILC</span>
<a name="l05229"></a>05229 <span class="comment"> *</span>
<a name="l05230"></a>05230 <span class="comment"> * Notes:</span>
<a name="l05231"></a>05231 <span class="comment"> * - Starvation of a group &apos;could&apos; occur, unless SW takes the precaution to ensure that each GROUP</span>
<a name="l05232"></a>05232 <span class="comment"> * participates in at least 1(of 32) rounds (ie: At least 1 bit(of 32) should be clear).</span>
<a name="l05233"></a>05233 <span class="comment"> */</span>
<a name="l05234"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html">05234</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__grpwrr1.html" title="cvmx_l2c_grpwrr1">cvmx_l2c_grpwrr1</a> {
<a name="l05235"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html#a79511ba9acae214894847cdb1675cfd4">05235</a>     uint64_t <a class="code" href="unioncvmx__l2c__grpwrr1.html#a79511ba9acae214894847cdb1675cfd4">u64</a>;
<a name="l05236"></a><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">cvmx_l2c_grpwrr1_s</a> {
<a name="l05237"></a>05237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#ad54b6335ce6db8ed51919e2b05c4fb4e">ilcrmsk</a>                      : 32; <span class="comment">/**&lt; ILC (IOB) Weighted Round Mask</span>
<a name="l05239"></a>05239 <span class="comment">                                                         Each bit represents 1 of 32 rounds</span>
<a name="l05240"></a>05240 <span class="comment">                                                         for IOB participation. When a &apos;round&apos; bit is</span>
<a name="l05241"></a>05241 <span class="comment">                                                         set, IOB is &apos;masked&apos; and DOES NOT participate.</span>
<a name="l05242"></a>05242 <span class="comment">                                                         When a &apos;round&apos; bit is clear, IOB WILL</span>
<a name="l05243"></a>05243 <span class="comment">                                                         participate in the arbitration for this round. */</span>
<a name="l05244"></a>05244     uint64_t <a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#a9f56429318ee803816bd8d0553af8dce">plc2rmsk</a>                     : 32; <span class="comment">/**&lt; PLC Group#2 Weighted Round Mask</span>
<a name="l05245"></a>05245 <span class="comment">                                                         Each bit represents 1 of 32 rounds</span>
<a name="l05246"></a>05246 <span class="comment">                                                         for Group \#2&apos;s participation. When a &apos;round&apos; bit is</span>
<a name="l05247"></a>05247 <span class="comment">                                                         set, Group#2 is &apos;masked&apos; and DOES NOT participate.</span>
<a name="l05248"></a>05248 <span class="comment">                                                         When a &apos;round&apos; bit is clear, Group#2 WILL</span>
<a name="l05249"></a>05249 <span class="comment">                                                         participate in the arbitration for this round. */</span>
<a name="l05250"></a>05250 <span class="preprocessor">#else</span>
<a name="l05251"></a><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#a9f56429318ee803816bd8d0553af8dce">05251</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#a9f56429318ee803816bd8d0553af8dce">plc2rmsk</a>                     : 32;
<a name="l05252"></a><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#ad54b6335ce6db8ed51919e2b05c4fb4e">05252</a>     uint64_t <a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html#ad54b6335ce6db8ed51919e2b05c4fb4e">ilcrmsk</a>                      : 32;
<a name="l05253"></a>05253 <span class="preprocessor">#endif</span>
<a name="l05254"></a>05254 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__grpwrr1.html#a50531c5fd391bf938f0a1c2bdb1dc3ec">s</a>;
<a name="l05255"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html#a019deadce1e6485f1779f16c50b45933">05255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">cvmx_l2c_grpwrr1_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr1.html#a019deadce1e6485f1779f16c50b45933">cn52xx</a>;
<a name="l05256"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html#a4a668ba9ffc42b1f007dbf5d6b936cdd">05256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">cvmx_l2c_grpwrr1_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr1.html#a4a668ba9ffc42b1f007dbf5d6b936cdd">cn52xxp1</a>;
<a name="l05257"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html#a3e2ce321601b93e883e977547e12ec56">05257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">cvmx_l2c_grpwrr1_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr1.html#a3e2ce321601b93e883e977547e12ec56">cn56xx</a>;
<a name="l05258"></a><a class="code" href="unioncvmx__l2c__grpwrr1.html#aa6a5b4aada7104f7d7487c599ffeda54">05258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__grpwrr1_1_1cvmx__l2c__grpwrr1__s.html">cvmx_l2c_grpwrr1_s</a>             <a class="code" href="unioncvmx__l2c__grpwrr1.html#aa6a5b4aada7104f7d7487c599ffeda54">cn56xxp1</a>;
<a name="l05259"></a>05259 };
<a name="l05260"></a><a class="code" href="cvmx-l2c-defs_8h.html#a651c4defdb3774301e4d58b076247a94">05260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__grpwrr1.html" title="cvmx_l2c_grpwrr1">cvmx_l2c_grpwrr1</a> <a class="code" href="unioncvmx__l2c__grpwrr1.html" title="cvmx_l2c_grpwrr1">cvmx_l2c_grpwrr1_t</a>;
<a name="l05261"></a>05261 <span class="comment"></span>
<a name="l05262"></a>05262 <span class="comment">/**</span>
<a name="l05263"></a>05263 <span class="comment"> * cvmx_l2c_int_en</span>
<a name="l05264"></a>05264 <span class="comment"> *</span>
<a name="l05265"></a>05265 <span class="comment"> * L2C_INT_EN = L2C Global Interrupt Enable Register</span>
<a name="l05266"></a>05266 <span class="comment"> *</span>
<a name="l05267"></a>05267 <span class="comment"> * Description:</span>
<a name="l05268"></a>05268 <span class="comment"> */</span>
<a name="l05269"></a><a class="code" href="unioncvmx__l2c__int__en.html">05269</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__en.html" title="cvmx_l2c_int_en">cvmx_l2c_int_en</a> {
<a name="l05270"></a><a class="code" href="unioncvmx__l2c__int__en.html#a6c6303afaf52ae59d6afedea9ff5e299">05270</a>     uint64_t <a class="code" href="unioncvmx__l2c__int__en.html#a6c6303afaf52ae59d6afedea9ff5e299">u64</a>;
<a name="l05271"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">05271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">cvmx_l2c_int_en_s</a> {
<a name="l05272"></a>05272 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05273"></a>05273 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a9be0fcbcd5ba41d7da8d25e7dd082137">reserved_9_63</a>                : 55;
<a name="l05274"></a>05274     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a967051bf66e6ef4a8e5ff35f0afd3744">lck2ena</a>                      : 1;  <span class="comment">/**&lt; L2 Tag Lock Error2 Interrupt Enable bit</span>
<a name="l05275"></a>05275 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[LCK_INTENA2] */</span>
<a name="l05276"></a>05276     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a144167b29c7a02e543ac4d46c557540b">lckena</a>                       : 1;  <span class="comment">/**&lt; L2 Tag Lock Error Interrupt Enable bit</span>
<a name="l05277"></a>05277 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[LCK_INTENA] */</span>
<a name="l05278"></a>05278     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2db71fc5a682b02a9c3757422dabca58">l2ddeden</a>                     : 1;  <span class="comment">/**&lt; L2 Data ECC Double Error Detect(DED) Interrupt Enable bit</span>
<a name="l05279"></a>05279 <span class="comment">                                                         When set, allows interrupts to be reported on double bit</span>
<a name="l05280"></a>05280 <span class="comment">                                                         (uncorrectable) errors from the L2 Data Arrays.</span>
<a name="l05281"></a>05281 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2D_ERR[DED_INTENA] */</span>
<a name="l05282"></a>05282     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a602283c96656450b38998dd60286216e">l2dsecen</a>                     : 1;  <span class="comment">/**&lt; L2 Data ECC Single Error Correct(SEC) Interrupt Enable bit</span>
<a name="l05283"></a>05283 <span class="comment">                                                         When set, allows interrupts to be reported on single bit</span>
<a name="l05284"></a>05284 <span class="comment">                                                         (correctable) errors from the L2 Data Arrays.</span>
<a name="l05285"></a>05285 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2D_ERR[SEC_INTENA] */</span>
<a name="l05286"></a>05286     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a245f7f78099c0cdb680cf4f80f914d9d">l2tdeden</a>                     : 1;  <span class="comment">/**&lt; L2 Tag ECC Double Error Detect(DED) Interrupt</span>
<a name="l05287"></a>05287 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[DED_INTENA] */</span>
<a name="l05288"></a>05288     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2d1c15d49b843cb5fbc48ebfb4d52512">l2tsecen</a>                     : 1;  <span class="comment">/**&lt; L2 Tag ECC Single Error Correct(SEC) Interrupt</span>
<a name="l05289"></a>05289 <span class="comment">                                                         Enable bit. When set, allows interrupts to be</span>
<a name="l05290"></a>05290 <span class="comment">                                                         reported on single bit (correctable) errors from</span>
<a name="l05291"></a>05291 <span class="comment">                                                         the L2 Tag Arrays.</span>
<a name="l05292"></a>05292 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[SEC_INTENA] */</span>
<a name="l05293"></a>05293     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#ae181aa5f64d23724b120776dfe9fe382">oob3en</a>                       : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Enable Range#3 */</span>
<a name="l05294"></a>05294     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a8ae219a065f6b568a4c91905c667a552">oob2en</a>                       : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Enable Range#2 */</span>
<a name="l05295"></a>05295     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a98c2e37f27e920297da27264a4cf59d2">oob1en</a>                       : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Enable Range#1 */</span>
<a name="l05296"></a>05296 <span class="preprocessor">#else</span>
<a name="l05297"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a98c2e37f27e920297da27264a4cf59d2">05297</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a98c2e37f27e920297da27264a4cf59d2">oob1en</a>                       : 1;
<a name="l05298"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a8ae219a065f6b568a4c91905c667a552">05298</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a8ae219a065f6b568a4c91905c667a552">oob2en</a>                       : 1;
<a name="l05299"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#ae181aa5f64d23724b120776dfe9fe382">05299</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#ae181aa5f64d23724b120776dfe9fe382">oob3en</a>                       : 1;
<a name="l05300"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2d1c15d49b843cb5fbc48ebfb4d52512">05300</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2d1c15d49b843cb5fbc48ebfb4d52512">l2tsecen</a>                     : 1;
<a name="l05301"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a245f7f78099c0cdb680cf4f80f914d9d">05301</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a245f7f78099c0cdb680cf4f80f914d9d">l2tdeden</a>                     : 1;
<a name="l05302"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a602283c96656450b38998dd60286216e">05302</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a602283c96656450b38998dd60286216e">l2dsecen</a>                     : 1;
<a name="l05303"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2db71fc5a682b02a9c3757422dabca58">05303</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a2db71fc5a682b02a9c3757422dabca58">l2ddeden</a>                     : 1;
<a name="l05304"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a144167b29c7a02e543ac4d46c557540b">05304</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a144167b29c7a02e543ac4d46c557540b">lckena</a>                       : 1;
<a name="l05305"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a967051bf66e6ef4a8e5ff35f0afd3744">05305</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a967051bf66e6ef4a8e5ff35f0afd3744">lck2ena</a>                      : 1;
<a name="l05306"></a><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a9be0fcbcd5ba41d7da8d25e7dd082137">05306</a>     uint64_t <a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html#a9be0fcbcd5ba41d7da8d25e7dd082137">reserved_9_63</a>                : 55;
<a name="l05307"></a>05307 <span class="preprocessor">#endif</span>
<a name="l05308"></a>05308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__en.html#aa89e40121b3e15c51ff704a5b6e71b89">s</a>;
<a name="l05309"></a><a class="code" href="unioncvmx__l2c__int__en.html#ae9b2d2f503e7b3c4ff4f13d4c3efe515">05309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">cvmx_l2c_int_en_s</a>              <a class="code" href="unioncvmx__l2c__int__en.html#ae9b2d2f503e7b3c4ff4f13d4c3efe515">cn52xx</a>;
<a name="l05310"></a><a class="code" href="unioncvmx__l2c__int__en.html#a0fbadf54e155ad19adb8ffb949f4cd7e">05310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">cvmx_l2c_int_en_s</a>              <a class="code" href="unioncvmx__l2c__int__en.html#a0fbadf54e155ad19adb8ffb949f4cd7e">cn52xxp1</a>;
<a name="l05311"></a><a class="code" href="unioncvmx__l2c__int__en.html#aa447ed947e6cb5371a3a011a16165bbe">05311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">cvmx_l2c_int_en_s</a>              <a class="code" href="unioncvmx__l2c__int__en.html#aa447ed947e6cb5371a3a011a16165bbe">cn56xx</a>;
<a name="l05312"></a><a class="code" href="unioncvmx__l2c__int__en.html#ae412ff736e4d140fe5570b71d549c66b">05312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__en_1_1cvmx__l2c__int__en__s.html">cvmx_l2c_int_en_s</a>              <a class="code" href="unioncvmx__l2c__int__en.html#ae412ff736e4d140fe5570b71d549c66b">cn56xxp1</a>;
<a name="l05313"></a>05313 };
<a name="l05314"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad72cd118f11e3039d29332c632456c58">05314</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__en.html" title="cvmx_l2c_int_en">cvmx_l2c_int_en</a> <a class="code" href="unioncvmx__l2c__int__en.html" title="cvmx_l2c_int_en">cvmx_l2c_int_en_t</a>;
<a name="l05315"></a>05315 <span class="comment"></span>
<a name="l05316"></a>05316 <span class="comment">/**</span>
<a name="l05317"></a>05317 <span class="comment"> * cvmx_l2c_int_ena</span>
<a name="l05318"></a>05318 <span class="comment"> *</span>
<a name="l05319"></a>05319 <span class="comment"> * L2C_INT_ENA = L2C Interrupt Enable</span>
<a name="l05320"></a>05320 <span class="comment"> *</span>
<a name="l05321"></a>05321 <span class="comment"> */</span>
<a name="l05322"></a><a class="code" href="unioncvmx__l2c__int__ena.html">05322</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__ena.html" title="cvmx_l2c_int_ena">cvmx_l2c_int_ena</a> {
<a name="l05323"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a8eb932195332cfd82f22e740f19c5db4">05323</a>     uint64_t <a class="code" href="unioncvmx__l2c__int__ena.html#a8eb932195332cfd82f22e740f19c5db4">u64</a>;
<a name="l05324"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">05324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a> {
<a name="l05325"></a>05325 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a2f7b7a2738889153a1fba5a5be716613">reserved_8_63</a>                : 56;
<a name="l05327"></a>05327     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a315590a3f4a6007a4a2298ea665ec937">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past MAXDRAM enable */</span>
<a name="l05328"></a>05328     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a034eed97237f96d3a0a3caeb2a791d9e">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past MAXDRAM enable */</span>
<a name="l05329"></a>05329     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a7ede0c2c39c1fcec1672500b3175b6f8">vrtpe</a>                        : 1;  <span class="comment">/**&lt; Virtualization memory parity error */</span>
<a name="l05330"></a>05330     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a18aa3bd3173a35d9eb3aec874135912c">vrtadrng</a>                     : 1;  <span class="comment">/**&lt; Address outside of virtualization range enable */</span>
<a name="l05331"></a>05331     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#ac82234641c1dd99dbdc69462440debef">vrtidrng</a>                     : 1;  <span class="comment">/**&lt; Virtualization ID out of range enable */</span>
<a name="l05332"></a>05332     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a8ba2f5112d85bcc4e48c61703e13d7a9">vrtwr</a>                        : 1;  <span class="comment">/**&lt; Virtualization ID prevented a write enable */</span>
<a name="l05333"></a>05333     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a11368f6cf570e7b5fa055ee10db0926a">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole enable */</span>
<a name="l05334"></a>05334     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a5651322ea687f89edc34a44cb38cdae2">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole enable */</span>
<a name="l05335"></a>05335 <span class="preprocessor">#else</span>
<a name="l05336"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a5651322ea687f89edc34a44cb38cdae2">05336</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a5651322ea687f89edc34a44cb38cdae2">holerd</a>                       : 1;
<a name="l05337"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a11368f6cf570e7b5fa055ee10db0926a">05337</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a11368f6cf570e7b5fa055ee10db0926a">holewr</a>                       : 1;
<a name="l05338"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a8ba2f5112d85bcc4e48c61703e13d7a9">05338</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a8ba2f5112d85bcc4e48c61703e13d7a9">vrtwr</a>                        : 1;
<a name="l05339"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#ac82234641c1dd99dbdc69462440debef">05339</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#ac82234641c1dd99dbdc69462440debef">vrtidrng</a>                     : 1;
<a name="l05340"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a18aa3bd3173a35d9eb3aec874135912c">05340</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a18aa3bd3173a35d9eb3aec874135912c">vrtadrng</a>                     : 1;
<a name="l05341"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a7ede0c2c39c1fcec1672500b3175b6f8">05341</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a7ede0c2c39c1fcec1672500b3175b6f8">vrtpe</a>                        : 1;
<a name="l05342"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a034eed97237f96d3a0a3caeb2a791d9e">05342</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a034eed97237f96d3a0a3caeb2a791d9e">bigwr</a>                        : 1;
<a name="l05343"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a315590a3f4a6007a4a2298ea665ec937">05343</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a315590a3f4a6007a4a2298ea665ec937">bigrd</a>                        : 1;
<a name="l05344"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a2f7b7a2738889153a1fba5a5be716613">05344</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html#a2f7b7a2738889153a1fba5a5be716613">reserved_8_63</a>                : 56;
<a name="l05345"></a>05345 <span class="preprocessor">#endif</span>
<a name="l05346"></a>05346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__ena.html#aa29b05f3c42fc9e78d225236a0b2706c">s</a>;
<a name="l05347"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a8cf7f7373c7c76ddacf0b407bd6956de">05347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#a8cf7f7373c7c76ddacf0b407bd6956de">cn61xx</a>;
<a name="l05348"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a3f390fd6b192ad0ba1427d5c25b34b3e">05348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#a3f390fd6b192ad0ba1427d5c25b34b3e">cn63xx</a>;
<a name="l05349"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html">05349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html">cvmx_l2c_int_ena_cn63xxp1</a> {
<a name="l05350"></a>05350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05351"></a>05351 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a978bf76724554a152f487ab71ae43129">reserved_6_63</a>                : 58;
<a name="l05352"></a>05352     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a61935899446ac7c8e8c1a3fe217335f4">vrtpe</a>                        : 1;  <span class="comment">/**&lt; Virtualization memory parity error */</span>
<a name="l05353"></a>05353     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#aa89ebdfc5348fc22acbe809859f671a6">vrtadrng</a>                     : 1;  <span class="comment">/**&lt; Address outside of virtualization range enable */</span>
<a name="l05354"></a>05354     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a51e296afa96533c3cb7e5b694f595197">vrtidrng</a>                     : 1;  <span class="comment">/**&lt; Virtualization ID out of range enable */</span>
<a name="l05355"></a>05355     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ab3ee031dafb834df1785e1c5bf8666e3">vrtwr</a>                        : 1;  <span class="comment">/**&lt; Virtualization ID prevented a write enable */</span>
<a name="l05356"></a>05356     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ad5e665953ea09be18691813498539efd">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole enable */</span>
<a name="l05357"></a>05357     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#abf8e24bd1941c8c030f1277521d1b8e1">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole enable */</span>
<a name="l05358"></a>05358 <span class="preprocessor">#else</span>
<a name="l05359"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#abf8e24bd1941c8c030f1277521d1b8e1">05359</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#abf8e24bd1941c8c030f1277521d1b8e1">holerd</a>                       : 1;
<a name="l05360"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ad5e665953ea09be18691813498539efd">05360</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ad5e665953ea09be18691813498539efd">holewr</a>                       : 1;
<a name="l05361"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ab3ee031dafb834df1785e1c5bf8666e3">05361</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#ab3ee031dafb834df1785e1c5bf8666e3">vrtwr</a>                        : 1;
<a name="l05362"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a51e296afa96533c3cb7e5b694f595197">05362</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a51e296afa96533c3cb7e5b694f595197">vrtidrng</a>                     : 1;
<a name="l05363"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#aa89ebdfc5348fc22acbe809859f671a6">05363</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#aa89ebdfc5348fc22acbe809859f671a6">vrtadrng</a>                     : 1;
<a name="l05364"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a61935899446ac7c8e8c1a3fe217335f4">05364</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a61935899446ac7c8e8c1a3fe217335f4">vrtpe</a>                        : 1;
<a name="l05365"></a><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a978bf76724554a152f487ab71ae43129">05365</a>     uint64_t <a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__cn63xxp1.html#a978bf76724554a152f487ab71ae43129">reserved_6_63</a>                : 58;
<a name="l05366"></a>05366 <span class="preprocessor">#endif</span>
<a name="l05367"></a>05367 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__ena.html#a9eb60257f92cf002dc9856aa65ac5957">cn63xxp1</a>;
<a name="l05368"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a05561a0ac1abf1375ac4903527ebd2c5">05368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#a05561a0ac1abf1375ac4903527ebd2c5">cn66xx</a>;
<a name="l05369"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a647f78de08adeb5e2a5871a3f54ba7b3">05369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#a647f78de08adeb5e2a5871a3f54ba7b3">cn68xx</a>;
<a name="l05370"></a><a class="code" href="unioncvmx__l2c__int__ena.html#af9b49c208bcdd03260315c2671196bd5">05370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#af9b49c208bcdd03260315c2671196bd5">cn68xxp1</a>;
<a name="l05371"></a><a class="code" href="unioncvmx__l2c__int__ena.html#a74d24bc066d7f05a8401720281fc8237">05371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__ena_1_1cvmx__l2c__int__ena__s.html">cvmx_l2c_int_ena_s</a>             <a class="code" href="unioncvmx__l2c__int__ena.html#a74d24bc066d7f05a8401720281fc8237">cnf71xx</a>;
<a name="l05372"></a>05372 };
<a name="l05373"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5e101e0b1385be1dd46a2476276802fe">05373</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__ena.html" title="cvmx_l2c_int_ena">cvmx_l2c_int_ena</a> <a class="code" href="unioncvmx__l2c__int__ena.html" title="cvmx_l2c_int_ena">cvmx_l2c_int_ena_t</a>;
<a name="l05374"></a>05374 <span class="comment"></span>
<a name="l05375"></a>05375 <span class="comment">/**</span>
<a name="l05376"></a>05376 <span class="comment"> * cvmx_l2c_int_reg</span>
<a name="l05377"></a>05377 <span class="comment"> *</span>
<a name="l05378"></a>05378 <span class="comment"> * L2C_INT_REG = L2C Interrupt Register</span>
<a name="l05379"></a>05379 <span class="comment"> *</span>
<a name="l05380"></a>05380 <span class="comment"> */</span>
<a name="l05381"></a><a class="code" href="unioncvmx__l2c__int__reg.html">05381</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__reg.html" title="cvmx_l2c_int_reg">cvmx_l2c_int_reg</a> {
<a name="l05382"></a><a class="code" href="unioncvmx__l2c__int__reg.html#a04fa53c77afc96200a6d861944e00234">05382</a>     uint64_t <a class="code" href="unioncvmx__l2c__int__reg.html#a04fa53c77afc96200a6d861944e00234">u64</a>;
<a name="l05383"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html">05383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html">cvmx_l2c_int_reg_s</a> {
<a name="l05384"></a>05384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05385"></a>05385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a0bea8c877f1b40b3db8a43c162c74730">reserved_20_63</a>               : 44;
<a name="l05386"></a>05386     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a929f83e73de21397e5ad0b5e66e32bcd">tad3</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in</span>
<a name="l05387"></a>05387 <span class="comment">                                                         the L2C_TAD3_INT CSR */</span>
<a name="l05388"></a>05388     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a646b21101e09cf2bef83e281ce4c000a">tad2</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in</span>
<a name="l05389"></a>05389 <span class="comment">                                                         the L2C_TAD2_INT CSR */</span>
<a name="l05390"></a>05390     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a7e0c99cd209f8311196643b34e9a9db1">tad1</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in</span>
<a name="l05391"></a>05391 <span class="comment">                                                         the L2C_TAD1_INT CSR */</span>
<a name="l05392"></a>05392     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a53edf7a4cdfdcba7adfb43d8a5c3e932">tad0</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in</span>
<a name="l05393"></a>05393 <span class="comment">                                                         the L2C_TAD0_INT CSR */</span>
<a name="l05394"></a>05394     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a576989b7a8a47359ffe77857ffb6c0d4">reserved_8_15</a>                : 8;
<a name="l05395"></a>05395     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a6a293703043cc3853c7c3b6c7f633f37">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past L2C_BIG_CTL[MAXDRAM] occurred */</span>
<a name="l05396"></a>05396     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a4e782fafa45d4ab4c92003864fe5872e">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past L2C_BIG_CTL[MAXDRAM] occurred */</span>
<a name="l05397"></a>05397     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#aef12db8780a54ca755b439b8d13d4acd">vrtpe</a>                        : 1;  <span class="comment">/**&lt; L2C_VRT_MEM read found a parity error</span>
<a name="l05398"></a>05398 <span class="comment">                                                         Whenever an L2C_VRT_MEM read finds a parity error,</span>
<a name="l05399"></a>05399 <span class="comment">                                                         that L2C_VRT_MEM cannot cause stores to be blocked.</span>
<a name="l05400"></a>05400 <span class="comment">                                                         Software should correct the error. */</span>
<a name="l05401"></a>05401     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a51920f7a9ffcdc5b5d525cc33ff1a81d">vrtadrng</a>                     : 1;  <span class="comment">/**&lt; Address outside of virtualization range</span>
<a name="l05402"></a>05402 <span class="comment">                                                         Set when a L2C_VRT_CTL[MEMSZ] violation blocked a</span>
<a name="l05403"></a>05403 <span class="comment">                                                         store.</span>
<a name="l05404"></a>05404 <span class="comment">                                                         L2C_VRT_CTL[OOBERR] must be set for L2C to set this. */</span>
<a name="l05405"></a>05405     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ac48f854aac841c98dd762f448b899617">vrtidrng</a>                     : 1;  <span class="comment">/**&lt; Virtualization ID out of range</span>
<a name="l05406"></a>05406 <span class="comment">                                                         Set when a L2C_VRT_CTL[NUMID] violation blocked a</span>
<a name="l05407"></a>05407 <span class="comment">                                                         store. */</span>
<a name="l05408"></a>05408     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a41217de1161cfb648aaa8551d4b1771e">vrtwr</a>                        : 1;  <span class="comment">/**&lt; Virtualization ID prevented a write</span>
<a name="l05409"></a>05409 <span class="comment">                                                         Set when L2C_VRT_MEM blocked a store. */</span>
<a name="l05410"></a>05410     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a452be5893484ad6542528676631f23d4">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred */</span>
<a name="l05411"></a>05411     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ad9340969dd66188ec5331306d0cf857b">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred */</span>
<a name="l05412"></a>05412 <span class="preprocessor">#else</span>
<a name="l05413"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ad9340969dd66188ec5331306d0cf857b">05413</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ad9340969dd66188ec5331306d0cf857b">holerd</a>                       : 1;
<a name="l05414"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a452be5893484ad6542528676631f23d4">05414</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a452be5893484ad6542528676631f23d4">holewr</a>                       : 1;
<a name="l05415"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a41217de1161cfb648aaa8551d4b1771e">05415</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a41217de1161cfb648aaa8551d4b1771e">vrtwr</a>                        : 1;
<a name="l05416"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ac48f854aac841c98dd762f448b899617">05416</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#ac48f854aac841c98dd762f448b899617">vrtidrng</a>                     : 1;
<a name="l05417"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a51920f7a9ffcdc5b5d525cc33ff1a81d">05417</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a51920f7a9ffcdc5b5d525cc33ff1a81d">vrtadrng</a>                     : 1;
<a name="l05418"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#aef12db8780a54ca755b439b8d13d4acd">05418</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#aef12db8780a54ca755b439b8d13d4acd">vrtpe</a>                        : 1;
<a name="l05419"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a4e782fafa45d4ab4c92003864fe5872e">05419</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a4e782fafa45d4ab4c92003864fe5872e">bigwr</a>                        : 1;
<a name="l05420"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a6a293703043cc3853c7c3b6c7f633f37">05420</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a6a293703043cc3853c7c3b6c7f633f37">bigrd</a>                        : 1;
<a name="l05421"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a576989b7a8a47359ffe77857ffb6c0d4">05421</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a576989b7a8a47359ffe77857ffb6c0d4">reserved_8_15</a>                : 8;
<a name="l05422"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a53edf7a4cdfdcba7adfb43d8a5c3e932">05422</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a53edf7a4cdfdcba7adfb43d8a5c3e932">tad0</a>                         : 1;
<a name="l05423"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a7e0c99cd209f8311196643b34e9a9db1">05423</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a7e0c99cd209f8311196643b34e9a9db1">tad1</a>                         : 1;
<a name="l05424"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a646b21101e09cf2bef83e281ce4c000a">05424</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a646b21101e09cf2bef83e281ce4c000a">tad2</a>                         : 1;
<a name="l05425"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a929f83e73de21397e5ad0b5e66e32bcd">05425</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a929f83e73de21397e5ad0b5e66e32bcd">tad3</a>                         : 1;
<a name="l05426"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a0bea8c877f1b40b3db8a43c162c74730">05426</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html#a0bea8c877f1b40b3db8a43c162c74730">reserved_20_63</a>               : 44;
<a name="l05427"></a>05427 <span class="preprocessor">#endif</span>
<a name="l05428"></a>05428 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__reg.html#ae1796460212ebc9ab462c300c651153b">s</a>;
<a name="l05429"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html">05429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html">cvmx_l2c_int_reg_cn61xx</a> {
<a name="l05430"></a>05430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05431"></a>05431 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a63943e859dfefe9ff022c1837cf559e6">reserved_17_63</a>               : 47;
<a name="l05432"></a>05432     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a394f9495865fbba33b8de3ff309453e9">tad0</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in</span>
<a name="l05433"></a>05433 <span class="comment">                                                         the L2C_TAD0_INT CSR */</span>
<a name="l05434"></a>05434     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ab70e3a32a14e3c0e022d339787c0700f">reserved_8_15</a>                : 8;
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae13923ff9a0158224a5ee6389eb974b0">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past L2C_BIG_CTL[MAXDRAM] occurred */</span>
<a name="l05436"></a>05436     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a1d81c659fd5313a7bd8e175fbb5bf557">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past L2C_BIG_CTL[MAXDRAM] occurred */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a3a4a5a68d445bdf3e9510ad6f1e1417b">vrtpe</a>                        : 1;  <span class="comment">/**&lt; L2C_VRT_MEM read found a parity error</span>
<a name="l05438"></a>05438 <span class="comment">                                                         Whenever an L2C_VRT_MEM read finds a parity error,</span>
<a name="l05439"></a>05439 <span class="comment">                                                         that L2C_VRT_MEM cannot cause stores to be blocked.</span>
<a name="l05440"></a>05440 <span class="comment">                                                         Software should correct the error. */</span>
<a name="l05441"></a>05441     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a76edda08a5d43490b49a894a7871336f">vrtadrng</a>                     : 1;  <span class="comment">/**&lt; Address outside of virtualization range</span>
<a name="l05442"></a>05442 <span class="comment">                                                         Set when a L2C_VRT_CTL[MEMSZ] violation blocked a</span>
<a name="l05443"></a>05443 <span class="comment">                                                         store.</span>
<a name="l05444"></a>05444 <span class="comment">                                                         L2C_VRT_CTL[OOBERR] must be set for L2C to set this. */</span>
<a name="l05445"></a>05445     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a6a7f52cb269731bd1969c4a11123401d">vrtidrng</a>                     : 1;  <span class="comment">/**&lt; Virtualization ID out of range</span>
<a name="l05446"></a>05446 <span class="comment">                                                         Set when a L2C_VRT_CTL[NUMID] violation blocked a</span>
<a name="l05447"></a>05447 <span class="comment">                                                         store. */</span>
<a name="l05448"></a>05448     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#af502e31f16a3f1956cd40458a8a35a4f">vrtwr</a>                        : 1;  <span class="comment">/**&lt; Virtualization ID prevented a write</span>
<a name="l05449"></a>05449 <span class="comment">                                                         Set when L2C_VRT_MEM blocked a store. */</span>
<a name="l05450"></a>05450     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae4c7f0ad37dac1a773c210b30b2f195c">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred */</span>
<a name="l05451"></a>05451     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a8b98a8cfe8588f95d78a0f1f347f7de0">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred */</span>
<a name="l05452"></a>05452 <span class="preprocessor">#else</span>
<a name="l05453"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a8b98a8cfe8588f95d78a0f1f347f7de0">05453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a8b98a8cfe8588f95d78a0f1f347f7de0">holerd</a>                       : 1;
<a name="l05454"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae4c7f0ad37dac1a773c210b30b2f195c">05454</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae4c7f0ad37dac1a773c210b30b2f195c">holewr</a>                       : 1;
<a name="l05455"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#af502e31f16a3f1956cd40458a8a35a4f">05455</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#af502e31f16a3f1956cd40458a8a35a4f">vrtwr</a>                        : 1;
<a name="l05456"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a6a7f52cb269731bd1969c4a11123401d">05456</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a6a7f52cb269731bd1969c4a11123401d">vrtidrng</a>                     : 1;
<a name="l05457"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a76edda08a5d43490b49a894a7871336f">05457</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a76edda08a5d43490b49a894a7871336f">vrtadrng</a>                     : 1;
<a name="l05458"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a3a4a5a68d445bdf3e9510ad6f1e1417b">05458</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a3a4a5a68d445bdf3e9510ad6f1e1417b">vrtpe</a>                        : 1;
<a name="l05459"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a1d81c659fd5313a7bd8e175fbb5bf557">05459</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a1d81c659fd5313a7bd8e175fbb5bf557">bigwr</a>                        : 1;
<a name="l05460"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae13923ff9a0158224a5ee6389eb974b0">05460</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ae13923ff9a0158224a5ee6389eb974b0">bigrd</a>                        : 1;
<a name="l05461"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ab70e3a32a14e3c0e022d339787c0700f">05461</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#ab70e3a32a14e3c0e022d339787c0700f">reserved_8_15</a>                : 8;
<a name="l05462"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a394f9495865fbba33b8de3ff309453e9">05462</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a394f9495865fbba33b8de3ff309453e9">tad0</a>                         : 1;
<a name="l05463"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a63943e859dfefe9ff022c1837cf559e6">05463</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html#a63943e859dfefe9ff022c1837cf559e6">reserved_17_63</a>               : 47;
<a name="l05464"></a>05464 <span class="preprocessor">#endif</span>
<a name="l05465"></a>05465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__reg.html#af91fd11eefe29335cbeef694881086af">cn61xx</a>;
<a name="l05466"></a><a class="code" href="unioncvmx__l2c__int__reg.html#a99dbd06fe63ad9d60616fc0e29aba9d8">05466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html">cvmx_l2c_int_reg_cn61xx</a>        <a class="code" href="unioncvmx__l2c__int__reg.html#a99dbd06fe63ad9d60616fc0e29aba9d8">cn63xx</a>;
<a name="l05467"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html">05467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html">cvmx_l2c_int_reg_cn63xxp1</a> {
<a name="l05468"></a>05468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05469"></a>05469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a6d04c03c643ae991dbce49502b26a48e">reserved_17_63</a>               : 47;
<a name="l05470"></a>05470     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a721138ac9e38e872ba3a478d66e17ff0">tad0</a>                         : 1;  <span class="comment">/**&lt; When set, the enabled interrupt is in either</span>
<a name="l05471"></a>05471 <span class="comment">                                                         the L2C_ERR_TDT0 or L2C_ERR_TTG0 CSR */</span>
<a name="l05472"></a>05472     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#af92adb9ad5a4e2b75f2f494e0cf06e7b">reserved_6_15</a>                : 10;
<a name="l05473"></a>05473     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a83b56426479569e046d92a1a2a99e268">vrtpe</a>                        : 1;  <span class="comment">/**&lt; L2C_VRT_MEM read found a parity error</span>
<a name="l05474"></a>05474 <span class="comment">                                                         Whenever an L2C_VRT_MEM read finds a parity error,</span>
<a name="l05475"></a>05475 <span class="comment">                                                         that L2C_VRT_MEM cannot cause stores to be blocked.</span>
<a name="l05476"></a>05476 <span class="comment">                                                         Software should correct the error. */</span>
<a name="l05477"></a>05477     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a5c06e3be40e7e1c1bc09ef64dfe2d150">vrtadrng</a>                     : 1;  <span class="comment">/**&lt; Address outside of virtualization range</span>
<a name="l05478"></a>05478 <span class="comment">                                                         Set when a L2C_VRT_CTL[MEMSZ] violation blocked a</span>
<a name="l05479"></a>05479 <span class="comment">                                                         store.</span>
<a name="l05480"></a>05480 <span class="comment">                                                         L2C_VRT_CTL[OOBERR] must be set for L2C to set this. */</span>
<a name="l05481"></a>05481     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a3c4355cff279184013f4191b1d6daf0e">vrtidrng</a>                     : 1;  <span class="comment">/**&lt; Virtualization ID out of range</span>
<a name="l05482"></a>05482 <span class="comment">                                                         Set when a L2C_VRT_CTL[NUMID] violation blocked a</span>
<a name="l05483"></a>05483 <span class="comment">                                                         store. */</span>
<a name="l05484"></a>05484     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ab102b78e2111147ab06459bfba8872a9">vrtwr</a>                        : 1;  <span class="comment">/**&lt; Virtualization ID prevented a write</span>
<a name="l05485"></a>05485 <span class="comment">                                                         Set when L2C_VRT_MEM blocked a store. */</span>
<a name="l05486"></a>05486     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ad3e43f56f35ff40e6e66103272756422">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred */</span>
<a name="l05487"></a>05487     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a4adc94f4e6386672216fd412fd6e3eae">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred */</span>
<a name="l05488"></a>05488 <span class="preprocessor">#else</span>
<a name="l05489"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a4adc94f4e6386672216fd412fd6e3eae">05489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a4adc94f4e6386672216fd412fd6e3eae">holerd</a>                       : 1;
<a name="l05490"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ad3e43f56f35ff40e6e66103272756422">05490</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ad3e43f56f35ff40e6e66103272756422">holewr</a>                       : 1;
<a name="l05491"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ab102b78e2111147ab06459bfba8872a9">05491</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#ab102b78e2111147ab06459bfba8872a9">vrtwr</a>                        : 1;
<a name="l05492"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a3c4355cff279184013f4191b1d6daf0e">05492</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a3c4355cff279184013f4191b1d6daf0e">vrtidrng</a>                     : 1;
<a name="l05493"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a5c06e3be40e7e1c1bc09ef64dfe2d150">05493</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a5c06e3be40e7e1c1bc09ef64dfe2d150">vrtadrng</a>                     : 1;
<a name="l05494"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a83b56426479569e046d92a1a2a99e268">05494</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a83b56426479569e046d92a1a2a99e268">vrtpe</a>                        : 1;
<a name="l05495"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#af92adb9ad5a4e2b75f2f494e0cf06e7b">05495</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#af92adb9ad5a4e2b75f2f494e0cf06e7b">reserved_6_15</a>                : 10;
<a name="l05496"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a721138ac9e38e872ba3a478d66e17ff0">05496</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a721138ac9e38e872ba3a478d66e17ff0">tad0</a>                         : 1;
<a name="l05497"></a><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a6d04c03c643ae991dbce49502b26a48e">05497</a>     uint64_t <a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn63xxp1.html#a6d04c03c643ae991dbce49502b26a48e">reserved_17_63</a>               : 47;
<a name="l05498"></a>05498 <span class="preprocessor">#endif</span>
<a name="l05499"></a>05499 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__reg.html#af14299843308d35d85b6c36f2deb3974">cn63xxp1</a>;
<a name="l05500"></a><a class="code" href="unioncvmx__l2c__int__reg.html#a90fbcc85249c26f890bb137f722bcafd">05500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html">cvmx_l2c_int_reg_cn61xx</a>        <a class="code" href="unioncvmx__l2c__int__reg.html#a90fbcc85249c26f890bb137f722bcafd">cn66xx</a>;
<a name="l05501"></a><a class="code" href="unioncvmx__l2c__int__reg.html#a10d441cc2f4c7507379556e85d61dd66">05501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html">cvmx_l2c_int_reg_s</a>             <a class="code" href="unioncvmx__l2c__int__reg.html#a10d441cc2f4c7507379556e85d61dd66">cn68xx</a>;
<a name="l05502"></a><a class="code" href="unioncvmx__l2c__int__reg.html#a4dfc7fac2f1809883a2ed161de5090a1">05502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__s.html">cvmx_l2c_int_reg_s</a>             <a class="code" href="unioncvmx__l2c__int__reg.html#a4dfc7fac2f1809883a2ed161de5090a1">cn68xxp1</a>;
<a name="l05503"></a><a class="code" href="unioncvmx__l2c__int__reg.html#afc02f5635b81921a5b819f693f01d34a">05503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__reg_1_1cvmx__l2c__int__reg__cn61xx.html">cvmx_l2c_int_reg_cn61xx</a>        <a class="code" href="unioncvmx__l2c__int__reg.html#afc02f5635b81921a5b819f693f01d34a">cnf71xx</a>;
<a name="l05504"></a>05504 };
<a name="l05505"></a><a class="code" href="cvmx-l2c-defs_8h.html#a13fb14c3a6feb65dc7d3a2deb6b9ec2f">05505</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__reg.html" title="cvmx_l2c_int_reg">cvmx_l2c_int_reg</a> <a class="code" href="unioncvmx__l2c__int__reg.html" title="cvmx_l2c_int_reg">cvmx_l2c_int_reg_t</a>;
<a name="l05506"></a>05506 <span class="comment"></span>
<a name="l05507"></a>05507 <span class="comment">/**</span>
<a name="l05508"></a>05508 <span class="comment"> * cvmx_l2c_int_stat</span>
<a name="l05509"></a>05509 <span class="comment"> *</span>
<a name="l05510"></a>05510 <span class="comment"> * L2C_INT_STAT = L2C Global Interrupt Status Register</span>
<a name="l05511"></a>05511 <span class="comment"> *</span>
<a name="l05512"></a>05512 <span class="comment"> * Description:</span>
<a name="l05513"></a>05513 <span class="comment"> */</span>
<a name="l05514"></a><a class="code" href="unioncvmx__l2c__int__stat.html">05514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__stat.html" title="cvmx_l2c_int_stat">cvmx_l2c_int_stat</a> {
<a name="l05515"></a><a class="code" href="unioncvmx__l2c__int__stat.html#a2b19deaecbb5073722fb6cf42a3828b8">05515</a>     uint64_t <a class="code" href="unioncvmx__l2c__int__stat.html#a2b19deaecbb5073722fb6cf42a3828b8">u64</a>;
<a name="l05516"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">05516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">cvmx_l2c_int_stat_s</a> {
<a name="l05517"></a>05517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05518"></a>05518 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a993abcb153c27bf24bd276129bffd0f6">reserved_9_63</a>                : 55;
<a name="l05519"></a>05519     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa8e476307efd4ece8a2bd9d6717fcf93">lck2</a>                         : 1;  <span class="comment">/**&lt; HW detected a case where a Rd/Wr Miss from PP#n</span>
<a name="l05520"></a>05520 <span class="comment">                                                         could not find an available/unlocked set (for</span>
<a name="l05521"></a>05521 <span class="comment">                                                         replacement).</span>
<a name="l05522"></a>05522 <span class="comment">                                                         Most likely, this is a result of SW mixing SET</span>
<a name="l05523"></a>05523 <span class="comment">                                                         PARTITIONING with ADDRESS LOCKING. If SW allows</span>
<a name="l05524"></a>05524 <span class="comment">                                                         another PP to LOCKDOWN all SETs available to PP#n,</span>
<a name="l05525"></a>05525 <span class="comment">                                                         then a Rd/Wr Miss from PP#n will be unable</span>
<a name="l05526"></a>05526 <span class="comment">                                                         to determine a &apos;valid&apos; replacement set (since LOCKED</span>
<a name="l05527"></a>05527 <span class="comment">                                                         addresses should NEVER be replaced).</span>
<a name="l05528"></a>05528 <span class="comment">                                                         If such an event occurs, the HW will select the smallest</span>
<a name="l05529"></a>05529 <span class="comment">                                                         available SET(specified by UMSK&apos;x)&apos; as the replacement</span>
<a name="l05530"></a>05530 <span class="comment">                                                         set, and the address is unlocked.</span>
<a name="l05531"></a>05531 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[LCKERR2] */</span>
<a name="l05532"></a>05532     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a18b4dfc943138aec6f0a7d64ad1e8fad">lck</a>                          : 1;  <span class="comment">/**&lt; SW attempted to LOCK DOWN the last available set of</span>
<a name="l05533"></a>05533 <span class="comment">                                                         the INDEX (which is ignored by HW - but reported to SW).</span>
<a name="l05534"></a>05534 <span class="comment">                                                         The LDD(L1 load-miss) for the LOCK operation is completed</span>
<a name="l05535"></a>05535 <span class="comment">                                                         successfully, however the address is NOT locked.</span>
<a name="l05536"></a>05536 <span class="comment">                                                         NOTE: &apos;Available&apos; sets takes the L2C_SPAR*[UMSK*]</span>
<a name="l05537"></a>05537 <span class="comment">                                                         into account. For example, if diagnostic PPx has</span>
<a name="l05538"></a>05538 <span class="comment">                                                         UMSKx defined to only use SETs [1:0], and SET1 had</span>
<a name="l05539"></a>05539 <span class="comment">                                                         been previously LOCKED, then an attempt to LOCK the</span>
<a name="l05540"></a>05540 <span class="comment">                                                         last available SET0 would result in a LCKERR. (This</span>
<a name="l05541"></a>05541 <span class="comment">                                                         is to ensure that at least 1 SET at each INDEX is</span>
<a name="l05542"></a>05542 <span class="comment">                                                         not LOCKED for general use by other PPs).</span>
<a name="l05543"></a>05543 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[LCKERR] */</span>
<a name="l05544"></a>05544     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ad9a66baf93eb2243dafa315b45e2c93b">l2dded</a>                       : 1;  <span class="comment">/**&lt; L2D Double Error detected (DED)</span>
<a name="l05545"></a>05545 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2D_ERR[DED_ERR] */</span>
<a name="l05546"></a>05546     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa45c94c6dd36cea7f70ce47b9ee73cd2">l2dsec</a>                       : 1;  <span class="comment">/**&lt; L2D Single Error corrected (SEC)</span>
<a name="l05547"></a>05547 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2D_ERR[SEC_ERR] */</span>
<a name="l05548"></a>05548     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa07f2dc7957cd4002921924234603510">l2tded</a>                       : 1;  <span class="comment">/**&lt; L2T Double Bit Error detected (DED)</span>
<a name="l05549"></a>05549 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l05550"></a>05550 <span class="comment">                                                         given index) are checked for double bit errors(DBEs).</span>
<a name="l05551"></a>05551 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains a DBE.</span>
<a name="l05552"></a>05552 <span class="comment">                                                         DBEs also generated an interrupt(if enabled).</span>
<a name="l05553"></a>05553 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[DED_ERR] */</span>
<a name="l05554"></a>05554     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a33f0b5dff63f3990d8e8a773056ecb5e">l2tsec</a>                       : 1;  <span class="comment">/**&lt; L2T Single Bit Error corrected (SEC) status</span>
<a name="l05555"></a>05555 <span class="comment">                                                         During every L2 Tag Probe, all 8 sets Tag&apos;s (at a</span>
<a name="l05556"></a>05556 <span class="comment">                                                         given index) are checked for single bit errors(SBEs).</span>
<a name="l05557"></a>05557 <span class="comment">                                                         This bit is set if ANY of the 8 sets contains an SBE.</span>
<a name="l05558"></a>05558 <span class="comment">                                                         SBEs are auto corrected in HW and generate an</span>
<a name="l05559"></a>05559 <span class="comment">                                                         interrupt(if enabled).</span>
<a name="l05560"></a>05560 <span class="comment">                                                         NOTE: This is the &apos;same&apos; bit as L2T_ERR[SEC_ERR] */</span>
<a name="l05561"></a>05561     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a6bc69e514775f0dff4ca5ab5af11e4a5">oob3</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Status Range#3 */</span>
<a name="l05562"></a>05562     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#af011ba067da10518b61ce09de42bfa2e">oob2</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Status Range#2 */</span>
<a name="l05563"></a>05563     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ac02cd9d936f1514aa95d96b4e1c30d50">oob1</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Interrupt Status Range#1 */</span>
<a name="l05564"></a>05564 <span class="preprocessor">#else</span>
<a name="l05565"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ac02cd9d936f1514aa95d96b4e1c30d50">05565</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ac02cd9d936f1514aa95d96b4e1c30d50">oob1</a>                         : 1;
<a name="l05566"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#af011ba067da10518b61ce09de42bfa2e">05566</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#af011ba067da10518b61ce09de42bfa2e">oob2</a>                         : 1;
<a name="l05567"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a6bc69e514775f0dff4ca5ab5af11e4a5">05567</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a6bc69e514775f0dff4ca5ab5af11e4a5">oob3</a>                         : 1;
<a name="l05568"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a33f0b5dff63f3990d8e8a773056ecb5e">05568</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a33f0b5dff63f3990d8e8a773056ecb5e">l2tsec</a>                       : 1;
<a name="l05569"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa07f2dc7957cd4002921924234603510">05569</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa07f2dc7957cd4002921924234603510">l2tded</a>                       : 1;
<a name="l05570"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa45c94c6dd36cea7f70ce47b9ee73cd2">05570</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa45c94c6dd36cea7f70ce47b9ee73cd2">l2dsec</a>                       : 1;
<a name="l05571"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ad9a66baf93eb2243dafa315b45e2c93b">05571</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#ad9a66baf93eb2243dafa315b45e2c93b">l2dded</a>                       : 1;
<a name="l05572"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a18b4dfc943138aec6f0a7d64ad1e8fad">05572</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a18b4dfc943138aec6f0a7d64ad1e8fad">lck</a>                          : 1;
<a name="l05573"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa8e476307efd4ece8a2bd9d6717fcf93">05573</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#aa8e476307efd4ece8a2bd9d6717fcf93">lck2</a>                         : 1;
<a name="l05574"></a><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a993abcb153c27bf24bd276129bffd0f6">05574</a>     uint64_t <a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html#a993abcb153c27bf24bd276129bffd0f6">reserved_9_63</a>                : 55;
<a name="l05575"></a>05575 <span class="preprocessor">#endif</span>
<a name="l05576"></a>05576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__int__stat.html#a2d69a3c0e6359435a0a6e68859f26be8">s</a>;
<a name="l05577"></a><a class="code" href="unioncvmx__l2c__int__stat.html#a82d76a036bb7c997ea4bc904d53424f4">05577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">cvmx_l2c_int_stat_s</a>            <a class="code" href="unioncvmx__l2c__int__stat.html#a82d76a036bb7c997ea4bc904d53424f4">cn52xx</a>;
<a name="l05578"></a><a class="code" href="unioncvmx__l2c__int__stat.html#ac6944d9d57b73d43615669b6968a03cc">05578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">cvmx_l2c_int_stat_s</a>            <a class="code" href="unioncvmx__l2c__int__stat.html#ac6944d9d57b73d43615669b6968a03cc">cn52xxp1</a>;
<a name="l05579"></a><a class="code" href="unioncvmx__l2c__int__stat.html#ad1dc24e55e9cb82b04ad71d0c9005308">05579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">cvmx_l2c_int_stat_s</a>            <a class="code" href="unioncvmx__l2c__int__stat.html#ad1dc24e55e9cb82b04ad71d0c9005308">cn56xx</a>;
<a name="l05580"></a><a class="code" href="unioncvmx__l2c__int__stat.html#a1e99fd5a59ad541766d51373f7ee8725">05580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__int__stat_1_1cvmx__l2c__int__stat__s.html">cvmx_l2c_int_stat_s</a>            <a class="code" href="unioncvmx__l2c__int__stat.html#a1e99fd5a59ad541766d51373f7ee8725">cn56xxp1</a>;
<a name="l05581"></a>05581 };
<a name="l05582"></a><a class="code" href="cvmx-l2c-defs_8h.html#a4dea157610d5c55867ad1f337d35c03e">05582</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__int__stat.html" title="cvmx_l2c_int_stat">cvmx_l2c_int_stat</a> <a class="code" href="unioncvmx__l2c__int__stat.html" title="cvmx_l2c_int_stat">cvmx_l2c_int_stat_t</a>;
<a name="l05583"></a>05583 <span class="comment"></span>
<a name="l05584"></a>05584 <span class="comment">/**</span>
<a name="l05585"></a>05585 <span class="comment"> * cvmx_l2c_inv#_pfc</span>
<a name="l05586"></a>05586 <span class="comment"> */</span>
<a name="l05587"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html">05587</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__invx__pfc.html" title="cvmx_l2c_inv::_pfc">cvmx_l2c_invx_pfc</a> {
<a name="l05588"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#afbde154b32fa84a5c3814627287d6f04">05588</a>     uint64_t <a class="code" href="unioncvmx__l2c__invx__pfc.html#afbde154b32fa84a5c3814627287d6f04">u64</a>;
<a name="l05589"></a><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">05589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a> {
<a name="l05590"></a>05590 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05591"></a>05591 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html#a948791e797e54ac0c6a8aaa278ed0e51">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l05592"></a>05592 <span class="preprocessor">#else</span>
<a name="l05593"></a><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html#a948791e797e54ac0c6a8aaa278ed0e51">05593</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html#a948791e797e54ac0c6a8aaa278ed0e51">count</a>                        : 64;
<a name="l05594"></a>05594 <span class="preprocessor">#endif</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__invx__pfc.html#a393c46c742ad3fb0b6d1afbea76b7c66">s</a>;
<a name="l05596"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#a2e3a11a9a47ad5c6900494be8fcc0d60">05596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#a2e3a11a9a47ad5c6900494be8fcc0d60">cn70xx</a>;
<a name="l05597"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#a65b8b646ee154bbaa0d9ca0aaf13de4b">05597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#a65b8b646ee154bbaa0d9ca0aaf13de4b">cn70xxp1</a>;
<a name="l05598"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#a9ea4c9d3d514f584ca30f4f8a75018ff">05598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#a9ea4c9d3d514f584ca30f4f8a75018ff">cn73xx</a>;
<a name="l05599"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#acda9bc5b1995189606de574220dabdfb">05599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#acda9bc5b1995189606de574220dabdfb">cn78xx</a>;
<a name="l05600"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#a379d8c2dfe9d4f03e86808743d98dd3c">05600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#a379d8c2dfe9d4f03e86808743d98dd3c">cn78xxp1</a>;
<a name="l05601"></a><a class="code" href="unioncvmx__l2c__invx__pfc.html#a4f12d4b5683763c6fa4376858040f4fc">05601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__invx__pfc_1_1cvmx__l2c__invx__pfc__s.html">cvmx_l2c_invx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__invx__pfc.html#a4f12d4b5683763c6fa4376858040f4fc">cnf75xx</a>;
<a name="l05602"></a>05602 };
<a name="l05603"></a><a class="code" href="cvmx-l2c-defs_8h.html#a71310f8f2b78ea550d434162402cb56d">05603</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__invx__pfc.html" title="cvmx_l2c_inv::_pfc">cvmx_l2c_invx_pfc</a> <a class="code" href="unioncvmx__l2c__invx__pfc.html" title="cvmx_l2c_inv::_pfc">cvmx_l2c_invx_pfc_t</a>;
<a name="l05604"></a>05604 <span class="comment"></span>
<a name="l05605"></a>05605 <span class="comment">/**</span>
<a name="l05606"></a>05606 <span class="comment"> * cvmx_l2c_ioc#_pfc</span>
<a name="l05607"></a>05607 <span class="comment"> *</span>
<a name="l05608"></a>05608 <span class="comment"> * L2C_IOC_PFC = L2C IOC Performance Counter(s)</span>
<a name="l05609"></a>05609 <span class="comment"> *</span>
<a name="l05610"></a>05610 <span class="comment"> */</span>
<a name="l05611"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html">05611</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__iocx__pfc.html" title="cvmx_l2c_ioc::_pfc">cvmx_l2c_iocx_pfc</a> {
<a name="l05612"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa76c5f5dfa4cbc382bedba1b9eaaf213">05612</a>     uint64_t <a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa76c5f5dfa4cbc382bedba1b9eaaf213">u64</a>;
<a name="l05613"></a><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">05613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a> {
<a name="l05614"></a>05614 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05615"></a>05615 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html#ac0f8e1171b7032fa12966002e617acd7">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l05616"></a>05616 <span class="preprocessor">#else</span>
<a name="l05617"></a><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html#ac0f8e1171b7032fa12966002e617acd7">05617</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html#ac0f8e1171b7032fa12966002e617acd7">count</a>                        : 64;
<a name="l05618"></a>05618 <span class="preprocessor">#endif</span>
<a name="l05619"></a>05619 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a6921b022272b903ea0025cd6cd471093">s</a>;
<a name="l05620"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a7eb5a52d249ef05a65cd9f61cacc0ec9">05620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a7eb5a52d249ef05a65cd9f61cacc0ec9">cn61xx</a>;
<a name="l05621"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#acd725dea07e0dcb53ce695a3171c3374">05621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#acd725dea07e0dcb53ce695a3171c3374">cn63xx</a>;
<a name="l05622"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#ae27bc976b39c21f697c3c3a70fbd8369">05622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#ae27bc976b39c21f697c3c3a70fbd8369">cn63xxp1</a>;
<a name="l05623"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#ab1302af78ebaaaf4814b70dd52417fa7">05623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#ab1302af78ebaaaf4814b70dd52417fa7">cn66xx</a>;
<a name="l05624"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a578715264d31464bcdf59c5eccf8a4cd">05624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a578715264d31464bcdf59c5eccf8a4cd">cn68xx</a>;
<a name="l05625"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa56fefdf19e6bc46eb81e9377283c973">05625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa56fefdf19e6bc46eb81e9377283c973">cn68xxp1</a>;
<a name="l05626"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a35ea228eebe25ebb68c022ea16cb2c4b">05626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a35ea228eebe25ebb68c022ea16cb2c4b">cn70xx</a>;
<a name="l05627"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a6d4a2f3811672a4438de10c8641de6ae">05627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a6d4a2f3811672a4438de10c8641de6ae">cn70xxp1</a>;
<a name="l05628"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a74d50254ca00db627de715833018fae6">05628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a74d50254ca00db627de715833018fae6">cn73xx</a>;
<a name="l05629"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa09054ffcc99284df6961f4c7859c086">05629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa09054ffcc99284df6961f4c7859c086">cn78xx</a>;
<a name="l05630"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#a64d81b1702b4d840c04681a9923aa75a">05630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#a64d81b1702b4d840c04681a9923aa75a">cn78xxp1</a>;
<a name="l05631"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa772bd980710f1b2d9ac7c277e2fc13b">05631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#aa772bd980710f1b2d9ac7c277e2fc13b">cnf71xx</a>;
<a name="l05632"></a><a class="code" href="unioncvmx__l2c__iocx__pfc.html#ac638f8df05b7e9baf9b06bb9a39f81aa">05632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iocx__pfc_1_1cvmx__l2c__iocx__pfc__s.html">cvmx_l2c_iocx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iocx__pfc.html#ac638f8df05b7e9baf9b06bb9a39f81aa">cnf75xx</a>;
<a name="l05633"></a>05633 };
<a name="l05634"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9434b9bb5daa14bb965011094af1be3d">05634</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__iocx__pfc.html" title="cvmx_l2c_ioc::_pfc">cvmx_l2c_iocx_pfc</a> <a class="code" href="unioncvmx__l2c__iocx__pfc.html" title="cvmx_l2c_ioc::_pfc">cvmx_l2c_iocx_pfc_t</a>;
<a name="l05635"></a>05635 <span class="comment"></span>
<a name="l05636"></a>05636 <span class="comment">/**</span>
<a name="l05637"></a>05637 <span class="comment"> * cvmx_l2c_ior#_pfc</span>
<a name="l05638"></a>05638 <span class="comment"> *</span>
<a name="l05639"></a>05639 <span class="comment"> * L2C_IOR_PFC = L2C IOR Performance Counter(s)</span>
<a name="l05640"></a>05640 <span class="comment"> *</span>
<a name="l05641"></a>05641 <span class="comment"> */</span>
<a name="l05642"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html">05642</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__iorx__pfc.html" title="cvmx_l2c_ior::_pfc">cvmx_l2c_iorx_pfc</a> {
<a name="l05643"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a3e3eb6021d88a24ced7d8a5daec85a6d">05643</a>     uint64_t <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a3e3eb6021d88a24ced7d8a5daec85a6d">u64</a>;
<a name="l05644"></a><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">05644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a> {
<a name="l05645"></a>05645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05646"></a>05646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html#ac1a6f37d73f0500c7534b504b9970575">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l05647"></a>05647 <span class="preprocessor">#else</span>
<a name="l05648"></a><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html#ac1a6f37d73f0500c7534b504b9970575">05648</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html#ac1a6f37d73f0500c7534b504b9970575">count</a>                        : 64;
<a name="l05649"></a>05649 <span class="preprocessor">#endif</span>
<a name="l05650"></a>05650 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a9059ec5ca63fce9cdd3e5b82df126b5a">s</a>;
<a name="l05651"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#aa785497a155503973950c38062088ab4">05651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#aa785497a155503973950c38062088ab4">cn61xx</a>;
<a name="l05652"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a6ba1582228e956aaf4bec07f8b1c1446">05652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a6ba1582228e956aaf4bec07f8b1c1446">cn63xx</a>;
<a name="l05653"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8d7e4c0397b51af20c30d029126d8e1e">05653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8d7e4c0397b51af20c30d029126d8e1e">cn63xxp1</a>;
<a name="l05654"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a04b494f3737d94ae33818b641b517d7a">05654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a04b494f3737d94ae33818b641b517d7a">cn66xx</a>;
<a name="l05655"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a01c2f0306f5b335dc6246f0ba26e7c1c">05655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a01c2f0306f5b335dc6246f0ba26e7c1c">cn68xx</a>;
<a name="l05656"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#affd44a7e4f5bc0f4fdbe6a5f1c51c57d">05656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#affd44a7e4f5bc0f4fdbe6a5f1c51c57d">cn68xxp1</a>;
<a name="l05657"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a634121f1510f59f82410ab8dccc90dc4">05657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a634121f1510f59f82410ab8dccc90dc4">cn70xx</a>;
<a name="l05658"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#adb244714b779c65faf0537ab0c08e6c6">05658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#adb244714b779c65faf0537ab0c08e6c6">cn70xxp1</a>;
<a name="l05659"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a51e66df9528b9004a7be26d199ee47b7">05659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a51e66df9528b9004a7be26d199ee47b7">cn73xx</a>;
<a name="l05660"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a9a17a7170dc206b14ed4415aaebbc786">05660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a9a17a7170dc206b14ed4415aaebbc786">cn78xx</a>;
<a name="l05661"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#ad015de999493cf23e1854d5913d8dc77">05661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#ad015de999493cf23e1854d5913d8dc77">cn78xxp1</a>;
<a name="l05662"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8ad7201d29f161555b1b8cdf82e841e9">05662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8ad7201d29f161555b1b8cdf82e841e9">cnf71xx</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8f505b372cc69848c4d1db0dac310177">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__iorx__pfc_1_1cvmx__l2c__iorx__pfc__s.html">cvmx_l2c_iorx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__iorx__pfc.html#a8f505b372cc69848c4d1db0dac310177">cnf75xx</a>;
<a name="l05664"></a>05664 };
<a name="l05665"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1e028295bde814f38a23bc4116a9ea04">05665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__iorx__pfc.html" title="cvmx_l2c_ior::_pfc">cvmx_l2c_iorx_pfc</a> <a class="code" href="unioncvmx__l2c__iorx__pfc.html" title="cvmx_l2c_ior::_pfc">cvmx_l2c_iorx_pfc_t</a>;
<a name="l05666"></a>05666 <span class="comment"></span>
<a name="l05667"></a>05667 <span class="comment">/**</span>
<a name="l05668"></a>05668 <span class="comment"> * cvmx_l2c_lckbase</span>
<a name="l05669"></a>05669 <span class="comment"> *</span>
<a name="l05670"></a>05670 <span class="comment"> * L2C_LCKBASE = L2C LockDown Base Register</span>
<a name="l05671"></a>05671 <span class="comment"> *</span>
<a name="l05672"></a>05672 <span class="comment"> * Description: L2C LockDown Base Register</span>
<a name="l05673"></a>05673 <span class="comment"> *</span>
<a name="l05674"></a>05674 <span class="comment"> * Notes:</span>
<a name="l05675"></a>05675 <span class="comment"> * (1) SW RESTRICTION \#1: SW must manage the L2 Data Store lockdown space such that at least 1</span>
<a name="l05676"></a>05676 <span class="comment"> *     set per cache line remains in the &apos;unlocked&apos; (normal) state to allow general caching operations.</span>
<a name="l05677"></a>05677 <span class="comment"> *     If SW violates this restriction, a status bit is set (LCK_ERR) and an interrupt is posted.</span>
<a name="l05678"></a>05678 <span class="comment"> *     [this limits the total lockdown space to 7/8ths of the total L2 data store = 896KB]</span>
<a name="l05679"></a>05679 <span class="comment"> * (2) IOB initiated LDI commands are ignored (only PP initiated LDI/LDD commands are considered</span>
<a name="l05680"></a>05680 <span class="comment"> *     for lockdown).</span>
<a name="l05681"></a>05681 <span class="comment"> * (3) To &apos;unlock&apos; a locked cache line, SW can use the FLUSH-INVAL CSR mechanism (see L2C_DBG[FINV]).</span>
<a name="l05682"></a>05682 <span class="comment"> * (4) LCK_ENA MUST only be activated when debug modes are disabled (L2C_DBG[L2T], L2C_DBG[L2D], L2C_DBG[FINV]).</span>
<a name="l05683"></a>05683 <span class="comment"> */</span>
<a name="l05684"></a><a class="code" href="unioncvmx__l2c__lckbase.html">05684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lckbase.html" title="cvmx_l2c_lckbase">cvmx_l2c_lckbase</a> {
<a name="l05685"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a16e972f687d674d16d09018fea62b019">05685</a>     uint64_t <a class="code" href="unioncvmx__l2c__lckbase.html#a16e972f687d674d16d09018fea62b019">u64</a>;
<a name="l05686"></a><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">05686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a> {
<a name="l05687"></a>05687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05688"></a>05688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#a90b599c59cd2e28b7319e5560488666c">reserved_31_63</a>               : 33;
<a name="l05689"></a>05689     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#ad4ffba6d67e9dfc391e83c632d039e5a">lck_base</a>                     : 27; <span class="comment">/**&lt; Base Memory block address[33:7]. Specifies the</span>
<a name="l05690"></a>05690 <span class="comment">                                                         starting address of the lockdown region. */</span>
<a name="l05691"></a>05691     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#af0dc199cec563ba3486b8bacc5b04d9b">reserved_1_3</a>                 : 3;
<a name="l05692"></a>05692     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#aa9d7a4445ad94d329a4870d1cc9f3a19">lck_ena</a>                      : 1;  <span class="comment">/**&lt; L2 Cache Lock Enable</span>
<a name="l05693"></a>05693 <span class="comment">                                                         When the LCK_ENA=1, all LDI(I-stream Load) or</span>
<a name="l05694"></a>05694 <span class="comment">                                                         LDD(L1 load-miss) commands issued from the</span>
<a name="l05695"></a>05695 <span class="comment">                                                         diagnostic PP (specified by the L2C_DBG[PPNUM]),</span>
<a name="l05696"></a>05696 <span class="comment">                                                         which fall within a predefined lockdown address</span>
<a name="l05697"></a>05697 <span class="comment">                                                         range (specified by: [lck_base:lck_base+lck_offset])</span>
<a name="l05698"></a>05698 <span class="comment">                                                         are LOCKED in the L2 cache. The LOCKED state is</span>
<a name="l05699"></a>05699 <span class="comment">                                                         denoted using an explicit L2 Tag bit (L=1).</span>
<a name="l05700"></a>05700 <span class="comment">                                                         If the LOCK request L2-Hits (on ANY SET), then data is</span>
<a name="l05701"></a>05701 <span class="comment">                                                         returned from the L2 and the hit set is updated to the</span>
<a name="l05702"></a>05702 <span class="comment">                                                         LOCKED state. NOTE: If the Hit Set# is outside the</span>
<a name="l05703"></a>05703 <span class="comment">                                                         available sets for a given PP (see UMSK&apos;x&apos;), the</span>
<a name="l05704"></a>05704 <span class="comment">                                                         the LOCK bit is still SET. If the programmer&apos;s intent</span>
<a name="l05705"></a>05705 <span class="comment">                                                         is to explicitly LOCK addresses into &apos;available&apos; sets,</span>
<a name="l05706"></a>05706 <span class="comment">                                                         care must be taken to flush-invalidate the cache first</span>
<a name="l05707"></a>05707 <span class="comment">                                                         (to avoid such situations). Not following this procedure</span>
<a name="l05708"></a>05708 <span class="comment">                                                         can lead to LCKERR2 interrupts.</span>
<a name="l05709"></a>05709 <span class="comment">                                                         If the LOCK request L2-Misses, a replacment set is</span>
<a name="l05710"></a>05710 <span class="comment">                                                         chosen(from the available sets (UMSK&apos;x&apos;).</span>
<a name="l05711"></a>05711 <span class="comment">                                                         If the replacement set contains a dirty-victim it is</span>
<a name="l05712"></a>05712 <span class="comment">                                                         written back to memory. Memory read data is then written</span>
<a name="l05713"></a>05713 <span class="comment">                                                         into the replacement set, and the replacment SET is</span>
<a name="l05714"></a>05714 <span class="comment">                                                         updated to the LOCKED state(L=1).</span>
<a name="l05715"></a>05715 <span class="comment">                                                         NOTE: SETs that contain LOCKED addresses are</span>
<a name="l05716"></a>05716 <span class="comment">                                                         excluded from the replacement set selection algorithm.</span>
<a name="l05717"></a>05717 <span class="comment">                                                         NOTE: The LDD command will allocate the DuTag as normal.</span>
<a name="l05718"></a>05718 <span class="comment">                                                         NOTE: If L2C_CFG[IDXALIAS]=1, the address is &apos;aliased&apos; first</span>
<a name="l05719"></a>05719 <span class="comment">                                                         before being checked against the lockdown address</span>
<a name="l05720"></a>05720 <span class="comment">                                                         range. To ensure an &apos;aliased&apos; address is properly locked,</span>
<a name="l05721"></a>05721 <span class="comment">                                                         it is recommmended that SW preload the &apos;aliased&apos; locked adddress</span>
<a name="l05722"></a>05722 <span class="comment">                                                         into the L2C_LCKBASE[LCK_BASE] register (while keeping</span>
<a name="l05723"></a>05723 <span class="comment">                                                         L2C_LCKOFF[LCK_OFFSET]=0).</span>
<a name="l05724"></a>05724 <span class="comment">                                                         NOTE: The OCTEON(N3) implementation only supports 16GB(MAX) of</span>
<a name="l05725"></a>05725 <span class="comment">                                                         physical memory. Therefore, only byte address[33:0] are used</span>
<a name="l05726"></a>05726 <span class="comment">                                                         (ie: address[35:34] are ignored). */</span>
<a name="l05727"></a>05727 <span class="preprocessor">#else</span>
<a name="l05728"></a><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#aa9d7a4445ad94d329a4870d1cc9f3a19">05728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#aa9d7a4445ad94d329a4870d1cc9f3a19">lck_ena</a>                      : 1;
<a name="l05729"></a><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#af0dc199cec563ba3486b8bacc5b04d9b">05729</a>     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#af0dc199cec563ba3486b8bacc5b04d9b">reserved_1_3</a>                 : 3;
<a name="l05730"></a><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#ad4ffba6d67e9dfc391e83c632d039e5a">05730</a>     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#ad4ffba6d67e9dfc391e83c632d039e5a">lck_base</a>                     : 27;
<a name="l05731"></a><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#a90b599c59cd2e28b7319e5560488666c">05731</a>     uint64_t <a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html#a90b599c59cd2e28b7319e5560488666c">reserved_31_63</a>               : 33;
<a name="l05732"></a>05732 <span class="preprocessor">#endif</span>
<a name="l05733"></a>05733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lckbase.html#a19406ddf09bd9d7d84c0e10becffd6b7">s</a>;
<a name="l05734"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a6014e9681a5deac279d468f48a984121">05734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a6014e9681a5deac279d468f48a984121">cn30xx</a>;
<a name="l05735"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a91dc0bbb7255c2722c75069abaef67bb">05735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a91dc0bbb7255c2722c75069abaef67bb">cn31xx</a>;
<a name="l05736"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a847595c222348193ae1e1b79159229aa">05736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a847595c222348193ae1e1b79159229aa">cn38xx</a>;
<a name="l05737"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a4b5ba38fa3c62484e3b607cadd0be1d8">05737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a4b5ba38fa3c62484e3b607cadd0be1d8">cn38xxp2</a>;
<a name="l05738"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a6dba30db961a4c5fcd99cd150f067931">05738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a6dba30db961a4c5fcd99cd150f067931">cn50xx</a>;
<a name="l05739"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a5f7492276904cc9ea4bc0cb8a489ea94">05739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a5f7492276904cc9ea4bc0cb8a489ea94">cn52xx</a>;
<a name="l05740"></a><a class="code" href="unioncvmx__l2c__lckbase.html#abfef36498a1277a39e564d122199c86f">05740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#abfef36498a1277a39e564d122199c86f">cn52xxp1</a>;
<a name="l05741"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a8bd409fde20ca6abba7dab979d773f1e">05741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a8bd409fde20ca6abba7dab979d773f1e">cn56xx</a>;
<a name="l05742"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a710f33c5f66801a69b31dcc7e186337d">05742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a710f33c5f66801a69b31dcc7e186337d">cn56xxp1</a>;
<a name="l05743"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a1e2ab92f60480eedd87115c2e3fa5183">05743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a1e2ab92f60480eedd87115c2e3fa5183">cn58xx</a>;
<a name="l05744"></a><a class="code" href="unioncvmx__l2c__lckbase.html#a37e092ee4605d0bf95af99312fe3b1f7">05744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckbase_1_1cvmx__l2c__lckbase__s.html">cvmx_l2c_lckbase_s</a>             <a class="code" href="unioncvmx__l2c__lckbase.html#a37e092ee4605d0bf95af99312fe3b1f7">cn58xxp1</a>;
<a name="l05745"></a>05745 };
<a name="l05746"></a><a class="code" href="cvmx-l2c-defs_8h.html#a13fe3ee0dcb41e25771050779ae578b2">05746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lckbase.html" title="cvmx_l2c_lckbase">cvmx_l2c_lckbase</a> <a class="code" href="unioncvmx__l2c__lckbase.html" title="cvmx_l2c_lckbase">cvmx_l2c_lckbase_t</a>;
<a name="l05747"></a>05747 <span class="comment"></span>
<a name="l05748"></a>05748 <span class="comment">/**</span>
<a name="l05749"></a>05749 <span class="comment"> * cvmx_l2c_lckoff</span>
<a name="l05750"></a>05750 <span class="comment"> *</span>
<a name="l05751"></a>05751 <span class="comment"> * L2C_LCKOFF = L2C LockDown OFFSET Register</span>
<a name="l05752"></a>05752 <span class="comment"> *</span>
<a name="l05753"></a>05753 <span class="comment"> * Description: L2C LockDown OFFSET Register</span>
<a name="l05754"></a>05754 <span class="comment"> *</span>
<a name="l05755"></a>05755 <span class="comment"> * Notes:</span>
<a name="l05756"></a>05756 <span class="comment"> * (1) The generation of the end lockdown block address will &apos;wrap&apos;.</span>
<a name="l05757"></a>05757 <span class="comment"> * (2) The minimum granularity for lockdown is 1 cache line (= 128B block)</span>
<a name="l05758"></a>05758 <span class="comment"> */</span>
<a name="l05759"></a><a class="code" href="unioncvmx__l2c__lckoff.html">05759</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lckoff.html" title="cvmx_l2c_lckoff">cvmx_l2c_lckoff</a> {
<a name="l05760"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a81d798fa6c902bb4538e4c8a8456dd57">05760</a>     uint64_t <a class="code" href="unioncvmx__l2c__lckoff.html#a81d798fa6c902bb4538e4c8a8456dd57">u64</a>;
<a name="l05761"></a><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">05761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a> {
<a name="l05762"></a>05762 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05763"></a>05763 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab3753d8b6abed6aae7b633c5baf2ed1d">reserved_10_63</a>               : 54;
<a name="l05764"></a>05764     uint64_t <a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab6b1a49adf0555b3efb66144e8ce9d8b">lck_offset</a>                   : 10; <span class="comment">/**&lt; LockDown block Offset. Used in determining</span>
<a name="l05765"></a>05765 <span class="comment">                                                         the ending block address of the lockdown</span>
<a name="l05766"></a>05766 <span class="comment">                                                         region:</span>
<a name="l05767"></a>05767 <span class="comment">                                                         End Lockdown block Address[33:7] =</span>
<a name="l05768"></a>05768 <span class="comment">                                                         LCK_BASE[33:7]+LCK_OFFSET[9:0] */</span>
<a name="l05769"></a>05769 <span class="preprocessor">#else</span>
<a name="l05770"></a><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab6b1a49adf0555b3efb66144e8ce9d8b">05770</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab6b1a49adf0555b3efb66144e8ce9d8b">lck_offset</a>                   : 10;
<a name="l05771"></a><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab3753d8b6abed6aae7b633c5baf2ed1d">05771</a>     uint64_t <a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html#ab3753d8b6abed6aae7b633c5baf2ed1d">reserved_10_63</a>               : 54;
<a name="l05772"></a>05772 <span class="preprocessor">#endif</span>
<a name="l05773"></a>05773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lckoff.html#aa8e27729a0f39538953e4cf765986d34">s</a>;
<a name="l05774"></a><a class="code" href="unioncvmx__l2c__lckoff.html#aa1e2f5f6be60a12c460ade20a8370240">05774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#aa1e2f5f6be60a12c460ade20a8370240">cn30xx</a>;
<a name="l05775"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a2c611f3695f80fce09c39a07961e0bda">05775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a2c611f3695f80fce09c39a07961e0bda">cn31xx</a>;
<a name="l05776"></a><a class="code" href="unioncvmx__l2c__lckoff.html#ae1c0c6fc1dad4d73c16b9198bcec41f9">05776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#ae1c0c6fc1dad4d73c16b9198bcec41f9">cn38xx</a>;
<a name="l05777"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a569bf3f7ab10d7b07a5457c5e4fbd4e1">05777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a569bf3f7ab10d7b07a5457c5e4fbd4e1">cn38xxp2</a>;
<a name="l05778"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a2f9c0cc4a9dc4635bebf8e91a4fe6f23">05778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a2f9c0cc4a9dc4635bebf8e91a4fe6f23">cn50xx</a>;
<a name="l05779"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a42bff55e178e8a61a8fd87217ab82889">05779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a42bff55e178e8a61a8fd87217ab82889">cn52xx</a>;
<a name="l05780"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a29535cef7dcda2f6503b3fb503a6dc05">05780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a29535cef7dcda2f6503b3fb503a6dc05">cn52xxp1</a>;
<a name="l05781"></a><a class="code" href="unioncvmx__l2c__lckoff.html#aa60b24f9f9a5a8f574a1f42e80457672">05781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#aa60b24f9f9a5a8f574a1f42e80457672">cn56xx</a>;
<a name="l05782"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a1425a73c810f547c2df744cae4584303">05782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a1425a73c810f547c2df744cae4584303">cn56xxp1</a>;
<a name="l05783"></a><a class="code" href="unioncvmx__l2c__lckoff.html#ae425c2654b1353ca83a6974039b76e2e">05783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#ae425c2654b1353ca83a6974039b76e2e">cn58xx</a>;
<a name="l05784"></a><a class="code" href="unioncvmx__l2c__lckoff.html#a671acd9059227ac44d93fbc983305f93">05784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lckoff_1_1cvmx__l2c__lckoff__s.html">cvmx_l2c_lckoff_s</a>              <a class="code" href="unioncvmx__l2c__lckoff.html#a671acd9059227ac44d93fbc983305f93">cn58xxp1</a>;
<a name="l05785"></a>05785 };
<a name="l05786"></a><a class="code" href="cvmx-l2c-defs_8h.html#a2b11c76e00cf6c5235689200c8ca9405">05786</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lckoff.html" title="cvmx_l2c_lckoff">cvmx_l2c_lckoff</a> <a class="code" href="unioncvmx__l2c__lckoff.html" title="cvmx_l2c_lckoff">cvmx_l2c_lckoff_t</a>;
<a name="l05787"></a>05787 <span class="comment"></span>
<a name="l05788"></a>05788 <span class="comment">/**</span>
<a name="l05789"></a>05789 <span class="comment"> * cvmx_l2c_lfb0</span>
<a name="l05790"></a>05790 <span class="comment"> *</span>
<a name="l05791"></a>05791 <span class="comment"> * L2C_LFB0 = L2C LFB DEBUG 0 Register</span>
<a name="l05792"></a>05792 <span class="comment"> *</span>
<a name="l05793"></a>05793 <span class="comment"> * Description: L2C LFB Contents (Status Bits)</span>
<a name="l05794"></a>05794 <span class="comment"> */</span>
<a name="l05795"></a><a class="code" href="unioncvmx__l2c__lfb0.html">05795</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb0.html" title="cvmx_l2c_lfb0">cvmx_l2c_lfb0</a> {
<a name="l05796"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a1a677e5d760f2bb558ba59061b93017f">05796</a>     uint64_t <a class="code" href="unioncvmx__l2c__lfb0.html#a1a677e5d760f2bb558ba59061b93017f">u64</a>;
<a name="l05797"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">05797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a> {
<a name="l05798"></a>05798 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05799"></a>05799 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a74fb0fe11c42bac21da4dfdde35d0415">reserved_32_63</a>               : 32;
<a name="l05800"></a>05800     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a218c8459af99c92b7ce73226ae6aba33">stcpnd</a>                       : 1;  <span class="comment">/**&lt; LFB STC Pending Status */</span>
<a name="l05801"></a>05801     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a7bd529aefe1953867373e741e8a928e3">stpnd</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Pending Status */</span>
<a name="l05802"></a>05802     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ad5e28836661dd5839e5536e5b4e3669a">stinv</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Invalidate Status */</span>
<a name="l05803"></a>05803     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a9f652357e82b1ce6419be401cfa01a69">stcfl</a>                        : 1;  <span class="comment">/**&lt; LFB STC=FAIL Status */</span>
<a name="l05804"></a>05804     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#aaa15de5eeae34fb2f9431154e6eeca1a">vam</a>                          : 1;  <span class="comment">/**&lt; Valid Full Address Match Status */</span>
<a name="l05805"></a>05805     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ab26549bb5fbd40f7a43b1b09084564a9">inxt</a>                         : 4;  <span class="comment">/**&lt; Next LFB Pointer(invalid if ITL=1) */</span>
<a name="l05806"></a>05806     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a55d858fecc75e6eb78436e9b4c49a6c2">itl</a>                          : 1;  <span class="comment">/**&lt; LFB Tail of List Indicator */</span>
<a name="l05807"></a>05807     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a94e2ce86c9f45ed846fb9d157701b419">ihd</a>                          : 1;  <span class="comment">/**&lt; LFB Head of List Indicator */</span>
<a name="l05808"></a>05808     uint64_t <span class="keyword">set</span>                          : 3;  <span class="comment">/**&lt; SET# used for DS-OP (hit=hset/miss=rset) */</span>
<a name="l05809"></a>05809     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a099ce8018f5e4ec3ca6a02312f8896f1">vabnum</a>                       : 4;  <span class="comment">/**&lt; VAB# used for LMC Miss Launch(valid only if VAM=1) */</span>
<a name="l05810"></a>05810     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8c6ef07b6959e85905aee95124e95939">sid</a>                          : 9;  <span class="comment">/**&lt; LFB Source ID */</span>
<a name="l05811"></a>05811     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8af05ee85d2e93ce94a591cc80a39e75">cmd</a>                          : 4;  <span class="comment">/**&lt; LFB Command */</span>
<a name="l05812"></a>05812     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a562803f530b206127946221d97bf3393">vld</a>                          : 1;  <span class="comment">/**&lt; LFB Valid */</span>
<a name="l05813"></a>05813 <span class="preprocessor">#else</span>
<a name="l05814"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a562803f530b206127946221d97bf3393">05814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a562803f530b206127946221d97bf3393">vld</a>                          : 1;
<a name="l05815"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8af05ee85d2e93ce94a591cc80a39e75">05815</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8af05ee85d2e93ce94a591cc80a39e75">cmd</a>                          : 4;
<a name="l05816"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8c6ef07b6959e85905aee95124e95939">05816</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a8c6ef07b6959e85905aee95124e95939">sid</a>                          : 9;
<a name="l05817"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a099ce8018f5e4ec3ca6a02312f8896f1">05817</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a099ce8018f5e4ec3ca6a02312f8896f1">vabnum</a>                       : 4;
<a name="l05818"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#af7447465965132a7fcdc15f2ca22edfb">05818</a>     uint64_t <span class="keyword">set</span>                          : 3;
<a name="l05819"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a94e2ce86c9f45ed846fb9d157701b419">05819</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a94e2ce86c9f45ed846fb9d157701b419">ihd</a>                          : 1;
<a name="l05820"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a55d858fecc75e6eb78436e9b4c49a6c2">05820</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a55d858fecc75e6eb78436e9b4c49a6c2">itl</a>                          : 1;
<a name="l05821"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ab26549bb5fbd40f7a43b1b09084564a9">05821</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ab26549bb5fbd40f7a43b1b09084564a9">inxt</a>                         : 4;
<a name="l05822"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#aaa15de5eeae34fb2f9431154e6eeca1a">05822</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#aaa15de5eeae34fb2f9431154e6eeca1a">vam</a>                          : 1;
<a name="l05823"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a9f652357e82b1ce6419be401cfa01a69">05823</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a9f652357e82b1ce6419be401cfa01a69">stcfl</a>                        : 1;
<a name="l05824"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ad5e28836661dd5839e5536e5b4e3669a">05824</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#ad5e28836661dd5839e5536e5b4e3669a">stinv</a>                        : 1;
<a name="l05825"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a7bd529aefe1953867373e741e8a928e3">05825</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a7bd529aefe1953867373e741e8a928e3">stpnd</a>                        : 1;
<a name="l05826"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a218c8459af99c92b7ce73226ae6aba33">05826</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a218c8459af99c92b7ce73226ae6aba33">stcpnd</a>                       : 1;
<a name="l05827"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a74fb0fe11c42bac21da4dfdde35d0415">05827</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html#a74fb0fe11c42bac21da4dfdde35d0415">reserved_32_63</a>               : 32;
<a name="l05828"></a>05828 <span class="preprocessor">#endif</span>
<a name="l05829"></a>05829 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb0.html#a7fe1213b61d287a9297c2b1cf4858b10">s</a>;
<a name="l05830"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html">05830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html">cvmx_l2c_lfb0_cn30xx</a> {
<a name="l05831"></a>05831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05832"></a>05832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab949fca2c67b51f5a39bd73d255e9953">reserved_32_63</a>               : 32;
<a name="l05833"></a>05833     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a205eda52a015e38d6342e2699bda27b8">stcpnd</a>                       : 1;  <span class="comment">/**&lt; LFB STC Pending Status */</span>
<a name="l05834"></a>05834     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7510a946866ea562e04b4d93dfa0c828">stpnd</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Pending Status */</span>
<a name="l05835"></a>05835     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a2eb9f2587992eefef9cf09004aaa8190">stinv</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Invalidate Status */</span>
<a name="l05836"></a>05836     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a786ad3d860aaf359efa48fb7caf83d23">stcfl</a>                        : 1;  <span class="comment">/**&lt; LFB STC=FAIL Status */</span>
<a name="l05837"></a>05837     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ae92e818ad8b3f68d555356a63128f53e">vam</a>                          : 1;  <span class="comment">/**&lt; Valid Full Address Match Status */</span>
<a name="l05838"></a>05838     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdb12fcfd95cd25aea8141a2003da4ef">reserved_25_26</a>               : 2;
<a name="l05839"></a>05839     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdf24c9e9adcc9f23c8b65188dd2fde1">inxt</a>                         : 2;  <span class="comment">/**&lt; Next LFB Pointer(invalid if ITL=1) */</span>
<a name="l05840"></a>05840     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a729b171980b26cafe35a061a1fdfbb98">itl</a>                          : 1;  <span class="comment">/**&lt; LFB Tail of List Indicator */</span>
<a name="l05841"></a>05841     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a52a57abfa8f28b9b705f09965533d224">ihd</a>                          : 1;  <span class="comment">/**&lt; LFB Head of List Indicator */</span>
<a name="l05842"></a>05842     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#af5387c756b9ace502c491bccf9e91afe">reserved_20_20</a>               : 1;
<a name="l05843"></a>05843     uint64_t <span class="keyword">set</span>                          : 2;  <span class="comment">/**&lt; SET# used for DS-OP (hit=hset/miss=rset) */</span>
<a name="l05844"></a>05844     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a222cc50bf03f704e19318cb9bfde7d06">reserved_16_17</a>               : 2;
<a name="l05845"></a>05845     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab3578cca50fdc761ca082df1f15739b7">vabnum</a>                       : 2;  <span class="comment">/**&lt; VAB# used for LMC Miss Launch(valid only if VAM=1) */</span>
<a name="l05846"></a>05846     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a705f58875616d4151f76e647497413b6">sid</a>                          : 9;  <span class="comment">/**&lt; LFB Source ID */</span>
<a name="l05847"></a>05847     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7334f7c6db20fafa146b8d6464b641fd">cmd</a>                          : 4;  <span class="comment">/**&lt; LFB Command */</span>
<a name="l05848"></a>05848     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#aa221a7238a54da33ff89262c3f540d19">vld</a>                          : 1;  <span class="comment">/**&lt; LFB Valid */</span>
<a name="l05849"></a>05849 <span class="preprocessor">#else</span>
<a name="l05850"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#aa221a7238a54da33ff89262c3f540d19">05850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#aa221a7238a54da33ff89262c3f540d19">vld</a>                          : 1;
<a name="l05851"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7334f7c6db20fafa146b8d6464b641fd">05851</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7334f7c6db20fafa146b8d6464b641fd">cmd</a>                          : 4;
<a name="l05852"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a705f58875616d4151f76e647497413b6">05852</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a705f58875616d4151f76e647497413b6">sid</a>                          : 9;
<a name="l05853"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab3578cca50fdc761ca082df1f15739b7">05853</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab3578cca50fdc761ca082df1f15739b7">vabnum</a>                       : 2;
<a name="l05854"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a222cc50bf03f704e19318cb9bfde7d06">05854</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a222cc50bf03f704e19318cb9bfde7d06">reserved_16_17</a>               : 2;
<a name="l05855"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a829717fa061cbd76f2ee2230ea9a9bb1">05855</a>     uint64_t <span class="keyword">set</span>                          : 2;
<a name="l05856"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#af5387c756b9ace502c491bccf9e91afe">05856</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#af5387c756b9ace502c491bccf9e91afe">reserved_20_20</a>               : 1;
<a name="l05857"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a52a57abfa8f28b9b705f09965533d224">05857</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a52a57abfa8f28b9b705f09965533d224">ihd</a>                          : 1;
<a name="l05858"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a729b171980b26cafe35a061a1fdfbb98">05858</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a729b171980b26cafe35a061a1fdfbb98">itl</a>                          : 1;
<a name="l05859"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdf24c9e9adcc9f23c8b65188dd2fde1">05859</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdf24c9e9adcc9f23c8b65188dd2fde1">inxt</a>                         : 2;
<a name="l05860"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdb12fcfd95cd25aea8141a2003da4ef">05860</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#acdb12fcfd95cd25aea8141a2003da4ef">reserved_25_26</a>               : 2;
<a name="l05861"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ae92e818ad8b3f68d555356a63128f53e">05861</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ae92e818ad8b3f68d555356a63128f53e">vam</a>                          : 1;
<a name="l05862"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a786ad3d860aaf359efa48fb7caf83d23">05862</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a786ad3d860aaf359efa48fb7caf83d23">stcfl</a>                        : 1;
<a name="l05863"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a2eb9f2587992eefef9cf09004aaa8190">05863</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a2eb9f2587992eefef9cf09004aaa8190">stinv</a>                        : 1;
<a name="l05864"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7510a946866ea562e04b4d93dfa0c828">05864</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a7510a946866ea562e04b4d93dfa0c828">stpnd</a>                        : 1;
<a name="l05865"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a205eda52a015e38d6342e2699bda27b8">05865</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#a205eda52a015e38d6342e2699bda27b8">stcpnd</a>                       : 1;
<a name="l05866"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab949fca2c67b51f5a39bd73d255e9953">05866</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn30xx.html#ab949fca2c67b51f5a39bd73d255e9953">reserved_32_63</a>               : 32;
<a name="l05867"></a>05867 <span class="preprocessor">#endif</span>
<a name="l05868"></a>05868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb0.html#a0a428e54d8bc283549a790d61692ceea">cn30xx</a>;
<a name="l05869"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html">05869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html">cvmx_l2c_lfb0_cn31xx</a> {
<a name="l05870"></a>05870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05871"></a>05871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abee0488db1504ad3f1c7809f52daaeba">reserved_32_63</a>               : 32;
<a name="l05872"></a>05872     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#acd0c316dd1b402f5de9fcebc6bd2c6b3">stcpnd</a>                       : 1;  <span class="comment">/**&lt; LFB STC Pending Status */</span>
<a name="l05873"></a>05873     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae8a7edc90ba235fd33f4e3eb32e72c4e">stpnd</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Pending Status */</span>
<a name="l05874"></a>05874     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aaf82b113a009843d0947d37d3a404bf9">stinv</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Invalidate Status */</span>
<a name="l05875"></a>05875     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a62f683fee78b44654ce1dbbbab118a3e">stcfl</a>                        : 1;  <span class="comment">/**&lt; LFB STC=FAIL Status */</span>
<a name="l05876"></a>05876     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aede1445e91a7e841647e1945b2434e28">vam</a>                          : 1;  <span class="comment">/**&lt; Valid Full Address Match Status */</span>
<a name="l05877"></a>05877     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abfd04a2aa9bb03a834b7960bf9131110">reserved_26_26</a>               : 1;
<a name="l05878"></a>05878     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ad494cc293267d56a630acf6ee1940c56">inxt</a>                         : 3;  <span class="comment">/**&lt; Next LFB Pointer(invalid if ITL=1) */</span>
<a name="l05879"></a>05879     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#afcebe69762ea6247f141acee740736a6">itl</a>                          : 1;  <span class="comment">/**&lt; LFB Tail of List Indicator */</span>
<a name="l05880"></a>05880     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a1a86a80bbb1f9cb83182dc2a9d17d7cd">ihd</a>                          : 1;  <span class="comment">/**&lt; LFB Head of List Indicator */</span>
<a name="l05881"></a>05881     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a0dbe68793e24a2d2e625f027d34522ac">reserved_20_20</a>               : 1;
<a name="l05882"></a>05882     uint64_t <span class="keyword">set</span>                          : 2;  <span class="comment">/**&lt; SET# used for DS-OP (hit=hset/miss=rset) */</span>
<a name="l05883"></a>05883     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae96081b0322dc1c300a53ff5c0fe55c4">reserved_17_17</a>               : 1;
<a name="l05884"></a>05884     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a8c4ee6591828320fb2ce170d22d4e60a">vabnum</a>                       : 3;  <span class="comment">/**&lt; VAB# used for LMC Miss Launch(valid only if VAM=1) */</span>
<a name="l05885"></a>05885     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a4c61d24dbf26545d9da39e37345f5d87">sid</a>                          : 9;  <span class="comment">/**&lt; LFB Source ID */</span>
<a name="l05886"></a>05886     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a13b97f2455dab4137effbe0a9cf849bd">cmd</a>                          : 4;  <span class="comment">/**&lt; LFB Command */</span>
<a name="l05887"></a>05887     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a9c8f3edc611e80961bb15077cc111590">vld</a>                          : 1;  <span class="comment">/**&lt; LFB Valid */</span>
<a name="l05888"></a>05888 <span class="preprocessor">#else</span>
<a name="l05889"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a9c8f3edc611e80961bb15077cc111590">05889</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a9c8f3edc611e80961bb15077cc111590">vld</a>                          : 1;
<a name="l05890"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a13b97f2455dab4137effbe0a9cf849bd">05890</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a13b97f2455dab4137effbe0a9cf849bd">cmd</a>                          : 4;
<a name="l05891"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a4c61d24dbf26545d9da39e37345f5d87">05891</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a4c61d24dbf26545d9da39e37345f5d87">sid</a>                          : 9;
<a name="l05892"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a8c4ee6591828320fb2ce170d22d4e60a">05892</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a8c4ee6591828320fb2ce170d22d4e60a">vabnum</a>                       : 3;
<a name="l05893"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae96081b0322dc1c300a53ff5c0fe55c4">05893</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae96081b0322dc1c300a53ff5c0fe55c4">reserved_17_17</a>               : 1;
<a name="l05894"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a8180b5b06d91ef630a1e9eef37484775">05894</a>     uint64_t <span class="keyword">set</span>                          : 2;
<a name="l05895"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a0dbe68793e24a2d2e625f027d34522ac">05895</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a0dbe68793e24a2d2e625f027d34522ac">reserved_20_20</a>               : 1;
<a name="l05896"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a1a86a80bbb1f9cb83182dc2a9d17d7cd">05896</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a1a86a80bbb1f9cb83182dc2a9d17d7cd">ihd</a>                          : 1;
<a name="l05897"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#afcebe69762ea6247f141acee740736a6">05897</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#afcebe69762ea6247f141acee740736a6">itl</a>                          : 1;
<a name="l05898"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ad494cc293267d56a630acf6ee1940c56">05898</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ad494cc293267d56a630acf6ee1940c56">inxt</a>                         : 3;
<a name="l05899"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abfd04a2aa9bb03a834b7960bf9131110">05899</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abfd04a2aa9bb03a834b7960bf9131110">reserved_26_26</a>               : 1;
<a name="l05900"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aede1445e91a7e841647e1945b2434e28">05900</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aede1445e91a7e841647e1945b2434e28">vam</a>                          : 1;
<a name="l05901"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a62f683fee78b44654ce1dbbbab118a3e">05901</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#a62f683fee78b44654ce1dbbbab118a3e">stcfl</a>                        : 1;
<a name="l05902"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aaf82b113a009843d0947d37d3a404bf9">05902</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#aaf82b113a009843d0947d37d3a404bf9">stinv</a>                        : 1;
<a name="l05903"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae8a7edc90ba235fd33f4e3eb32e72c4e">05903</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#ae8a7edc90ba235fd33f4e3eb32e72c4e">stpnd</a>                        : 1;
<a name="l05904"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#acd0c316dd1b402f5de9fcebc6bd2c6b3">05904</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#acd0c316dd1b402f5de9fcebc6bd2c6b3">stcpnd</a>                       : 1;
<a name="l05905"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abee0488db1504ad3f1c7809f52daaeba">05905</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn31xx.html#abee0488db1504ad3f1c7809f52daaeba">reserved_32_63</a>               : 32;
<a name="l05906"></a>05906 <span class="preprocessor">#endif</span>
<a name="l05907"></a>05907 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb0.html#a4c6e6ec23291a1f1a5434f70d4f656ac">cn31xx</a>;
<a name="l05908"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a92f3a7a44e3a97b3c6a76c9eb132a0ce">05908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#a92f3a7a44e3a97b3c6a76c9eb132a0ce">cn38xx</a>;
<a name="l05909"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a8e9b46f9d2fcc485d53764b0d71e68f5">05909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#a8e9b46f9d2fcc485d53764b0d71e68f5">cn38xxp2</a>;
<a name="l05910"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html">05910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html">cvmx_l2c_lfb0_cn50xx</a> {
<a name="l05911"></a>05911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05912"></a>05912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#af3ab43bb03ee2c3f28a4b8955689e50f">reserved_32_63</a>               : 32;
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a245d0fd99380ca4175740e6a8033b747">stcpnd</a>                       : 1;  <span class="comment">/**&lt; LFB STC Pending Status */</span>
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acd1d2082214c8f4138100b75dca2d155">stpnd</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Pending Status */</span>
<a name="l05915"></a>05915     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a35c8e5d75f4749ec2dcbb0e42e834a89">stinv</a>                        : 1;  <span class="comment">/**&lt; LFB ST* Invalidate Status */</span>
<a name="l05916"></a>05916     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acc30dfc4cb9c6d4b45d3b6dbc05066b1">stcfl</a>                        : 1;  <span class="comment">/**&lt; LFB STC=FAIL Status */</span>
<a name="l05917"></a>05917     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab0b2b4c35bf467b974a5e1e5bd2cb8d4">vam</a>                          : 1;  <span class="comment">/**&lt; Valid Full Address Match Status */</span>
<a name="l05918"></a>05918     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a16617cc6d91aebc7e0c2f734d6a8572c">reserved_26_26</a>               : 1;
<a name="l05919"></a>05919     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a1af95e41d5e58ec31592af4eefffef72">inxt</a>                         : 3;  <span class="comment">/**&lt; Next LFB Pointer(invalid if ITL=1) */</span>
<a name="l05920"></a>05920     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#afa2811bf13e6193637811fa16eb256eb">itl</a>                          : 1;  <span class="comment">/**&lt; LFB Tail of List Indicator */</span>
<a name="l05921"></a>05921     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#adad90fbfa4efb0db47c81c6317c22c3a">ihd</a>                          : 1;  <span class="comment">/**&lt; LFB Head of List Indicator */</span>
<a name="l05922"></a>05922     uint64_t <span class="keyword">set</span>                          : 3;  <span class="comment">/**&lt; SET# used for DS-OP (hit=hset/miss=rset) */</span>
<a name="l05923"></a>05923     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a152f30955fcde6ee3e518b1fcf1cb358">reserved_17_17</a>               : 1;
<a name="l05924"></a>05924     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a01697cc5b5e31852e9bb714cc9c33942">vabnum</a>                       : 3;  <span class="comment">/**&lt; VAB# used for LMC Miss Launch(valid only if VAM=1) */</span>
<a name="l05925"></a>05925     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab3a6526e2297a5665ec4789ce568662f">sid</a>                          : 9;  <span class="comment">/**&lt; LFB Source ID */</span>
<a name="l05926"></a>05926     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a5930ec23aadcffed131a8f4408ee1227">cmd</a>                          : 4;  <span class="comment">/**&lt; LFB Command */</span>
<a name="l05927"></a>05927     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a17d18dc07b636e63ce3cc46932c7f2f6">vld</a>                          : 1;  <span class="comment">/**&lt; LFB Valid */</span>
<a name="l05928"></a>05928 <span class="preprocessor">#else</span>
<a name="l05929"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a17d18dc07b636e63ce3cc46932c7f2f6">05929</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a17d18dc07b636e63ce3cc46932c7f2f6">vld</a>                          : 1;
<a name="l05930"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a5930ec23aadcffed131a8f4408ee1227">05930</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a5930ec23aadcffed131a8f4408ee1227">cmd</a>                          : 4;
<a name="l05931"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab3a6526e2297a5665ec4789ce568662f">05931</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab3a6526e2297a5665ec4789ce568662f">sid</a>                          : 9;
<a name="l05932"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a01697cc5b5e31852e9bb714cc9c33942">05932</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a01697cc5b5e31852e9bb714cc9c33942">vabnum</a>                       : 3;
<a name="l05933"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a152f30955fcde6ee3e518b1fcf1cb358">05933</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a152f30955fcde6ee3e518b1fcf1cb358">reserved_17_17</a>               : 1;
<a name="l05934"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ad563508f877a8c92d0385a6f27d77855">05934</a>     uint64_t <span class="keyword">set</span>                          : 3;
<a name="l05935"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#adad90fbfa4efb0db47c81c6317c22c3a">05935</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#adad90fbfa4efb0db47c81c6317c22c3a">ihd</a>                          : 1;
<a name="l05936"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#afa2811bf13e6193637811fa16eb256eb">05936</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#afa2811bf13e6193637811fa16eb256eb">itl</a>                          : 1;
<a name="l05937"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a1af95e41d5e58ec31592af4eefffef72">05937</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a1af95e41d5e58ec31592af4eefffef72">inxt</a>                         : 3;
<a name="l05938"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a16617cc6d91aebc7e0c2f734d6a8572c">05938</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a16617cc6d91aebc7e0c2f734d6a8572c">reserved_26_26</a>               : 1;
<a name="l05939"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab0b2b4c35bf467b974a5e1e5bd2cb8d4">05939</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#ab0b2b4c35bf467b974a5e1e5bd2cb8d4">vam</a>                          : 1;
<a name="l05940"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acc30dfc4cb9c6d4b45d3b6dbc05066b1">05940</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acc30dfc4cb9c6d4b45d3b6dbc05066b1">stcfl</a>                        : 1;
<a name="l05941"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a35c8e5d75f4749ec2dcbb0e42e834a89">05941</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a35c8e5d75f4749ec2dcbb0e42e834a89">stinv</a>                        : 1;
<a name="l05942"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acd1d2082214c8f4138100b75dca2d155">05942</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#acd1d2082214c8f4138100b75dca2d155">stpnd</a>                        : 1;
<a name="l05943"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a245d0fd99380ca4175740e6a8033b747">05943</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#a245d0fd99380ca4175740e6a8033b747">stcpnd</a>                       : 1;
<a name="l05944"></a><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#af3ab43bb03ee2c3f28a4b8955689e50f">05944</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html#af3ab43bb03ee2c3f28a4b8955689e50f">reserved_32_63</a>               : 32;
<a name="l05945"></a>05945 <span class="preprocessor">#endif</span>
<a name="l05946"></a>05946 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb0.html#a7fb58278f2744b9ebaf028a6f3740d13">cn50xx</a>;
<a name="l05947"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a71fe2a6fa58e93b654e92dfa508e3db1">05947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html">cvmx_l2c_lfb0_cn50xx</a>           <a class="code" href="unioncvmx__l2c__lfb0.html#a71fe2a6fa58e93b654e92dfa508e3db1">cn52xx</a>;
<a name="l05948"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a237ab530a236627f3c4bb7d6de94affd">05948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__cn50xx.html">cvmx_l2c_lfb0_cn50xx</a>           <a class="code" href="unioncvmx__l2c__lfb0.html#a237ab530a236627f3c4bb7d6de94affd">cn52xxp1</a>;
<a name="l05949"></a><a class="code" href="unioncvmx__l2c__lfb0.html#ad2661c9be7f773f503ebf4201fd3342b">05949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#ad2661c9be7f773f503ebf4201fd3342b">cn56xx</a>;
<a name="l05950"></a><a class="code" href="unioncvmx__l2c__lfb0.html#ab5ebfcad08ac0b1e1629b7a4cb0e1aac">05950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#ab5ebfcad08ac0b1e1629b7a4cb0e1aac">cn56xxp1</a>;
<a name="l05951"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a461d0d5806c10b237e931f3b03062430">05951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#a461d0d5806c10b237e931f3b03062430">cn58xx</a>;
<a name="l05952"></a><a class="code" href="unioncvmx__l2c__lfb0.html#a2e987447dcba492b559a77b27681482b">05952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb0_1_1cvmx__l2c__lfb0__s.html">cvmx_l2c_lfb0_s</a>                <a class="code" href="unioncvmx__l2c__lfb0.html#a2e987447dcba492b559a77b27681482b">cn58xxp1</a>;
<a name="l05953"></a>05953 };
<a name="l05954"></a><a class="code" href="cvmx-l2c-defs_8h.html#a0877b3a7d6953db025b3d64c0fd6c3be">05954</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb0.html" title="cvmx_l2c_lfb0">cvmx_l2c_lfb0</a> <a class="code" href="unioncvmx__l2c__lfb0.html" title="cvmx_l2c_lfb0">cvmx_l2c_lfb0_t</a>;
<a name="l05955"></a>05955 <span class="comment"></span>
<a name="l05956"></a>05956 <span class="comment">/**</span>
<a name="l05957"></a>05957 <span class="comment"> * cvmx_l2c_lfb1</span>
<a name="l05958"></a>05958 <span class="comment"> *</span>
<a name="l05959"></a>05959 <span class="comment"> * L2C_LFB1 = L2C LFB DEBUG 1 Register</span>
<a name="l05960"></a>05960 <span class="comment"> *</span>
<a name="l05961"></a>05961 <span class="comment"> * Description: L2C LFB Contents (Wait Bits)</span>
<a name="l05962"></a>05962 <span class="comment"> */</span>
<a name="l05963"></a><a class="code" href="unioncvmx__l2c__lfb1.html">05963</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb1.html" title="cvmx_l2c_lfb1">cvmx_l2c_lfb1</a> {
<a name="l05964"></a><a class="code" href="unioncvmx__l2c__lfb1.html#abe44e6016da1e401208ac0f565ad814e">05964</a>     uint64_t <a class="code" href="unioncvmx__l2c__lfb1.html#abe44e6016da1e401208ac0f565ad814e">u64</a>;
<a name="l05965"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">05965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a> {
<a name="l05966"></a>05966 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05967"></a>05967 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a29c2f0f66817e21612a5f110b42554e2">reserved_19_63</a>               : 45;
<a name="l05968"></a>05968     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adf7f2318edab5b187f9e07adf21ca97b">dsgoing</a>                      : 1;  <span class="comment">/**&lt; LFB DS Going (in flight) */</span>
<a name="l05969"></a>05969     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ad43e3c928efe07af8328d03f1d7c0bf3">bid</a>                          : 2;  <span class="comment">/**&lt; LFB DS Bid# */</span>
<a name="l05970"></a>05970     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a5b71ef3d0852d923a6f3cf0e76b9d6af">wtrsp</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for RSC Response [FILL,STRSP] completion */</span>
<a name="l05971"></a>05971     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac284241fd463872381a782fd3c4af10e">wtdw</a>                         : 1;  <span class="comment">/**&lt; LFB Waiting for DS-WR completion */</span>
<a name="l05972"></a>05972     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a9092982ab83322fa79502b407bccf34c">wtdq</a>                         : 1;  <span class="comment">/**&lt; LFB Waiting for LFB-DQ */</span>
<a name="l05973"></a>05973     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1a4cd269d270cb0bf39e7a72799c329f">wtwhp</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Write-Hit Partial L2 DS-WR completion */</span>
<a name="l05974"></a>05974     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#aefffab32d1c3a3c644fea1057103191d">wtwhf</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Write-Hit Full L2 DS-WR completion */</span>
<a name="l05975"></a>05975     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a69c6cb624e311e2ad20c63cc90594a92">wtwrm</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Write-Miss L2 DS-WR completion */</span>
<a name="l05976"></a>05976     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a46224ac2008af56f02f9143a281970ca">wtstm</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Write-Miss L2 DS-WR completion */</span>
<a name="l05977"></a>05977     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a644bb33ef5b2d236669ebcd2c2c932c7">wtrda</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Read-Miss L2 DS-WR completion */</span>
<a name="l05978"></a>05978     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1da46391a69dbf4a8f050ef5ecaa40cc">wtstdt</a>                       : 1;  <span class="comment">/**&lt; LFB Waiting for all ST write Data to arrive on XMD bus */</span>
<a name="l05979"></a>05979     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a836312b47714b37c2d846bb4e5f9aecf">wtstrsp</a>                      : 1;  <span class="comment">/**&lt; LFB Waiting for ST RSC/RSD to be issued on RSP</span>
<a name="l05980"></a>05980 <span class="comment">                                                         (with invalidates) */</span>
<a name="l05981"></a>05981     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac782b23fe5772c1a858c12527dd3ca39">wtstrsc</a>                      : 1;  <span class="comment">/**&lt; LFB Waiting for ST RSC-Only to be issued on RSP</span>
<a name="l05982"></a>05982 <span class="comment">                                                         (no-invalidates) */</span>
<a name="l05983"></a>05983     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adc4300b129e285e75c7a8691a4cb48d2">wtvtm</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Victim Read L2 DS-RD completion */</span>
<a name="l05984"></a>05984     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac7d3ca5ce60e5de910ad589a52255f8b">wtmfl</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Memory Fill completion to MRB */</span>
<a name="l05985"></a>05985     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac3d72651f0ec0a66d09711a17c0bda5f">prbrty</a>                       : 1;  <span class="comment">/**&lt; Probe-Retry Detected - waiting for probe completion */</span>
<a name="l05986"></a>05986     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a8853a310a9c3139062f16257c518e1fd">wtprb</a>                        : 1;  <span class="comment">/**&lt; LFB Waiting for Probe */</span>
<a name="l05987"></a>05987     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac760540017c6539ee43efa52ead2a9bb">vld</a>                          : 1;  <span class="comment">/**&lt; LFB Valid */</span>
<a name="l05988"></a>05988 <span class="preprocessor">#else</span>
<a name="l05989"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac760540017c6539ee43efa52ead2a9bb">05989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac760540017c6539ee43efa52ead2a9bb">vld</a>                          : 1;
<a name="l05990"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a8853a310a9c3139062f16257c518e1fd">05990</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a8853a310a9c3139062f16257c518e1fd">wtprb</a>                        : 1;
<a name="l05991"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac3d72651f0ec0a66d09711a17c0bda5f">05991</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac3d72651f0ec0a66d09711a17c0bda5f">prbrty</a>                       : 1;
<a name="l05992"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac7d3ca5ce60e5de910ad589a52255f8b">05992</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac7d3ca5ce60e5de910ad589a52255f8b">wtmfl</a>                        : 1;
<a name="l05993"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adc4300b129e285e75c7a8691a4cb48d2">05993</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adc4300b129e285e75c7a8691a4cb48d2">wtvtm</a>                        : 1;
<a name="l05994"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac782b23fe5772c1a858c12527dd3ca39">05994</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac782b23fe5772c1a858c12527dd3ca39">wtstrsc</a>                      : 1;
<a name="l05995"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a836312b47714b37c2d846bb4e5f9aecf">05995</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a836312b47714b37c2d846bb4e5f9aecf">wtstrsp</a>                      : 1;
<a name="l05996"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1da46391a69dbf4a8f050ef5ecaa40cc">05996</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1da46391a69dbf4a8f050ef5ecaa40cc">wtstdt</a>                       : 1;
<a name="l05997"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a644bb33ef5b2d236669ebcd2c2c932c7">05997</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a644bb33ef5b2d236669ebcd2c2c932c7">wtrda</a>                        : 1;
<a name="l05998"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a46224ac2008af56f02f9143a281970ca">05998</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a46224ac2008af56f02f9143a281970ca">wtstm</a>                        : 1;
<a name="l05999"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a69c6cb624e311e2ad20c63cc90594a92">05999</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a69c6cb624e311e2ad20c63cc90594a92">wtwrm</a>                        : 1;
<a name="l06000"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#aefffab32d1c3a3c644fea1057103191d">06000</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#aefffab32d1c3a3c644fea1057103191d">wtwhf</a>                        : 1;
<a name="l06001"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1a4cd269d270cb0bf39e7a72799c329f">06001</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a1a4cd269d270cb0bf39e7a72799c329f">wtwhp</a>                        : 1;
<a name="l06002"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a9092982ab83322fa79502b407bccf34c">06002</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a9092982ab83322fa79502b407bccf34c">wtdq</a>                         : 1;
<a name="l06003"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac284241fd463872381a782fd3c4af10e">06003</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ac284241fd463872381a782fd3c4af10e">wtdw</a>                         : 1;
<a name="l06004"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a5b71ef3d0852d923a6f3cf0e76b9d6af">06004</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a5b71ef3d0852d923a6f3cf0e76b9d6af">wtrsp</a>                        : 1;
<a name="l06005"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ad43e3c928efe07af8328d03f1d7c0bf3">06005</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#ad43e3c928efe07af8328d03f1d7c0bf3">bid</a>                          : 2;
<a name="l06006"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adf7f2318edab5b187f9e07adf21ca97b">06006</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#adf7f2318edab5b187f9e07adf21ca97b">dsgoing</a>                      : 1;
<a name="l06007"></a><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a29c2f0f66817e21612a5f110b42554e2">06007</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html#a29c2f0f66817e21612a5f110b42554e2">reserved_19_63</a>               : 45;
<a name="l06008"></a>06008 <span class="preprocessor">#endif</span>
<a name="l06009"></a>06009 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb1.html#ab77b62d5a3f0e3ca5056c479680cf7a4">s</a>;
<a name="l06010"></a><a class="code" href="unioncvmx__l2c__lfb1.html#ab6c571e88a34795d7e2dc02848317b49">06010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#ab6c571e88a34795d7e2dc02848317b49">cn30xx</a>;
<a name="l06011"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a8f2f3c72a95e2850555ff222e4e9b64f">06011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a8f2f3c72a95e2850555ff222e4e9b64f">cn31xx</a>;
<a name="l06012"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a2c8a1e401880b94331104e6080071eab">06012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a2c8a1e401880b94331104e6080071eab">cn38xx</a>;
<a name="l06013"></a><a class="code" href="unioncvmx__l2c__lfb1.html#af13ae3329cb38a089a00cbc479ef1c9f">06013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#af13ae3329cb38a089a00cbc479ef1c9f">cn38xxp2</a>;
<a name="l06014"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a0b24e3128859b731f032afe68212e92e">06014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a0b24e3128859b731f032afe68212e92e">cn50xx</a>;
<a name="l06015"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a936aa0cab38535ec720e4609d9737c5f">06015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a936aa0cab38535ec720e4609d9737c5f">cn52xx</a>;
<a name="l06016"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a2444411ec60c09df9507bba68e5d66c1">06016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a2444411ec60c09df9507bba68e5d66c1">cn52xxp1</a>;
<a name="l06017"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a6f037c79e62448ce560cca14ea3b54f9">06017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a6f037c79e62448ce560cca14ea3b54f9">cn56xx</a>;
<a name="l06018"></a><a class="code" href="unioncvmx__l2c__lfb1.html#accd478f2562dc1c59ef4e7c1bca2fabf">06018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#accd478f2562dc1c59ef4e7c1bca2fabf">cn56xxp1</a>;
<a name="l06019"></a><a class="code" href="unioncvmx__l2c__lfb1.html#aa7f0f3b59fdd417ad0c5a5240d754339">06019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#aa7f0f3b59fdd417ad0c5a5240d754339">cn58xx</a>;
<a name="l06020"></a><a class="code" href="unioncvmx__l2c__lfb1.html#a12eccf7be2e18316f0b276d11e094a09">06020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb1_1_1cvmx__l2c__lfb1__s.html">cvmx_l2c_lfb1_s</a>                <a class="code" href="unioncvmx__l2c__lfb1.html#a12eccf7be2e18316f0b276d11e094a09">cn58xxp1</a>;
<a name="l06021"></a>06021 };
<a name="l06022"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1066ce0d4b7330c99c84a035a55feef2">06022</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb1.html" title="cvmx_l2c_lfb1">cvmx_l2c_lfb1</a> <a class="code" href="unioncvmx__l2c__lfb1.html" title="cvmx_l2c_lfb1">cvmx_l2c_lfb1_t</a>;
<a name="l06023"></a>06023 <span class="comment"></span>
<a name="l06024"></a>06024 <span class="comment">/**</span>
<a name="l06025"></a>06025 <span class="comment"> * cvmx_l2c_lfb2</span>
<a name="l06026"></a>06026 <span class="comment"> *</span>
<a name="l06027"></a>06027 <span class="comment"> * L2C_LFB2 = L2C LFB DEBUG 2 Register</span>
<a name="l06028"></a>06028 <span class="comment"> *</span>
<a name="l06029"></a>06029 <span class="comment"> * Description: L2C LFB Contents Tag/Index</span>
<a name="l06030"></a>06030 <span class="comment"> */</span>
<a name="l06031"></a><a class="code" href="unioncvmx__l2c__lfb2.html">06031</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb2.html" title="cvmx_l2c_lfb2">cvmx_l2c_lfb2</a> {
<a name="l06032"></a><a class="code" href="unioncvmx__l2c__lfb2.html#a905f627a400d6897c2900ff4fbc96fca">06032</a>     uint64_t <a class="code" href="unioncvmx__l2c__lfb2.html#a905f627a400d6897c2900ff4fbc96fca">u64</a>;
<a name="l06033"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__s.html">06033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__s.html">cvmx_l2c_lfb2_s</a> {
<a name="l06034"></a>06034 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06035"></a>06035 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__s.html#a5fece41db675dacdfff6e43dc55de797">reserved_0_63</a>                : 64;
<a name="l06036"></a>06036 <span class="preprocessor">#else</span>
<a name="l06037"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__s.html#a5fece41db675dacdfff6e43dc55de797">06037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__s.html#a5fece41db675dacdfff6e43dc55de797">reserved_0_63</a>                : 64;
<a name="l06038"></a>06038 <span class="preprocessor">#endif</span>
<a name="l06039"></a>06039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#a7745ea839b45dd91ae9325a5712dda68">s</a>;
<a name="l06040"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html">06040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html">cvmx_l2c_lfb2_cn30xx</a> {
<a name="l06041"></a>06041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06042"></a>06042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a0138d1229789b488b970b75eafe56ee7">reserved_27_63</a>               : 37;
<a name="l06043"></a>06043     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a4905fb82852f456beb8ca92c0f64b60a">lfb_tag</a>                      : 19; <span class="comment">/**&lt; LFB TAG[33:15] */</span>
<a name="l06044"></a>06044     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a817ab9bf83400f171ceaf7483fe2b507">lfb_idx</a>                      : 8;  <span class="comment">/**&lt; LFB IDX[14:7] */</span>
<a name="l06045"></a>06045 <span class="preprocessor">#else</span>
<a name="l06046"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a817ab9bf83400f171ceaf7483fe2b507">06046</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a817ab9bf83400f171ceaf7483fe2b507">lfb_idx</a>                      : 8;
<a name="l06047"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a4905fb82852f456beb8ca92c0f64b60a">06047</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a4905fb82852f456beb8ca92c0f64b60a">lfb_tag</a>                      : 19;
<a name="l06048"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a0138d1229789b488b970b75eafe56ee7">06048</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn30xx.html#a0138d1229789b488b970b75eafe56ee7">reserved_27_63</a>               : 37;
<a name="l06049"></a>06049 <span class="preprocessor">#endif</span>
<a name="l06050"></a>06050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#a2781f5b386c72ec844c543a41459a1f6">cn30xx</a>;
<a name="l06051"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html">06051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html">cvmx_l2c_lfb2_cn31xx</a> {
<a name="l06052"></a>06052 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06053"></a>06053 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#af7c56d40d07f143ab9f34a174f72dd9d">reserved_27_63</a>               : 37;
<a name="l06054"></a>06054     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a2f2b26b59ed313617b3ca0c495e50fbe">lfb_tag</a>                      : 17; <span class="comment">/**&lt; LFB TAG[33:16] */</span>
<a name="l06055"></a>06055     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a8335dc25cebcdc846129974ed893553e">lfb_idx</a>                      : 10; <span class="comment">/**&lt; LFB IDX[15:7] */</span>
<a name="l06056"></a>06056 <span class="preprocessor">#else</span>
<a name="l06057"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a8335dc25cebcdc846129974ed893553e">06057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a8335dc25cebcdc846129974ed893553e">lfb_idx</a>                      : 10;
<a name="l06058"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a2f2b26b59ed313617b3ca0c495e50fbe">06058</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#a2f2b26b59ed313617b3ca0c495e50fbe">lfb_tag</a>                      : 17;
<a name="l06059"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#af7c56d40d07f143ab9f34a174f72dd9d">06059</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html#af7c56d40d07f143ab9f34a174f72dd9d">reserved_27_63</a>               : 37;
<a name="l06060"></a>06060 <span class="preprocessor">#endif</span>
<a name="l06061"></a>06061 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#a5b13b54c7d2638378de5da18d930d955">cn31xx</a>;
<a name="l06062"></a><a class="code" href="unioncvmx__l2c__lfb2.html#aa4b64a7c8dc4fa7258766d7aa9596a6f">06062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html">cvmx_l2c_lfb2_cn31xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#aa4b64a7c8dc4fa7258766d7aa9596a6f">cn38xx</a>;
<a name="l06063"></a><a class="code" href="unioncvmx__l2c__lfb2.html#ac0ae1c5c4ca74f4746ad1670e7973f61">06063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn31xx.html">cvmx_l2c_lfb2_cn31xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#ac0ae1c5c4ca74f4746ad1670e7973f61">cn38xxp2</a>;
<a name="l06064"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html">06064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html">cvmx_l2c_lfb2_cn50xx</a> {
<a name="l06065"></a>06065 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06066"></a>06066 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a9a9ce72962025ef14ea612079869497d">reserved_27_63</a>               : 37;
<a name="l06067"></a>06067     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a421496bfd1e5476cbdd007a5c9c3c891">lfb_tag</a>                      : 20; <span class="comment">/**&lt; LFB TAG[33:14] */</span>
<a name="l06068"></a>06068     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#afedd847b983f33f2f2d230497c74c66e">lfb_idx</a>                      : 7;  <span class="comment">/**&lt; LFB IDX[13:7] */</span>
<a name="l06069"></a>06069 <span class="preprocessor">#else</span>
<a name="l06070"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#afedd847b983f33f2f2d230497c74c66e">06070</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#afedd847b983f33f2f2d230497c74c66e">lfb_idx</a>                      : 7;
<a name="l06071"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a421496bfd1e5476cbdd007a5c9c3c891">06071</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a421496bfd1e5476cbdd007a5c9c3c891">lfb_tag</a>                      : 20;
<a name="l06072"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a9a9ce72962025ef14ea612079869497d">06072</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn50xx.html#a9a9ce72962025ef14ea612079869497d">reserved_27_63</a>               : 37;
<a name="l06073"></a>06073 <span class="preprocessor">#endif</span>
<a name="l06074"></a>06074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#af82f855a8e104a97adf9195ac2a57f75">cn50xx</a>;
<a name="l06075"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html">06075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html">cvmx_l2c_lfb2_cn52xx</a> {
<a name="l06076"></a>06076 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06077"></a>06077 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a2a4cfef844524306671a616c1709362a">reserved_27_63</a>               : 37;
<a name="l06078"></a>06078     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a9db2c1a99aa0455ef91352b2a4a5cee8">lfb_tag</a>                      : 18; <span class="comment">/**&lt; LFB TAG[33:16] */</span>
<a name="l06079"></a>06079     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a554426f8f0bd5682e87e3273d4d621bc">lfb_idx</a>                      : 9;  <span class="comment">/**&lt; LFB IDX[15:7] */</span>
<a name="l06080"></a>06080 <span class="preprocessor">#else</span>
<a name="l06081"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a554426f8f0bd5682e87e3273d4d621bc">06081</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a554426f8f0bd5682e87e3273d4d621bc">lfb_idx</a>                      : 9;
<a name="l06082"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a9db2c1a99aa0455ef91352b2a4a5cee8">06082</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a9db2c1a99aa0455ef91352b2a4a5cee8">lfb_tag</a>                      : 18;
<a name="l06083"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a2a4cfef844524306671a616c1709362a">06083</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html#a2a4cfef844524306671a616c1709362a">reserved_27_63</a>               : 37;
<a name="l06084"></a>06084 <span class="preprocessor">#endif</span>
<a name="l06085"></a>06085 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#a4c5fa60ae17584bc0eeb37a209359ceb">cn52xx</a>;
<a name="l06086"></a><a class="code" href="unioncvmx__l2c__lfb2.html#a6ea9f9067f92e4c50045067dfeb1987b">06086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn52xx.html">cvmx_l2c_lfb2_cn52xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#a6ea9f9067f92e4c50045067dfeb1987b">cn52xxp1</a>;
<a name="l06087"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html">06087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html">cvmx_l2c_lfb2_cn56xx</a> {
<a name="l06088"></a>06088 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a460c19b091eca3c74760b93869a4a757">reserved_27_63</a>               : 37;
<a name="l06090"></a>06090     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#abf4fd50bd08f3cc17a37f13ae1c29522">lfb_tag</a>                      : 16; <span class="comment">/**&lt; LFB TAG[33:18] */</span>
<a name="l06091"></a>06091     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a1c69390398e6d8cc085bbfc3764eed07">lfb_idx</a>                      : 11; <span class="comment">/**&lt; LFB IDX[17:7] */</span>
<a name="l06092"></a>06092 <span class="preprocessor">#else</span>
<a name="l06093"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a1c69390398e6d8cc085bbfc3764eed07">06093</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a1c69390398e6d8cc085bbfc3764eed07">lfb_idx</a>                      : 11;
<a name="l06094"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#abf4fd50bd08f3cc17a37f13ae1c29522">06094</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#abf4fd50bd08f3cc17a37f13ae1c29522">lfb_tag</a>                      : 16;
<a name="l06095"></a><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a460c19b091eca3c74760b93869a4a757">06095</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html#a460c19b091eca3c74760b93869a4a757">reserved_27_63</a>               : 37;
<a name="l06096"></a>06096 <span class="preprocessor">#endif</span>
<a name="l06097"></a>06097 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb2.html#a1396eac48bacd2a7b038ed801bec8492">cn56xx</a>;
<a name="l06098"></a><a class="code" href="unioncvmx__l2c__lfb2.html#ab252eceb25b713f3fc5b14459eeefad3">06098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html">cvmx_l2c_lfb2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#ab252eceb25b713f3fc5b14459eeefad3">cn56xxp1</a>;
<a name="l06099"></a><a class="code" href="unioncvmx__l2c__lfb2.html#afe71dcf218ad6960fec41f9d9e09e17a">06099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html">cvmx_l2c_lfb2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#afe71dcf218ad6960fec41f9d9e09e17a">cn58xx</a>;
<a name="l06100"></a><a class="code" href="unioncvmx__l2c__lfb2.html#a39eb7d324b3a3e78fffc4f8a843ff6ab">06100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb2_1_1cvmx__l2c__lfb2__cn56xx.html">cvmx_l2c_lfb2_cn56xx</a>           <a class="code" href="unioncvmx__l2c__lfb2.html#a39eb7d324b3a3e78fffc4f8a843ff6ab">cn58xxp1</a>;
<a name="l06101"></a>06101 };
<a name="l06102"></a><a class="code" href="cvmx-l2c-defs_8h.html#ae8a8fee6d304aadd7ec2c2f3270ec146">06102</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb2.html" title="cvmx_l2c_lfb2">cvmx_l2c_lfb2</a> <a class="code" href="unioncvmx__l2c__lfb2.html" title="cvmx_l2c_lfb2">cvmx_l2c_lfb2_t</a>;
<a name="l06103"></a>06103 <span class="comment"></span>
<a name="l06104"></a>06104 <span class="comment">/**</span>
<a name="l06105"></a>06105 <span class="comment"> * cvmx_l2c_lfb3</span>
<a name="l06106"></a>06106 <span class="comment"> *</span>
<a name="l06107"></a>06107 <span class="comment"> * L2C_LFB3 = L2C LFB DEBUG 3 Register</span>
<a name="l06108"></a>06108 <span class="comment"> *</span>
<a name="l06109"></a>06109 <span class="comment"> * Description: LFB High Water Mark Register</span>
<a name="l06110"></a>06110 <span class="comment"> */</span>
<a name="l06111"></a><a class="code" href="unioncvmx__l2c__lfb3.html">06111</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb3.html" title="cvmx_l2c_lfb3">cvmx_l2c_lfb3</a> {
<a name="l06112"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a3619c262ef0dec379a90e6decad818f4">06112</a>     uint64_t <a class="code" href="unioncvmx__l2c__lfb3.html#a3619c262ef0dec379a90e6decad818f4">u64</a>;
<a name="l06113"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">06113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a> {
<a name="l06114"></a>06114 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06115"></a>06115 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#ae3721ce286de5fc21f9e1c40c0da29ec">reserved_5_63</a>                : 59;
<a name="l06116"></a>06116     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#a09e294cb62f53f4e140bb032f3e7c35b">stpartdis</a>                    : 1;  <span class="comment">/**&lt; STP/C Performance Enhancement Disable</span>
<a name="l06117"></a>06117 <span class="comment">                                                         When clear, all STP/C(store partials) will take 2 cycles</span>
<a name="l06118"></a>06118 <span class="comment">                                                         to complete (power-on default).</span>
<a name="l06119"></a>06119 <span class="comment">                                                         When set, all STP/C(store partials) will take 4 cycles</span>
<a name="l06120"></a>06120 <span class="comment">                                                         to complete.</span>
<a name="l06121"></a>06121 <span class="comment">                                                         NOTE: It is recommended to keep this bit ALWAYS ZERO. */</span>
<a name="l06122"></a>06122     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#abe9da3b075c9fc22ca67f6833434ba06">lfb_hwm</a>                      : 4;  <span class="comment">/**&lt; LFB High Water Mark</span>
<a name="l06123"></a>06123 <span class="comment">                                                         Determines \#of LFB Entries in use before backpressure</span>
<a name="l06124"></a>06124 <span class="comment">                                                         is asserted.</span>
<a name="l06125"></a>06125 <span class="comment">                                                            HWM=0:   1 LFB Entry available</span>
<a name="l06126"></a>06126 <span class="comment">                                                                       - ...</span>
<a name="l06127"></a>06127 <span class="comment">                                                            HWM=15: 16 LFB Entries available */</span>
<a name="l06128"></a>06128 <span class="preprocessor">#else</span>
<a name="l06129"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#abe9da3b075c9fc22ca67f6833434ba06">06129</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#abe9da3b075c9fc22ca67f6833434ba06">lfb_hwm</a>                      : 4;
<a name="l06130"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#a09e294cb62f53f4e140bb032f3e7c35b">06130</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#a09e294cb62f53f4e140bb032f3e7c35b">stpartdis</a>                    : 1;
<a name="l06131"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#ae3721ce286de5fc21f9e1c40c0da29ec">06131</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html#ae3721ce286de5fc21f9e1c40c0da29ec">reserved_5_63</a>                : 59;
<a name="l06132"></a>06132 <span class="preprocessor">#endif</span>
<a name="l06133"></a>06133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb3.html#a9d3386a600f678dd73048c9444ec72d6">s</a>;
<a name="l06134"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html">06134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html">cvmx_l2c_lfb3_cn30xx</a> {
<a name="l06135"></a>06135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06136"></a>06136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a7310a201aee63e1cc20befdbaf7d80c2">reserved_5_63</a>                : 59;
<a name="l06137"></a>06137     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a283ede9251423a81182b8e4aaf42fcf0">stpartdis</a>                    : 1;  <span class="comment">/**&lt; STP/C Performance Enhancement Disable</span>
<a name="l06138"></a>06138 <span class="comment">                                                         When clear, all STP/C(store partials) will take 2 cycles</span>
<a name="l06139"></a>06139 <span class="comment">                                                         to complete (power-on default).</span>
<a name="l06140"></a>06140 <span class="comment">                                                         When set, all STP/C(store partials) will take 4 cycles</span>
<a name="l06141"></a>06141 <span class="comment">                                                         to complete.</span>
<a name="l06142"></a>06142 <span class="comment">                                                         NOTE: It is recommended to keep this bit ALWAYS ZERO. */</span>
<a name="l06143"></a>06143     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a59ae75c1ec20e4142b68eac391d5b921">reserved_2_3</a>                 : 2;
<a name="l06144"></a>06144     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#ad48bb8230881f20209b3989e900916b3">lfb_hwm</a>                      : 2;  <span class="comment">/**&lt; LFB High Water Mark</span>
<a name="l06145"></a>06145 <span class="comment">                                                         Determines \#of LFB Entries in use before backpressure</span>
<a name="l06146"></a>06146 <span class="comment">                                                         is asserted.</span>
<a name="l06147"></a>06147 <span class="comment">                                                            HWM=0:   1 LFB Entry available</span>
<a name="l06148"></a>06148 <span class="comment">                                                                       - ...</span>
<a name="l06149"></a>06149 <span class="comment">                                                            HWM=3:   4 LFB Entries available */</span>
<a name="l06150"></a>06150 <span class="preprocessor">#else</span>
<a name="l06151"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#ad48bb8230881f20209b3989e900916b3">06151</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#ad48bb8230881f20209b3989e900916b3">lfb_hwm</a>                      : 2;
<a name="l06152"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a59ae75c1ec20e4142b68eac391d5b921">06152</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a59ae75c1ec20e4142b68eac391d5b921">reserved_2_3</a>                 : 2;
<a name="l06153"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a283ede9251423a81182b8e4aaf42fcf0">06153</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a283ede9251423a81182b8e4aaf42fcf0">stpartdis</a>                    : 1;
<a name="l06154"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a7310a201aee63e1cc20befdbaf7d80c2">06154</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn30xx.html#a7310a201aee63e1cc20befdbaf7d80c2">reserved_5_63</a>                : 59;
<a name="l06155"></a>06155 <span class="preprocessor">#endif</span>
<a name="l06156"></a>06156 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb3.html#afb4deb3bf7c70bc76f2352f2156aeeac">cn30xx</a>;
<a name="l06157"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html">06157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html">cvmx_l2c_lfb3_cn31xx</a> {
<a name="l06158"></a>06158 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06159"></a>06159 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a86289dded36db436ab0716096b2a4865">reserved_5_63</a>                : 59;
<a name="l06160"></a>06160     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a68235d13657115fbed4b879de42ea27c">stpartdis</a>                    : 1;  <span class="comment">/**&lt; STP/C Performance Enhancement Disable</span>
<a name="l06161"></a>06161 <span class="comment">                                                         When clear, all STP/C(store partials) will take 2 cycles</span>
<a name="l06162"></a>06162 <span class="comment">                                                         to complete (power-on default).</span>
<a name="l06163"></a>06163 <span class="comment">                                                         When set, all STP/C(store partials) will take 4 cycles</span>
<a name="l06164"></a>06164 <span class="comment">                                                         to complete.</span>
<a name="l06165"></a>06165 <span class="comment">                                                         NOTE: It is recommended to keep this bit ALWAYS ZERO. */</span>
<a name="l06166"></a>06166     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#ad182bdb34fe1208251bc1965bd8c5c83">reserved_3_3</a>                 : 1;
<a name="l06167"></a>06167     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a4eb88846b5b487e201c6c1d066bda6c0">lfb_hwm</a>                      : 3;  <span class="comment">/**&lt; LFB High Water Mark</span>
<a name="l06168"></a>06168 <span class="comment">                                                         Determines \#of LFB Entries in use before backpressure</span>
<a name="l06169"></a>06169 <span class="comment">                                                         is asserted.</span>
<a name="l06170"></a>06170 <span class="comment">                                                            HWM=0:   1 LFB Entry available</span>
<a name="l06171"></a>06171 <span class="comment">                                                                       - ...</span>
<a name="l06172"></a>06172 <span class="comment">                                                            HWM=7:   8 LFB Entries available */</span>
<a name="l06173"></a>06173 <span class="preprocessor">#else</span>
<a name="l06174"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a4eb88846b5b487e201c6c1d066bda6c0">06174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a4eb88846b5b487e201c6c1d066bda6c0">lfb_hwm</a>                      : 3;
<a name="l06175"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#ad182bdb34fe1208251bc1965bd8c5c83">06175</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#ad182bdb34fe1208251bc1965bd8c5c83">reserved_3_3</a>                 : 1;
<a name="l06176"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a68235d13657115fbed4b879de42ea27c">06176</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a68235d13657115fbed4b879de42ea27c">stpartdis</a>                    : 1;
<a name="l06177"></a><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a86289dded36db436ab0716096b2a4865">06177</a>     uint64_t <a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html#a86289dded36db436ab0716096b2a4865">reserved_5_63</a>                : 59;
<a name="l06178"></a>06178 <span class="preprocessor">#endif</span>
<a name="l06179"></a>06179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__lfb3.html#abc54de3157d5e64569397630f6274e09">cn31xx</a>;
<a name="l06180"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a9f485b373e287c17be698052df74d027">06180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#a9f485b373e287c17be698052df74d027">cn38xx</a>;
<a name="l06181"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a4d0bb0cce13f58fd7bb2adbca6e32e4f">06181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#a4d0bb0cce13f58fd7bb2adbca6e32e4f">cn38xxp2</a>;
<a name="l06182"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a03b5e6df22e50aaae480faec4ebdf7a6">06182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html">cvmx_l2c_lfb3_cn31xx</a>           <a class="code" href="unioncvmx__l2c__lfb3.html#a03b5e6df22e50aaae480faec4ebdf7a6">cn50xx</a>;
<a name="l06183"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a4e721a656b3ca41fb8799a074a6a9fe1">06183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html">cvmx_l2c_lfb3_cn31xx</a>           <a class="code" href="unioncvmx__l2c__lfb3.html#a4e721a656b3ca41fb8799a074a6a9fe1">cn52xx</a>;
<a name="l06184"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a7efdf0447e445e95ffa5cd5849610c50">06184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__cn31xx.html">cvmx_l2c_lfb3_cn31xx</a>           <a class="code" href="unioncvmx__l2c__lfb3.html#a7efdf0447e445e95ffa5cd5849610c50">cn52xxp1</a>;
<a name="l06185"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a82ff0351965af846945ae4d242422da9">06185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#a82ff0351965af846945ae4d242422da9">cn56xx</a>;
<a name="l06186"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a22967a84ea5907ef0e18eccbe6a02989">06186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#a22967a84ea5907ef0e18eccbe6a02989">cn56xxp1</a>;
<a name="l06187"></a><a class="code" href="unioncvmx__l2c__lfb3.html#aed81d8d0275086639aee226530aeda1c">06187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#aed81d8d0275086639aee226530aeda1c">cn58xx</a>;
<a name="l06188"></a><a class="code" href="unioncvmx__l2c__lfb3.html#a23852f751d5f0ed92fa6168ef440bb36">06188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__lfb3_1_1cvmx__l2c__lfb3__s.html">cvmx_l2c_lfb3_s</a>                <a class="code" href="unioncvmx__l2c__lfb3.html#a23852f751d5f0ed92fa6168ef440bb36">cn58xxp1</a>;
<a name="l06189"></a>06189 };
<a name="l06190"></a><a class="code" href="cvmx-l2c-defs_8h.html#a60ff3c5fb22322f28ab419762f4ab746">06190</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__lfb3.html" title="cvmx_l2c_lfb3">cvmx_l2c_lfb3</a> <a class="code" href="unioncvmx__l2c__lfb3.html" title="cvmx_l2c_lfb3">cvmx_l2c_lfb3_t</a>;
<a name="l06191"></a>06191 <span class="comment"></span>
<a name="l06192"></a>06192 <span class="comment">/**</span>
<a name="l06193"></a>06193 <span class="comment"> * cvmx_l2c_mci#_bist_status</span>
<a name="l06194"></a>06194 <span class="comment"> *</span>
<a name="l06195"></a>06195 <span class="comment"> * If clear BIST is desired, [CLEAR_BIST] must be written to 1 before [START_BIST] is written to</span>
<a name="l06196"></a>06196 <span class="comment"> * 1</span>
<a name="l06197"></a>06197 <span class="comment"> * using a separate CSR write operation.</span>
<a name="l06198"></a>06198 <span class="comment"> * [CLEAR_BIST] must not be changed after writing [START_BIST] to 1 until the BIST operation</span>
<a name="l06199"></a>06199 <span class="comment"> * completes (indicated by [START_BIST] returning to 0) or operation is undefined.</span>
<a name="l06200"></a>06200 <span class="comment"> */</span>
<a name="l06201"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html">06201</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__bist__status.html" title="cvmx_l2c_mci::_bist_status">cvmx_l2c_mcix_bist_status</a> {
<a name="l06202"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#aeb48d04d1c3cc9b41a68f098ab5d6c3b">06202</a>     uint64_t <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#aeb48d04d1c3cc9b41a68f098ab5d6c3b">u64</a>;
<a name="l06203"></a><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">06203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a> {
<a name="l06204"></a>06204 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06205"></a>06205 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#a488fc2c465e4715d5307e49db4812a87">start_bist</a>                   : 1;  <span class="comment">/**&lt; When written to 1, starts BIST. Remains 1 until BIST is complete. */</span>
<a name="l06206"></a>06206     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#af4f45aabd99a0576fc6e169ea0a0c08f">clear_bist</a>                   : 1;  <span class="comment">/**&lt; When BIST is triggered, run clear BIST. */</span>
<a name="l06207"></a>06207     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ac58946ae44b46d9ce3bf0b7972ff1150">reserved_2_61</a>                : 60;
<a name="l06208"></a>06208     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ab433cb0d174f054e4521f1d98a05fd7c">vbffl</a>                        : 2;  <span class="comment">/**&lt; BIST failure status for VBF0-1. */</span>
<a name="l06209"></a>06209 <span class="preprocessor">#else</span>
<a name="l06210"></a><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ab433cb0d174f054e4521f1d98a05fd7c">06210</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ab433cb0d174f054e4521f1d98a05fd7c">vbffl</a>                        : 2;
<a name="l06211"></a><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ac58946ae44b46d9ce3bf0b7972ff1150">06211</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#ac58946ae44b46d9ce3bf0b7972ff1150">reserved_2_61</a>                : 60;
<a name="l06212"></a><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#af4f45aabd99a0576fc6e169ea0a0c08f">06212</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#af4f45aabd99a0576fc6e169ea0a0c08f">clear_bist</a>                   : 1;
<a name="l06213"></a><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#a488fc2c465e4715d5307e49db4812a87">06213</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html#a488fc2c465e4715d5307e49db4812a87">start_bist</a>                   : 1;
<a name="l06214"></a>06214 <span class="preprocessor">#endif</span>
<a name="l06215"></a>06215 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a18cd7de068bfa21cac5e99eb8106df0e">s</a>;
<a name="l06216"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#ad068b9d313d5886f79884edd28b467d0">06216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#ad068b9d313d5886f79884edd28b467d0">cn70xx</a>;
<a name="l06217"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a59815f77cbdcc0259021354128bd375b">06217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a59815f77cbdcc0259021354128bd375b">cn70xxp1</a>;
<a name="l06218"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a16066bb21d08f9087c8750833044e681">06218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a16066bb21d08f9087c8750833044e681">cn73xx</a>;
<a name="l06219"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a741676f1f629a7ccc48e5ec8ad791616">06219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a741676f1f629a7ccc48e5ec8ad791616">cn78xx</a>;
<a name="l06220"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a0c7de9750cfbf2981a5376bd2c244883">06220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a0c7de9750cfbf2981a5376bd2c244883">cn78xxp1</a>;
<a name="l06221"></a><a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a594d0ac10c84c4c1e456f214b622b8cd">06221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__bist__status_1_1cvmx__l2c__mcix__bist__status__s.html">cvmx_l2c_mcix_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__mcix__bist__status.html#a594d0ac10c84c4c1e456f214b622b8cd">cnf75xx</a>;
<a name="l06222"></a>06222 };
<a name="l06223"></a><a class="code" href="cvmx-l2c-defs_8h.html#a85794bce1c2654a53a032aebc1080cba">06223</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__bist__status.html" title="cvmx_l2c_mci::_bist_status">cvmx_l2c_mcix_bist_status</a> <a class="code" href="unioncvmx__l2c__mcix__bist__status.html" title="cvmx_l2c_mci::_bist_status">cvmx_l2c_mcix_bist_status_t</a>;
<a name="l06224"></a>06224 <span class="comment"></span>
<a name="l06225"></a>06225 <span class="comment">/**</span>
<a name="l06226"></a>06226 <span class="comment"> * cvmx_l2c_mci#_err</span>
<a name="l06227"></a>06227 <span class="comment"> *</span>
<a name="l06228"></a>06228 <span class="comment"> * This register records error information for all MCI errors.</span>
<a name="l06229"></a>06229 <span class="comment"> * An error locks [VBF4], [INDEX], [SYN0], and [SYN1] and sets the bit corresponding to the error</span>
<a name="l06230"></a>06230 <span class="comment"> * received. VBFDBE errors take priority and will overwrite an earlier logged VBFSBE error. The</span>
<a name="l06231"></a>06231 <span class="comment"> * information from exactly one VBF read is present at any given time and serves to document</span>
<a name="l06232"></a>06232 <span class="comment"> * which error(s) were present in the read with the highest priority error.</span>
<a name="l06233"></a>06233 <span class="comment"> * The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l06234"></a>06234 <span class="comment"> */</span>
<a name="l06235"></a><a class="code" href="unioncvmx__l2c__mcix__err.html">06235</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__err.html" title="cvmx_l2c_mci::_err">cvmx_l2c_mcix_err</a> {
<a name="l06236"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#a86280e1b909e299cde09e5cc7482d70b">06236</a>     uint64_t <a class="code" href="unioncvmx__l2c__mcix__err.html#a86280e1b909e299cde09e5cc7482d70b">u64</a>;
<a name="l06237"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">06237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a> {
<a name="l06238"></a>06238 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06239"></a>06239 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a190f38de58fa4cf47aafa7514f0776a1">vbfdbe1</a>                      : 1;  <span class="comment">/**&lt; INDEX/SYN1 corresponds to a double-bit VBF ECC error. */</span>
<a name="l06240"></a>06240     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a20b35a9ad11d3914c5d392cc908e47a5">vbfdbe0</a>                      : 1;  <span class="comment">/**&lt; INDEX/SYN0 corresponds to a double-bit VBF ECC error. */</span>
<a name="l06241"></a>06241     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aec1872948b35792c0319718ab9ce6bd4">vbfsbe1</a>                      : 1;  <span class="comment">/**&lt; INDEX/SYN1 corresponds to a single-bit VBF ECC error. */</span>
<a name="l06242"></a>06242     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aca0015fe2a69ee587e64431ccd9aabdf">vbfsbe0</a>                      : 1;  <span class="comment">/**&lt; INDEX/SYN0 corresponds to a single-bit VBF ECC error. */</span>
<a name="l06243"></a>06243     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab8e2ad92962b964410dd0e66a4e0cfd7">reserved_48_59</a>               : 12;
<a name="l06244"></a>06244     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a00a3fa2f93c8b17c50068324d9dd0ff3">syn1</a>                         : 8;  <span class="comment">/**&lt; Error syndrome for QW1 (&lt;127:64&gt;). */</span>
<a name="l06245"></a>06245     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab178a78d08d367e50f805c3bb11b58b8">syn0</a>                         : 8;  <span class="comment">/**&lt; Error syndrome for QW0 (&lt;63:0&gt;). */</span>
<a name="l06246"></a>06246     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1fe6e64db013ace4e77ebe2e56345cda">reserved_12_31</a>               : 20;
<a name="l06247"></a>06247     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a8367e2a3533a047de95dbc3c353586ba">vbf4</a>                         : 1;  <span class="comment">/**&lt; When 1, errors were from VBF (4+a), when 0, from VBF (0+a). */</span>
<a name="l06248"></a>06248     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1374df0f737eb49dc8a62e55a4261db8">index</a>                        : 7;  <span class="comment">/**&lt; VBF index which was read and had the error(s). */</span>
<a name="l06249"></a>06249     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab4b332c8d716a34edaf7f750ed2b6760">reserved_0_3</a>                 : 4;
<a name="l06250"></a>06250 <span class="preprocessor">#else</span>
<a name="l06251"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab4b332c8d716a34edaf7f750ed2b6760">06251</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab4b332c8d716a34edaf7f750ed2b6760">reserved_0_3</a>                 : 4;
<a name="l06252"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1374df0f737eb49dc8a62e55a4261db8">06252</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1374df0f737eb49dc8a62e55a4261db8">index</a>                        : 7;
<a name="l06253"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a8367e2a3533a047de95dbc3c353586ba">06253</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a8367e2a3533a047de95dbc3c353586ba">vbf4</a>                         : 1;
<a name="l06254"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1fe6e64db013ace4e77ebe2e56345cda">06254</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a1fe6e64db013ace4e77ebe2e56345cda">reserved_12_31</a>               : 20;
<a name="l06255"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab178a78d08d367e50f805c3bb11b58b8">06255</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab178a78d08d367e50f805c3bb11b58b8">syn0</a>                         : 8;
<a name="l06256"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a00a3fa2f93c8b17c50068324d9dd0ff3">06256</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a00a3fa2f93c8b17c50068324d9dd0ff3">syn1</a>                         : 8;
<a name="l06257"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab8e2ad92962b964410dd0e66a4e0cfd7">06257</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#ab8e2ad92962b964410dd0e66a4e0cfd7">reserved_48_59</a>               : 12;
<a name="l06258"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aca0015fe2a69ee587e64431ccd9aabdf">06258</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aca0015fe2a69ee587e64431ccd9aabdf">vbfsbe0</a>                      : 1;
<a name="l06259"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aec1872948b35792c0319718ab9ce6bd4">06259</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#aec1872948b35792c0319718ab9ce6bd4">vbfsbe1</a>                      : 1;
<a name="l06260"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a20b35a9ad11d3914c5d392cc908e47a5">06260</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a20b35a9ad11d3914c5d392cc908e47a5">vbfdbe0</a>                      : 1;
<a name="l06261"></a><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a190f38de58fa4cf47aafa7514f0776a1">06261</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html#a190f38de58fa4cf47aafa7514f0776a1">vbfdbe1</a>                      : 1;
<a name="l06262"></a>06262 <span class="preprocessor">#endif</span>
<a name="l06263"></a>06263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__mcix__err.html#acef5423ff4369bc074e770140168ad36">s</a>;
<a name="l06264"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#accca05c08efee7e1ffa21dd602218bfb">06264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#accca05c08efee7e1ffa21dd602218bfb">cn70xx</a>;
<a name="l06265"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#aa1d7bc33329605793e7b014209249169">06265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#aa1d7bc33329605793e7b014209249169">cn70xxp1</a>;
<a name="l06266"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#ae4d4e7fd3ab9729c9593b90a6a87b5ca">06266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#ae4d4e7fd3ab9729c9593b90a6a87b5ca">cn73xx</a>;
<a name="l06267"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#a620f61fdb3bddc3d6fdf4fd656c4fc89">06267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#a620f61fdb3bddc3d6fdf4fd656c4fc89">cn78xx</a>;
<a name="l06268"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#ade11c198d6c0a9d09fa92f5ef444008f">06268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#ade11c198d6c0a9d09fa92f5ef444008f">cn78xxp1</a>;
<a name="l06269"></a><a class="code" href="unioncvmx__l2c__mcix__err.html#ada3a8f140f141c55c80f379c10d4bdbc">06269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__err_1_1cvmx__l2c__mcix__err__s.html">cvmx_l2c_mcix_err_s</a>            <a class="code" href="unioncvmx__l2c__mcix__err.html#ada3a8f140f141c55c80f379c10d4bdbc">cnf75xx</a>;
<a name="l06270"></a>06270 };
<a name="l06271"></a><a class="code" href="cvmx-l2c-defs_8h.html#a473016f05c24b3df8a99d48fc339b8e9">06271</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__err.html" title="cvmx_l2c_mci::_err">cvmx_l2c_mcix_err</a> <a class="code" href="unioncvmx__l2c__mcix__err.html" title="cvmx_l2c_mci::_err">cvmx_l2c_mcix_err_t</a>;
<a name="l06272"></a>06272 <span class="comment"></span>
<a name="l06273"></a>06273 <span class="comment">/**</span>
<a name="l06274"></a>06274 <span class="comment"> * cvmx_l2c_mci#_int</span>
<a name="l06275"></a>06275 <span class="comment"> *</span>
<a name="l06276"></a>06276 <span class="comment"> * This register is for MCI-based interrupts.</span>
<a name="l06277"></a>06277 <span class="comment"> *</span>
<a name="l06278"></a>06278 <span class="comment"> */</span>
<a name="l06279"></a><a class="code" href="unioncvmx__l2c__mcix__int.html">06279</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__int.html" title="cvmx_l2c_mci::_int">cvmx_l2c_mcix_int</a> {
<a name="l06280"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#aa722477604807d0204843657205b7a94">06280</a>     uint64_t <a class="code" href="unioncvmx__l2c__mcix__int.html#aa722477604807d0204843657205b7a94">u64</a>;
<a name="l06281"></a><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">06281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a> {
<a name="l06282"></a>06282 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06283"></a>06283 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a0199ba8ee38fa9b08b17e7abcdb98aa7">reserved_2_63</a>                : 62;
<a name="l06284"></a>06284     uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a926da25d7c757785cea37da98a51c70d">vbfdbe</a>                       : 1;  <span class="comment">/**&lt; VBF double-bit error occurred. See L2C_MCI()_ERR for logged information. */</span>
<a name="l06285"></a>06285     uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a312f04865bd001366263140966f3f891">vbfsbe</a>                       : 1;  <span class="comment">/**&lt; VBF single-bit error occurred. See L2C_MCI()_ERR for logged information. */</span>
<a name="l06286"></a>06286 <span class="preprocessor">#else</span>
<a name="l06287"></a><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a312f04865bd001366263140966f3f891">06287</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a312f04865bd001366263140966f3f891">vbfsbe</a>                       : 1;
<a name="l06288"></a><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a926da25d7c757785cea37da98a51c70d">06288</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a926da25d7c757785cea37da98a51c70d">vbfdbe</a>                       : 1;
<a name="l06289"></a><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a0199ba8ee38fa9b08b17e7abcdb98aa7">06289</a>     uint64_t <a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html#a0199ba8ee38fa9b08b17e7abcdb98aa7">reserved_2_63</a>                : 62;
<a name="l06290"></a>06290 <span class="preprocessor">#endif</span>
<a name="l06291"></a>06291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__mcix__int.html#a27e3b063c782c4f0c336e95f7d3fb71a">s</a>;
<a name="l06292"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#acd54f2d8ba3349452c2cebb3509ad4ab">06292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#acd54f2d8ba3349452c2cebb3509ad4ab">cn70xx</a>;
<a name="l06293"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#aa2824480e5fa4227b88c49ee2c8124b5">06293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#aa2824480e5fa4227b88c49ee2c8124b5">cn70xxp1</a>;
<a name="l06294"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#ae7a00729be8ff79c18fe22835e95acd1">06294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#ae7a00729be8ff79c18fe22835e95acd1">cn73xx</a>;
<a name="l06295"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#a781dada6d2a126f392d75fbd132770e9">06295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#a781dada6d2a126f392d75fbd132770e9">cn78xx</a>;
<a name="l06296"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#a57b952f6832ab1963cc4f6840b29f3ff">06296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#a57b952f6832ab1963cc4f6840b29f3ff">cn78xxp1</a>;
<a name="l06297"></a><a class="code" href="unioncvmx__l2c__mcix__int.html#a41908554ff74499cdc6bdae6cb511072">06297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__mcix__int_1_1cvmx__l2c__mcix__int__s.html">cvmx_l2c_mcix_int_s</a>            <a class="code" href="unioncvmx__l2c__mcix__int.html#a41908554ff74499cdc6bdae6cb511072">cnf75xx</a>;
<a name="l06298"></a>06298 };
<a name="l06299"></a><a class="code" href="cvmx-l2c-defs_8h.html#aba04e87dcdca6bc5661e5c9406dc184e">06299</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__mcix__int.html" title="cvmx_l2c_mci::_int">cvmx_l2c_mcix_int</a> <a class="code" href="unioncvmx__l2c__mcix__int.html" title="cvmx_l2c_mci::_int">cvmx_l2c_mcix_int_t</a>;
<a name="l06300"></a>06300 <span class="comment"></span>
<a name="l06301"></a>06301 <span class="comment">/**</span>
<a name="l06302"></a>06302 <span class="comment"> * cvmx_l2c_oci_ctl</span>
<a name="l06303"></a>06303 <span class="comment"> */</span>
<a name="l06304"></a><a class="code" href="unioncvmx__l2c__oci__ctl.html">06304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oci__ctl.html" title="cvmx_l2c_oci_ctl">cvmx_l2c_oci_ctl</a> {
<a name="l06305"></a><a class="code" href="unioncvmx__l2c__oci__ctl.html#a02ef51be5fee8b8292da988ef53edfb9">06305</a>     uint64_t <a class="code" href="unioncvmx__l2c__oci__ctl.html#a02ef51be5fee8b8292da988ef53edfb9">u64</a>;
<a name="l06306"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html">06306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html">cvmx_l2c_oci_ctl_s</a> {
<a name="l06307"></a>06307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06308"></a>06308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a66b8b83b03d6b909fa3a5285c5da88cc">reserved_31_63</a>               : 33;
<a name="l06309"></a>06309     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a51dc500df056d7b53e2f554f2efd86cc">ncpend</a>                       : 1;  <span class="comment">/**&lt; An indication that a node change is pending.  Hardware sets this bit when</span>
<a name="l06310"></a>06310 <span class="comment">                                                         OCX_COM_NODE[ID] is changed and clears the bit when the node change has taken</span>
<a name="l06311"></a>06311 <span class="comment">                                                         effect. */</span>
<a name="l06312"></a>06312     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa7263f1e63989b87a309592cf1865dc2">lock_local_cas</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06313"></a>06313     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a789d61bbdc2f1e941dc977785b591e86">lock_local_stc</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06314"></a>06314     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a57d9ebf17d6b2322c0e98906bc3f577a">lock_local_pp</a>                : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06315"></a>06315     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a1c13e6b744bee52b48fb634893eb5d61">lngtolen</a>                     : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06316"></a>06316     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a70fdcdbd82303387f201453cfbd4c63c">shtolen</a>                      : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06317"></a>06317     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#afce3855dc8a9b72c68fa3e5b29da4f60">shtoioen</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06318"></a>06318     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a297541be38987f0c5aa9b0ef8c8c76bd">shtoen</a>                       : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06319"></a>06319     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#acc716eade12c4d1847827f6466eaf70a">shto</a>                         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06320"></a>06320     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aae9e1730539a9ce6f604aad338a17cff">inv_mode</a>                     : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06321"></a>06321     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a3ce68eb17c1ea9b0c1c946720f636552">cas_fdx</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06322"></a>06322     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa0d39b67b25c3afb561e73d4ab5e3e12">rldd_psha</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06323"></a>06323     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aac76843c91aee240b7d74173cf61ca76">lock_local_iob</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06324"></a>06324     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a9478580fe45c8322c41427b837b36a9c">iofrcl</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06325"></a>06325     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#ab57be3b301dcf7749e8dba9dfbadf30f">gksegnode</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06326"></a>06326     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a22e280c2ebb068d9adaf47fa77178db7">enaoci</a>                       : 4;  <span class="comment">/**&lt; CCPI is not present. Any attempt to enable it will be ignored. */</span>
<a name="l06327"></a>06327 <span class="preprocessor">#else</span>
<a name="l06328"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a22e280c2ebb068d9adaf47fa77178db7">06328</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a22e280c2ebb068d9adaf47fa77178db7">enaoci</a>                       : 4;
<a name="l06329"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#ab57be3b301dcf7749e8dba9dfbadf30f">06329</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#ab57be3b301dcf7749e8dba9dfbadf30f">gksegnode</a>                    : 2;
<a name="l06330"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a9478580fe45c8322c41427b837b36a9c">06330</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a9478580fe45c8322c41427b837b36a9c">iofrcl</a>                       : 1;
<a name="l06331"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aac76843c91aee240b7d74173cf61ca76">06331</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aac76843c91aee240b7d74173cf61ca76">lock_local_iob</a>               : 1;
<a name="l06332"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa0d39b67b25c3afb561e73d4ab5e3e12">06332</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa0d39b67b25c3afb561e73d4ab5e3e12">rldd_psha</a>                    : 1;
<a name="l06333"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a3ce68eb17c1ea9b0c1c946720f636552">06333</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a3ce68eb17c1ea9b0c1c946720f636552">cas_fdx</a>                      : 1;
<a name="l06334"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aae9e1730539a9ce6f604aad338a17cff">06334</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aae9e1730539a9ce6f604aad338a17cff">inv_mode</a>                     : 2;
<a name="l06335"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#acc716eade12c4d1847827f6466eaf70a">06335</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#acc716eade12c4d1847827f6466eaf70a">shto</a>                         : 1;
<a name="l06336"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a297541be38987f0c5aa9b0ef8c8c76bd">06336</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a297541be38987f0c5aa9b0ef8c8c76bd">shtoen</a>                       : 3;
<a name="l06337"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#afce3855dc8a9b72c68fa3e5b29da4f60">06337</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#afce3855dc8a9b72c68fa3e5b29da4f60">shtoioen</a>                     : 1;
<a name="l06338"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a70fdcdbd82303387f201453cfbd4c63c">06338</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a70fdcdbd82303387f201453cfbd4c63c">shtolen</a>                      : 5;
<a name="l06339"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a1c13e6b744bee52b48fb634893eb5d61">06339</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a1c13e6b744bee52b48fb634893eb5d61">lngtolen</a>                     : 5;
<a name="l06340"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a57d9ebf17d6b2322c0e98906bc3f577a">06340</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a57d9ebf17d6b2322c0e98906bc3f577a">lock_local_pp</a>                : 1;
<a name="l06341"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a789d61bbdc2f1e941dc977785b591e86">06341</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a789d61bbdc2f1e941dc977785b591e86">lock_local_stc</a>               : 1;
<a name="l06342"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa7263f1e63989b87a309592cf1865dc2">06342</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#aa7263f1e63989b87a309592cf1865dc2">lock_local_cas</a>               : 1;
<a name="l06343"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a51dc500df056d7b53e2f554f2efd86cc">06343</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a51dc500df056d7b53e2f554f2efd86cc">ncpend</a>                       : 1;
<a name="l06344"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a66b8b83b03d6b909fa3a5285c5da88cc">06344</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html#a66b8b83b03d6b909fa3a5285c5da88cc">reserved_31_63</a>               : 33;
<a name="l06345"></a>06345 <span class="preprocessor">#endif</span>
<a name="l06346"></a>06346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oci__ctl.html#afd1736108bb800545fd5ebc09291c992">s</a>;
<a name="l06347"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html">06347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html">cvmx_l2c_oci_ctl_cn73xx</a> {
<a name="l06348"></a>06348 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06349"></a>06349 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a8758eca98ad3a5cfd5a623cdc0db3a79">reserved_30_63</a>               : 34;
<a name="l06350"></a>06350     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#affa94cb20341043f4e52468803383b4e">lock_local_cas</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06351"></a>06351     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#af275b09c565f1c8a5a346a727fff8435">lock_local_stc</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06352"></a>06352     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#afa66827791cd0b845ece448a7509fdef">lock_local_pp</a>                : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06353"></a>06353     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a932405d4a920ff586133878d9d10b5e3">lngtolen</a>                     : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06354"></a>06354     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#add8eb39db178a35ef2abe443f683d921">shtolen</a>                      : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06355"></a>06355     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a36fa5b34ad89c651087f02b92504b0dc">shtoioen</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06356"></a>06356     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a1f1006e8df21c031f9e7603ca603edcd">shtoen</a>                       : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a78810df54d1014718d1f341b3ea9471c">shto</a>                         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06358"></a>06358     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ad671ba18536dc7a6a28ab2ee02a46004">inv_mode</a>                     : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a7b4c8ac7ae2db7efe82b012006d5d533">cas_fdx</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06360"></a>06360     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a0670e511299e6aae95308e6c3fca8128">rldd_psha</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06361"></a>06361     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ae1eee2262c8bb11f07a2c92ec1e1bea8">lock_local_iob</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06362"></a>06362     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a03453d261c5c23af181bb39c3b193878">iofrcl</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06363"></a>06363     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a28df4fb23c6380d821decc324dd4ee7f">gksegnode</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06364"></a>06364     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a2ea3488bd14fc7cd2c775fba6c6095ee">enaoci</a>                       : 4;  <span class="comment">/**&lt; CCPI is not present. Any attempt to enable it will be ignored. */</span>
<a name="l06365"></a>06365 <span class="preprocessor">#else</span>
<a name="l06366"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a2ea3488bd14fc7cd2c775fba6c6095ee">06366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a2ea3488bd14fc7cd2c775fba6c6095ee">enaoci</a>                       : 4;
<a name="l06367"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a28df4fb23c6380d821decc324dd4ee7f">06367</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a28df4fb23c6380d821decc324dd4ee7f">gksegnode</a>                    : 2;
<a name="l06368"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a03453d261c5c23af181bb39c3b193878">06368</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a03453d261c5c23af181bb39c3b193878">iofrcl</a>                       : 1;
<a name="l06369"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ae1eee2262c8bb11f07a2c92ec1e1bea8">06369</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ae1eee2262c8bb11f07a2c92ec1e1bea8">lock_local_iob</a>               : 1;
<a name="l06370"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a0670e511299e6aae95308e6c3fca8128">06370</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a0670e511299e6aae95308e6c3fca8128">rldd_psha</a>                    : 1;
<a name="l06371"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a7b4c8ac7ae2db7efe82b012006d5d533">06371</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a7b4c8ac7ae2db7efe82b012006d5d533">cas_fdx</a>                      : 1;
<a name="l06372"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ad671ba18536dc7a6a28ab2ee02a46004">06372</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#ad671ba18536dc7a6a28ab2ee02a46004">inv_mode</a>                     : 2;
<a name="l06373"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a78810df54d1014718d1f341b3ea9471c">06373</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a78810df54d1014718d1f341b3ea9471c">shto</a>                         : 1;
<a name="l06374"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a1f1006e8df21c031f9e7603ca603edcd">06374</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a1f1006e8df21c031f9e7603ca603edcd">shtoen</a>                       : 3;
<a name="l06375"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a36fa5b34ad89c651087f02b92504b0dc">06375</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a36fa5b34ad89c651087f02b92504b0dc">shtoioen</a>                     : 1;
<a name="l06376"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#add8eb39db178a35ef2abe443f683d921">06376</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#add8eb39db178a35ef2abe443f683d921">shtolen</a>                      : 5;
<a name="l06377"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a932405d4a920ff586133878d9d10b5e3">06377</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a932405d4a920ff586133878d9d10b5e3">lngtolen</a>                     : 5;
<a name="l06378"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#afa66827791cd0b845ece448a7509fdef">06378</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#afa66827791cd0b845ece448a7509fdef">lock_local_pp</a>                : 1;
<a name="l06379"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#af275b09c565f1c8a5a346a727fff8435">06379</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#af275b09c565f1c8a5a346a727fff8435">lock_local_stc</a>               : 1;
<a name="l06380"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#affa94cb20341043f4e52468803383b4e">06380</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#affa94cb20341043f4e52468803383b4e">lock_local_cas</a>               : 1;
<a name="l06381"></a><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a8758eca98ad3a5cfd5a623cdc0db3a79">06381</a>     uint64_t <a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html#a8758eca98ad3a5cfd5a623cdc0db3a79">reserved_30_63</a>               : 34;
<a name="l06382"></a>06382 <span class="preprocessor">#endif</span>
<a name="l06383"></a>06383 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oci__ctl.html#af0f3d55f708cfc28696929a09a41750c">cn73xx</a>;
<a name="l06384"></a><a class="code" href="unioncvmx__l2c__oci__ctl.html#a629eefa3f204e64f088a37d5c187d396">06384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__s.html">cvmx_l2c_oci_ctl_s</a>             <a class="code" href="unioncvmx__l2c__oci__ctl.html#a629eefa3f204e64f088a37d5c187d396">cn78xx</a>;
<a name="l06385"></a><a class="code" href="unioncvmx__l2c__oci__ctl.html#ab60317f5b50ec860e76b25a8b8dfd248">06385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html">cvmx_l2c_oci_ctl_cn73xx</a>        <a class="code" href="unioncvmx__l2c__oci__ctl.html#ab60317f5b50ec860e76b25a8b8dfd248">cn78xxp1</a>;
<a name="l06386"></a><a class="code" href="unioncvmx__l2c__oci__ctl.html#a6e4dad51f6f6ead5e82816ab23e773e0">06386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oci__ctl_1_1cvmx__l2c__oci__ctl__cn73xx.html">cvmx_l2c_oci_ctl_cn73xx</a>        <a class="code" href="unioncvmx__l2c__oci__ctl.html#a6e4dad51f6f6ead5e82816ab23e773e0">cnf75xx</a>;
<a name="l06387"></a>06387 };
<a name="l06388"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8cfd18a5d7cdd9b5c6211d84ca976096">06388</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oci__ctl.html" title="cvmx_l2c_oci_ctl">cvmx_l2c_oci_ctl</a> <a class="code" href="unioncvmx__l2c__oci__ctl.html" title="cvmx_l2c_oci_ctl">cvmx_l2c_oci_ctl_t</a>;
<a name="l06389"></a>06389 <span class="comment"></span>
<a name="l06390"></a>06390 <span class="comment">/**</span>
<a name="l06391"></a>06391 <span class="comment"> * cvmx_l2c_oob</span>
<a name="l06392"></a>06392 <span class="comment"> *</span>
<a name="l06393"></a>06393 <span class="comment"> * L2C_OOB = L2C Out of Bounds Global Enables</span>
<a name="l06394"></a>06394 <span class="comment"> *</span>
<a name="l06395"></a>06395 <span class="comment"> * Description: Defines DMA &quot;Out of Bounds&quot; global enables.</span>
<a name="l06396"></a>06396 <span class="comment"> */</span>
<a name="l06397"></a><a class="code" href="unioncvmx__l2c__oob.html">06397</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob.html" title="cvmx_l2c_oob">cvmx_l2c_oob</a> {
<a name="l06398"></a><a class="code" href="unioncvmx__l2c__oob.html#ab27c9e6b0c76cb15cd9add91e9b41040">06398</a>     uint64_t <a class="code" href="unioncvmx__l2c__oob.html#ab27c9e6b0c76cb15cd9add91e9b41040">u64</a>;
<a name="l06399"></a><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">06399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">cvmx_l2c_oob_s</a> {
<a name="l06400"></a>06400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06401"></a>06401 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa1ee535d3dc347a5e1ba6514ce4cd78b">reserved_2_63</a>                : 62;
<a name="l06402"></a>06402     uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa494ce44a6dbd52a96082ef54dfebb32">dwbena</a>                       : 1;  <span class="comment">/**&lt; DMA Out of Bounds Range Checker for DMA DWB</span>
<a name="l06403"></a>06403 <span class="comment">                                                         commands (Don&apos;t WriteBack).</span>
<a name="l06404"></a>06404 <span class="comment">                                                         When enabled, any DMA DWB commands which hit 1-of-3</span>
<a name="l06405"></a>06405 <span class="comment">                                                         out of bounds regions will be logged into</span>
<a name="l06406"></a>06406 <span class="comment">                                                         L2C_INT_STAT[OOB*] CSRs and the DMA store WILL</span>
<a name="l06407"></a>06407 <span class="comment">                                                         NOT occur. If the corresponding L2C_INT_EN[OOB*]</span>
<a name="l06408"></a>06408 <span class="comment">                                                         is enabled, an interrupt will also be reported. */</span>
<a name="l06409"></a>06409     uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#a7656055836c4c58d95efcbb4901e1cd5">stena</a>                        : 1;  <span class="comment">/**&lt; DMA Out of Bounds Range Checker for DMA store</span>
<a name="l06410"></a>06410 <span class="comment">                                                         commands (STF/P/T).</span>
<a name="l06411"></a>06411 <span class="comment">                                                         When enabled, any DMA store commands (STF/P/T) which</span>
<a name="l06412"></a>06412 <span class="comment">                                                         hit 1-of-3 out of bounds regions will be logged into</span>
<a name="l06413"></a>06413 <span class="comment">                                                         L2C_INT_STAT[OOB*] CSRs and the DMA store WILL</span>
<a name="l06414"></a>06414 <span class="comment">                                                         NOT occur. If the corresponding L2C_INT_EN[OOB*]</span>
<a name="l06415"></a>06415 <span class="comment">                                                         is enabled, an interrupt will also be reported. */</span>
<a name="l06416"></a>06416 <span class="preprocessor">#else</span>
<a name="l06417"></a><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#a7656055836c4c58d95efcbb4901e1cd5">06417</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#a7656055836c4c58d95efcbb4901e1cd5">stena</a>                        : 1;
<a name="l06418"></a><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa494ce44a6dbd52a96082ef54dfebb32">06418</a>     uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa494ce44a6dbd52a96082ef54dfebb32">dwbena</a>                       : 1;
<a name="l06419"></a><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa1ee535d3dc347a5e1ba6514ce4cd78b">06419</a>     uint64_t <a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html#aa1ee535d3dc347a5e1ba6514ce4cd78b">reserved_2_63</a>                : 62;
<a name="l06420"></a>06420 <span class="preprocessor">#endif</span>
<a name="l06421"></a>06421 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oob.html#ab06e37097ca9b8e479fb00159f873549">s</a>;
<a name="l06422"></a><a class="code" href="unioncvmx__l2c__oob.html#a7bd28151a0cd22b13f0a6808072d528a">06422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">cvmx_l2c_oob_s</a>                 <a class="code" href="unioncvmx__l2c__oob.html#a7bd28151a0cd22b13f0a6808072d528a">cn52xx</a>;
<a name="l06423"></a><a class="code" href="unioncvmx__l2c__oob.html#abd76544a211668cf0e752af8d0a82375">06423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">cvmx_l2c_oob_s</a>                 <a class="code" href="unioncvmx__l2c__oob.html#abd76544a211668cf0e752af8d0a82375">cn52xxp1</a>;
<a name="l06424"></a><a class="code" href="unioncvmx__l2c__oob.html#a9dc6c5086b01e1aaecdbf318b05c1ba7">06424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">cvmx_l2c_oob_s</a>                 <a class="code" href="unioncvmx__l2c__oob.html#a9dc6c5086b01e1aaecdbf318b05c1ba7">cn56xx</a>;
<a name="l06425"></a><a class="code" href="unioncvmx__l2c__oob.html#aea20571b015ff522112264c45c0dc085">06425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob_1_1cvmx__l2c__oob__s.html">cvmx_l2c_oob_s</a>                 <a class="code" href="unioncvmx__l2c__oob.html#aea20571b015ff522112264c45c0dc085">cn56xxp1</a>;
<a name="l06426"></a>06426 };
<a name="l06427"></a><a class="code" href="cvmx-l2c-defs_8h.html#a5251a5a291d101fbb7b117719505a831">06427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob.html" title="cvmx_l2c_oob">cvmx_l2c_oob</a> <a class="code" href="unioncvmx__l2c__oob.html" title="cvmx_l2c_oob">cvmx_l2c_oob_t</a>;
<a name="l06428"></a>06428 <span class="comment"></span>
<a name="l06429"></a>06429 <span class="comment">/**</span>
<a name="l06430"></a>06430 <span class="comment"> * cvmx_l2c_oob1</span>
<a name="l06431"></a>06431 <span class="comment"> *</span>
<a name="l06432"></a>06432 <span class="comment"> * L2C_OOB1 = L2C Out of Bounds Range Checker</span>
<a name="l06433"></a>06433 <span class="comment"> *</span>
<a name="l06434"></a>06434 <span class="comment"> * Description: Defines DMA &quot;Out of Bounds&quot; region \#1. If a DMA initiated write transaction generates an address</span>
<a name="l06435"></a>06435 <span class="comment"> * within the specified region, the write is &apos;ignored&apos; and an interrupt is generated to alert software.</span>
<a name="l06436"></a>06436 <span class="comment"> */</span>
<a name="l06437"></a><a class="code" href="unioncvmx__l2c__oob1.html">06437</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob1.html" title="cvmx_l2c_oob1">cvmx_l2c_oob1</a> {
<a name="l06438"></a><a class="code" href="unioncvmx__l2c__oob1.html#a1bd3aa78138bf629fb5a1091792f04c2">06438</a>     uint64_t <a class="code" href="unioncvmx__l2c__oob1.html#a1bd3aa78138bf629fb5a1091792f04c2">u64</a>;
<a name="l06439"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">06439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">cvmx_l2c_oob1_s</a> {
<a name="l06440"></a>06440 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06441"></a>06441 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#afb6c6675b55ccfb8af152df7945b8149">fadr</a>                         : 27; <span class="comment">/**&lt; DMA initated Memory Range Checker Failing Address</span>
<a name="l06442"></a>06442 <span class="comment">                                                         When L2C_INT_STAT[OOB1]=1, this field indicates the</span>
<a name="l06443"></a>06443 <span class="comment">                                                         DMA cacheline address.</span>
<a name="l06444"></a>06444 <span class="comment">                                                         (addr[33:7] = full cacheline address captured)</span>
<a name="l06445"></a>06445 <span class="comment">                                                         NOTE: FADR is locked down until L2C_INT_STAT[OOB1]</span>
<a name="l06446"></a>06446 <span class="comment">                                                         is cleared. */</span>
<a name="l06447"></a>06447     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a1a5babecef8368233ead34b3b0d08226">fsrc</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Failing Source Command</span>
<a name="l06448"></a>06448 <span class="comment">                                                         When L2C_INT_STAT[OOB1]=1, this field indicates the</span>
<a name="l06449"></a>06449 <span class="comment">                                                         type of DMA command.</span>
<a name="l06450"></a>06450 <span class="comment">                                                          - 0: ST* (STF/P/T)</span>
<a name="l06451"></a>06451 <span class="comment">                                                          - 1: DWB (Don&apos;t WriteBack)</span>
<a name="l06452"></a>06452 <span class="comment">                                                         NOTE: FSRC is locked down until L2C_INT_STAT[OOB1]</span>
<a name="l06453"></a>06453 <span class="comment">                                                         is cleared. */</span>
<a name="l06454"></a>06454     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#ac5efcb2800103fcc0caad6ed397fd03e">reserved_34_35</a>               : 2;
<a name="l06455"></a>06455     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a41be96823c3f27bc01f1c74a0612b063">sadr</a>                         : 14; <span class="comment">/**&lt; DMA initated Memory Range Checker Starting Address</span>
<a name="l06456"></a>06456 <span class="comment">                                                         (1MB granularity) */</span>
<a name="l06457"></a>06457     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#af0a65caa7ba1f8bb7189ef2b7f7f2332">reserved_14_19</a>               : 6;
<a name="l06458"></a>06458     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#acfbe11c8f7ed4cd51e7daf616370aae8">size</a>                         : 14; <span class="comment">/**&lt; DMA Out of Bounds Range Checker Size</span>
<a name="l06459"></a>06459 <span class="comment">                                                         (1MB granularity)</span>
<a name="l06460"></a>06460 <span class="comment">                                                         Example: 0: 0MB / 1: 1MB</span>
<a name="l06461"></a>06461 <span class="comment">                                                         The range check is for:</span>
<a name="l06462"></a>06462 <span class="comment">                                                             (SADR&lt;&lt;20) &lt;= addr[33:0] &lt; (((SADR+SIZE) &amp; 0x3FFF)&lt;&lt;20)</span>
<a name="l06463"></a>06463 <span class="comment">                                                         SW NOTE: SADR+SIZE could be setup to potentially wrap</span>
<a name="l06464"></a>06464 <span class="comment">                                                         the 34bit ending bounds address. */</span>
<a name="l06465"></a>06465 <span class="preprocessor">#else</span>
<a name="l06466"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#acfbe11c8f7ed4cd51e7daf616370aae8">06466</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#acfbe11c8f7ed4cd51e7daf616370aae8">size</a>                         : 14;
<a name="l06467"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#af0a65caa7ba1f8bb7189ef2b7f7f2332">06467</a>     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#af0a65caa7ba1f8bb7189ef2b7f7f2332">reserved_14_19</a>               : 6;
<a name="l06468"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a41be96823c3f27bc01f1c74a0612b063">06468</a>     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a41be96823c3f27bc01f1c74a0612b063">sadr</a>                         : 14;
<a name="l06469"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#ac5efcb2800103fcc0caad6ed397fd03e">06469</a>     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#ac5efcb2800103fcc0caad6ed397fd03e">reserved_34_35</a>               : 2;
<a name="l06470"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a1a5babecef8368233ead34b3b0d08226">06470</a>     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#a1a5babecef8368233ead34b3b0d08226">fsrc</a>                         : 1;
<a name="l06471"></a><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#afb6c6675b55ccfb8af152df7945b8149">06471</a>     uint64_t <a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html#afb6c6675b55ccfb8af152df7945b8149">fadr</a>                         : 27;
<a name="l06472"></a>06472 <span class="preprocessor">#endif</span>
<a name="l06473"></a>06473 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oob1.html#a4d093f8e4b3b9f3bd657cc850880e0c9">s</a>;
<a name="l06474"></a><a class="code" href="unioncvmx__l2c__oob1.html#ab6d0b26d8845728db7d4dc8495143901">06474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">cvmx_l2c_oob1_s</a>                <a class="code" href="unioncvmx__l2c__oob1.html#ab6d0b26d8845728db7d4dc8495143901">cn52xx</a>;
<a name="l06475"></a><a class="code" href="unioncvmx__l2c__oob1.html#a865769c01eb88e2cccf495fc63729780">06475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">cvmx_l2c_oob1_s</a>                <a class="code" href="unioncvmx__l2c__oob1.html#a865769c01eb88e2cccf495fc63729780">cn52xxp1</a>;
<a name="l06476"></a><a class="code" href="unioncvmx__l2c__oob1.html#abf3613c148bbb710d683713bb22172bb">06476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">cvmx_l2c_oob1_s</a>                <a class="code" href="unioncvmx__l2c__oob1.html#abf3613c148bbb710d683713bb22172bb">cn56xx</a>;
<a name="l06477"></a><a class="code" href="unioncvmx__l2c__oob1.html#ad1ddfe32fd47cd56a457be3548a2c56b">06477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob1_1_1cvmx__l2c__oob1__s.html">cvmx_l2c_oob1_s</a>                <a class="code" href="unioncvmx__l2c__oob1.html#ad1ddfe32fd47cd56a457be3548a2c56b">cn56xxp1</a>;
<a name="l06478"></a>06478 };
<a name="l06479"></a><a class="code" href="cvmx-l2c-defs_8h.html#a84a94c99ba260deb3fa82def05691d9a">06479</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob1.html" title="cvmx_l2c_oob1">cvmx_l2c_oob1</a> <a class="code" href="unioncvmx__l2c__oob1.html" title="cvmx_l2c_oob1">cvmx_l2c_oob1_t</a>;
<a name="l06480"></a>06480 <span class="comment"></span>
<a name="l06481"></a>06481 <span class="comment">/**</span>
<a name="l06482"></a>06482 <span class="comment"> * cvmx_l2c_oob2</span>
<a name="l06483"></a>06483 <span class="comment"> *</span>
<a name="l06484"></a>06484 <span class="comment"> * L2C_OOB2 = L2C Out of Bounds Range Checker</span>
<a name="l06485"></a>06485 <span class="comment"> *</span>
<a name="l06486"></a>06486 <span class="comment"> * Description: Defines DMA &quot;Out of Bounds&quot; region \#2. If a DMA initiated write transaction generates an address</span>
<a name="l06487"></a>06487 <span class="comment"> * within the specified region, the write is &apos;ignored&apos; and an interrupt is generated to alert software.</span>
<a name="l06488"></a>06488 <span class="comment"> */</span>
<a name="l06489"></a><a class="code" href="unioncvmx__l2c__oob2.html">06489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob2.html" title="cvmx_l2c_oob2">cvmx_l2c_oob2</a> {
<a name="l06490"></a><a class="code" href="unioncvmx__l2c__oob2.html#a2c46834fd41df4fc4b9f9669fa591e3a">06490</a>     uint64_t <a class="code" href="unioncvmx__l2c__oob2.html#a2c46834fd41df4fc4b9f9669fa591e3a">u64</a>;
<a name="l06491"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">06491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">cvmx_l2c_oob2_s</a> {
<a name="l06492"></a>06492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06493"></a>06493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a21a1b064e19503f9572cd9c8c700b5f7">fadr</a>                         : 27; <span class="comment">/**&lt; DMA initated Memory Range Checker Failing Address</span>
<a name="l06494"></a>06494 <span class="comment">                                                         When L2C_INT_STAT[OOB2]=1, this field indicates the</span>
<a name="l06495"></a>06495 <span class="comment">                                                         DMA cacheline address.</span>
<a name="l06496"></a>06496 <span class="comment">                                                         (addr[33:7] = full cacheline address captured)</span>
<a name="l06497"></a>06497 <span class="comment">                                                         NOTE: FADR is locked down until L2C_INT_STAT[OOB2]</span>
<a name="l06498"></a>06498 <span class="comment">                                                         is cleared. */</span>
<a name="l06499"></a>06499     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#acc2744f22bd1ae23cc264232400634ec">fsrc</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Failing Source Command</span>
<a name="l06500"></a>06500 <span class="comment">                                                         When L2C_INT_STAT[OOB2]=1, this field indicates the</span>
<a name="l06501"></a>06501 <span class="comment">                                                         type of DMA command.</span>
<a name="l06502"></a>06502 <span class="comment">                                                          - 0: ST* (STF/P/T)</span>
<a name="l06503"></a>06503 <span class="comment">                                                          - 1: DWB (Don&apos;t WriteBack)</span>
<a name="l06504"></a>06504 <span class="comment">                                                         NOTE: FSRC is locked down until L2C_INT_STAT[OOB2]</span>
<a name="l06505"></a>06505 <span class="comment">                                                         is cleared. */</span>
<a name="l06506"></a>06506     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a1c3c61dd7b4a25ca86b9de682b22b4cd">reserved_34_35</a>               : 2;
<a name="l06507"></a>06507     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a72ab271959a066b5de0ebc2dd4f98e07">sadr</a>                         : 14; <span class="comment">/**&lt; DMA initated Memory Range Checker Starting Address</span>
<a name="l06508"></a>06508 <span class="comment">                                                         (1MB granularity) */</span>
<a name="l06509"></a>06509     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a8e06de06205f6ee6ca2fc59e5cd91a40">reserved_14_19</a>               : 6;
<a name="l06510"></a>06510     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#afca0775afa592cc991392c8c111f6f75">size</a>                         : 14; <span class="comment">/**&lt; DMA Out of Bounds Range Checker Size</span>
<a name="l06511"></a>06511 <span class="comment">                                                         (1MB granularity)</span>
<a name="l06512"></a>06512 <span class="comment">                                                         Example: 0: 0MB / 1: 1MB</span>
<a name="l06513"></a>06513 <span class="comment">                                                         The range check is for:</span>
<a name="l06514"></a>06514 <span class="comment">                                                             (SADR&lt;&lt;20) &lt;= addr[33:0] &lt; (((SADR+SIZE) &amp; 0x3FFF)&lt;&lt;20)</span>
<a name="l06515"></a>06515 <span class="comment">                                                         SW NOTE: SADR+SIZE could be setup to potentially wrap</span>
<a name="l06516"></a>06516 <span class="comment">                                                         the 34bit ending bounds address. */</span>
<a name="l06517"></a>06517 <span class="preprocessor">#else</span>
<a name="l06518"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#afca0775afa592cc991392c8c111f6f75">06518</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#afca0775afa592cc991392c8c111f6f75">size</a>                         : 14;
<a name="l06519"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a8e06de06205f6ee6ca2fc59e5cd91a40">06519</a>     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a8e06de06205f6ee6ca2fc59e5cd91a40">reserved_14_19</a>               : 6;
<a name="l06520"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a72ab271959a066b5de0ebc2dd4f98e07">06520</a>     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a72ab271959a066b5de0ebc2dd4f98e07">sadr</a>                         : 14;
<a name="l06521"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a1c3c61dd7b4a25ca86b9de682b22b4cd">06521</a>     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a1c3c61dd7b4a25ca86b9de682b22b4cd">reserved_34_35</a>               : 2;
<a name="l06522"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#acc2744f22bd1ae23cc264232400634ec">06522</a>     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#acc2744f22bd1ae23cc264232400634ec">fsrc</a>                         : 1;
<a name="l06523"></a><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a21a1b064e19503f9572cd9c8c700b5f7">06523</a>     uint64_t <a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html#a21a1b064e19503f9572cd9c8c700b5f7">fadr</a>                         : 27;
<a name="l06524"></a>06524 <span class="preprocessor">#endif</span>
<a name="l06525"></a>06525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oob2.html#a6ef6ba77e8f530410b5648497eb5bbe4">s</a>;
<a name="l06526"></a><a class="code" href="unioncvmx__l2c__oob2.html#af96d81097351a096235b2524bdf5624d">06526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">cvmx_l2c_oob2_s</a>                <a class="code" href="unioncvmx__l2c__oob2.html#af96d81097351a096235b2524bdf5624d">cn52xx</a>;
<a name="l06527"></a><a class="code" href="unioncvmx__l2c__oob2.html#a4404c498e03fd064da90ef7cd91069a9">06527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">cvmx_l2c_oob2_s</a>                <a class="code" href="unioncvmx__l2c__oob2.html#a4404c498e03fd064da90ef7cd91069a9">cn52xxp1</a>;
<a name="l06528"></a><a class="code" href="unioncvmx__l2c__oob2.html#a612ffa20244f53dc8178eb2698421469">06528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">cvmx_l2c_oob2_s</a>                <a class="code" href="unioncvmx__l2c__oob2.html#a612ffa20244f53dc8178eb2698421469">cn56xx</a>;
<a name="l06529"></a><a class="code" href="unioncvmx__l2c__oob2.html#a39e3961d2669bdffb081e0645c4c874e">06529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob2_1_1cvmx__l2c__oob2__s.html">cvmx_l2c_oob2_s</a>                <a class="code" href="unioncvmx__l2c__oob2.html#a39e3961d2669bdffb081e0645c4c874e">cn56xxp1</a>;
<a name="l06530"></a>06530 };
<a name="l06531"></a><a class="code" href="cvmx-l2c-defs_8h.html#aab57c55aae9c01f578a5aaa4d8a83f58">06531</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob2.html" title="cvmx_l2c_oob2">cvmx_l2c_oob2</a> <a class="code" href="unioncvmx__l2c__oob2.html" title="cvmx_l2c_oob2">cvmx_l2c_oob2_t</a>;
<a name="l06532"></a>06532 <span class="comment"></span>
<a name="l06533"></a>06533 <span class="comment">/**</span>
<a name="l06534"></a>06534 <span class="comment"> * cvmx_l2c_oob3</span>
<a name="l06535"></a>06535 <span class="comment"> *</span>
<a name="l06536"></a>06536 <span class="comment"> * L2C_OOB3 = L2C Out of Bounds Range Checker</span>
<a name="l06537"></a>06537 <span class="comment"> *</span>
<a name="l06538"></a>06538 <span class="comment"> * Description: Defines DMA &quot;Out of Bounds&quot; region \#3. If a DMA initiated write transaction generates an address</span>
<a name="l06539"></a>06539 <span class="comment"> * within the specified region, the write is &apos;ignored&apos; and an interrupt is generated to alert software.</span>
<a name="l06540"></a>06540 <span class="comment"> */</span>
<a name="l06541"></a><a class="code" href="unioncvmx__l2c__oob3.html">06541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob3.html" title="cvmx_l2c_oob3">cvmx_l2c_oob3</a> {
<a name="l06542"></a><a class="code" href="unioncvmx__l2c__oob3.html#ad180acd05dd55c98dca485865fafeabb">06542</a>     uint64_t <a class="code" href="unioncvmx__l2c__oob3.html#ad180acd05dd55c98dca485865fafeabb">u64</a>;
<a name="l06543"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">06543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">cvmx_l2c_oob3_s</a> {
<a name="l06544"></a>06544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06545"></a>06545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8098583c4f5cb9d4c601ab3ce8963238">fadr</a>                         : 27; <span class="comment">/**&lt; DMA initated Memory Range Checker Failing Address</span>
<a name="l06546"></a>06546 <span class="comment">                                                         When L2C_INT_STAT[OOB3]=1, this field indicates the</span>
<a name="l06547"></a>06547 <span class="comment">                                                         DMA cacheline address.</span>
<a name="l06548"></a>06548 <span class="comment">                                                         (addr[33:7] = full cacheline address captured)</span>
<a name="l06549"></a>06549 <span class="comment">                                                         NOTE: FADR is locked down until L2C_INT_STAT[00B3]</span>
<a name="l06550"></a>06550 <span class="comment">                                                         is cleared. */</span>
<a name="l06551"></a>06551     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#adbd36409e3e26b94855b4d2d64c02393">fsrc</a>                         : 1;  <span class="comment">/**&lt; DMA Out of Bounds Failing Source Command</span>
<a name="l06552"></a>06552 <span class="comment">                                                         When L2C_INT_STAT[OOB3]=1, this field indicates the</span>
<a name="l06553"></a>06553 <span class="comment">                                                         type of DMA command.</span>
<a name="l06554"></a>06554 <span class="comment">                                                          - 0: ST* (STF/P/T)</span>
<a name="l06555"></a>06555 <span class="comment">                                                          - 1: DWB (Don&apos;t WriteBack)</span>
<a name="l06556"></a>06556 <span class="comment">                                                         NOTE: FSRC is locked down until L2C_INT_STAT[00B3]</span>
<a name="l06557"></a>06557 <span class="comment">                                                         is cleared. */</span>
<a name="l06558"></a>06558     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a54b86731c6b224bff5217e9fa283a125">reserved_34_35</a>               : 2;
<a name="l06559"></a>06559     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8b55ce8ffbc51ff8077d30a4e1ff3540">sadr</a>                         : 14; <span class="comment">/**&lt; DMA initated Memory Range Checker Starting Address</span>
<a name="l06560"></a>06560 <span class="comment">                                                         (1MB granularity) */</span>
<a name="l06561"></a>06561     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a0ed0c2ad5ecba4e589875649546fb95b">reserved_14_19</a>               : 6;
<a name="l06562"></a>06562     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#ac35226e93cfdd157dce90338461d3cdf">size</a>                         : 14; <span class="comment">/**&lt; DMA Out of Bounds Range Checker Size</span>
<a name="l06563"></a>06563 <span class="comment">                                                         (1MB granularity)</span>
<a name="l06564"></a>06564 <span class="comment">                                                         Example: 0: 0MB / 1: 1MB</span>
<a name="l06565"></a>06565 <span class="comment">                                                         The range check is for:</span>
<a name="l06566"></a>06566 <span class="comment">                                                             (SADR&lt;&lt;20) &lt;= addr[33:0] &lt; (((SADR+SIZE) &amp; 0x3FFF)&lt;&lt;20)</span>
<a name="l06567"></a>06567 <span class="comment">                                                         SW NOTE: SADR+SIZE could be setup to potentially wrap</span>
<a name="l06568"></a>06568 <span class="comment">                                                         the 34bit ending bounds address. */</span>
<a name="l06569"></a>06569 <span class="preprocessor">#else</span>
<a name="l06570"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#ac35226e93cfdd157dce90338461d3cdf">06570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#ac35226e93cfdd157dce90338461d3cdf">size</a>                         : 14;
<a name="l06571"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a0ed0c2ad5ecba4e589875649546fb95b">06571</a>     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a0ed0c2ad5ecba4e589875649546fb95b">reserved_14_19</a>               : 6;
<a name="l06572"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8b55ce8ffbc51ff8077d30a4e1ff3540">06572</a>     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8b55ce8ffbc51ff8077d30a4e1ff3540">sadr</a>                         : 14;
<a name="l06573"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a54b86731c6b224bff5217e9fa283a125">06573</a>     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a54b86731c6b224bff5217e9fa283a125">reserved_34_35</a>               : 2;
<a name="l06574"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#adbd36409e3e26b94855b4d2d64c02393">06574</a>     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#adbd36409e3e26b94855b4d2d64c02393">fsrc</a>                         : 1;
<a name="l06575"></a><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8098583c4f5cb9d4c601ab3ce8963238">06575</a>     uint64_t <a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html#a8098583c4f5cb9d4c601ab3ce8963238">fadr</a>                         : 27;
<a name="l06576"></a>06576 <span class="preprocessor">#endif</span>
<a name="l06577"></a>06577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__oob3.html#a0e742add390cbf03e0c7b21ab5d4ad1f">s</a>;
<a name="l06578"></a><a class="code" href="unioncvmx__l2c__oob3.html#ae514123177584fc2004ec404a9ac8834">06578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">cvmx_l2c_oob3_s</a>                <a class="code" href="unioncvmx__l2c__oob3.html#ae514123177584fc2004ec404a9ac8834">cn52xx</a>;
<a name="l06579"></a><a class="code" href="unioncvmx__l2c__oob3.html#a5609397a6976a37ef0f0f44cca2a62d3">06579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">cvmx_l2c_oob3_s</a>                <a class="code" href="unioncvmx__l2c__oob3.html#a5609397a6976a37ef0f0f44cca2a62d3">cn52xxp1</a>;
<a name="l06580"></a><a class="code" href="unioncvmx__l2c__oob3.html#aa9fcc4a1cd88b42dc0a0962684730ceb">06580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">cvmx_l2c_oob3_s</a>                <a class="code" href="unioncvmx__l2c__oob3.html#aa9fcc4a1cd88b42dc0a0962684730ceb">cn56xx</a>;
<a name="l06581"></a><a class="code" href="unioncvmx__l2c__oob3.html#a971a759d6924df73e666fba56c2f22b1">06581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__oob3_1_1cvmx__l2c__oob3__s.html">cvmx_l2c_oob3_s</a>                <a class="code" href="unioncvmx__l2c__oob3.html#a971a759d6924df73e666fba56c2f22b1">cn56xxp1</a>;
<a name="l06582"></a>06582 };
<a name="l06583"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad8ac6673267a0011c584116d9687f7d6">06583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__oob3.html" title="cvmx_l2c_oob3">cvmx_l2c_oob3</a> <a class="code" href="unioncvmx__l2c__oob3.html" title="cvmx_l2c_oob3">cvmx_l2c_oob3_t</a>;
<a name="l06584"></a>06584 <span class="comment"></span>
<a name="l06585"></a>06585 <span class="comment">/**</span>
<a name="l06586"></a>06586 <span class="comment"> * cvmx_l2c_pfc#</span>
<a name="l06587"></a>06587 <span class="comment"> *</span>
<a name="l06588"></a>06588 <span class="comment"> * L2C_PFC0 = L2 Performance Counter \#0</span>
<a name="l06589"></a>06589 <span class="comment"> *</span>
<a name="l06590"></a>06590 <span class="comment"> * Description:</span>
<a name="l06591"></a>06591 <span class="comment"> */</span>
<a name="l06592"></a><a class="code" href="unioncvmx__l2c__pfcx.html">06592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__pfcx.html" title="cvmx_l2c_pfc#">cvmx_l2c_pfcx</a> {
<a name="l06593"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a5ced8d26e3962eaffbc0a76f32c300d3">06593</a>     uint64_t <a class="code" href="unioncvmx__l2c__pfcx.html#a5ced8d26e3962eaffbc0a76f32c300d3">u64</a>;
<a name="l06594"></a><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">06594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a> {
<a name="l06595"></a>06595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06596"></a>06596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a6285a9672315eece39ea445502793ddc">reserved_36_63</a>               : 28;
<a name="l06597"></a>06597     uint64_t <a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a0a63b7dd45d423b73f42817a2dd709a3">pfcnt0</a>                       : 36; <span class="comment">/**&lt; Performance Counter \#0 */</span>
<a name="l06598"></a>06598 <span class="preprocessor">#else</span>
<a name="l06599"></a><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a0a63b7dd45d423b73f42817a2dd709a3">06599</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a0a63b7dd45d423b73f42817a2dd709a3">pfcnt0</a>                       : 36;
<a name="l06600"></a><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a6285a9672315eece39ea445502793ddc">06600</a>     uint64_t <a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html#a6285a9672315eece39ea445502793ddc">reserved_36_63</a>               : 28;
<a name="l06601"></a>06601 <span class="preprocessor">#endif</span>
<a name="l06602"></a>06602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__pfcx.html#a422f18b70f79bdf217e8df8a02f7683a">s</a>;
<a name="l06603"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a725eed82e1fa111e0cceb40fadd8b148">06603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#a725eed82e1fa111e0cceb40fadd8b148">cn30xx</a>;
<a name="l06604"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a16b5289b707d65c7fb692409beada3f4">06604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#a16b5289b707d65c7fb692409beada3f4">cn31xx</a>;
<a name="l06605"></a><a class="code" href="unioncvmx__l2c__pfcx.html#aecef22442abaf3fdaa13193ef7e56e73">06605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#aecef22442abaf3fdaa13193ef7e56e73">cn38xx</a>;
<a name="l06606"></a><a class="code" href="unioncvmx__l2c__pfcx.html#ae08149fbfdac4fc872f7df392add7f81">06606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#ae08149fbfdac4fc872f7df392add7f81">cn38xxp2</a>;
<a name="l06607"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a10f65328ec24fd1b27482103f4d4e7bd">06607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#a10f65328ec24fd1b27482103f4d4e7bd">cn50xx</a>;
<a name="l06608"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a0048c48c49eebd73023a598de2951010">06608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#a0048c48c49eebd73023a598de2951010">cn52xx</a>;
<a name="l06609"></a><a class="code" href="unioncvmx__l2c__pfcx.html#aee683ebc78197f9cd8db1ed25993aec4">06609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#aee683ebc78197f9cd8db1ed25993aec4">cn52xxp1</a>;
<a name="l06610"></a><a class="code" href="unioncvmx__l2c__pfcx.html#aef7379fe9f9c2a76260fd0f8dbb48889">06610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#aef7379fe9f9c2a76260fd0f8dbb48889">cn56xx</a>;
<a name="l06611"></a><a class="code" href="unioncvmx__l2c__pfcx.html#a9f49d54a874b505661f11ac5ef48c824">06611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#a9f49d54a874b505661f11ac5ef48c824">cn56xxp1</a>;
<a name="l06612"></a><a class="code" href="unioncvmx__l2c__pfcx.html#af96ab245af400828c561e07a529f7c64">06612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#af96ab245af400828c561e07a529f7c64">cn58xx</a>;
<a name="l06613"></a><a class="code" href="unioncvmx__l2c__pfcx.html#acaadcf3488a1c28515953685e4bea609">06613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfcx_1_1cvmx__l2c__pfcx__s.html">cvmx_l2c_pfcx_s</a>                <a class="code" href="unioncvmx__l2c__pfcx.html#acaadcf3488a1c28515953685e4bea609">cn58xxp1</a>;
<a name="l06614"></a>06614 };
<a name="l06615"></a><a class="code" href="cvmx-l2c-defs_8h.html#a70ae189f1d59fd59f16ab0d0ece20a55">06615</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__pfcx.html" title="cvmx_l2c_pfc#">cvmx_l2c_pfcx</a> <a class="code" href="unioncvmx__l2c__pfcx.html" title="cvmx_l2c_pfc#">cvmx_l2c_pfcx_t</a>;
<a name="l06616"></a>06616 <span class="comment"></span>
<a name="l06617"></a>06617 <span class="comment">/**</span>
<a name="l06618"></a>06618 <span class="comment"> * cvmx_l2c_pfctl</span>
<a name="l06619"></a>06619 <span class="comment"> *</span>
<a name="l06620"></a>06620 <span class="comment"> * L2C_PFCTL = L2 Performance Counter Control Register</span>
<a name="l06621"></a>06621 <span class="comment"> *</span>
<a name="l06622"></a>06622 <span class="comment"> * Description: Controls the actions of the 4 Performance Counters</span>
<a name="l06623"></a>06623 <span class="comment"> *</span>
<a name="l06624"></a>06624 <span class="comment"> * Notes:</span>
<a name="l06625"></a>06625 <span class="comment"> * - There are four 36b performance counter registers which can simultaneously count events.</span>
<a name="l06626"></a>06626 <span class="comment"> * Each Counter&apos;s event is programmably selected via the corresponding CNTxSEL field:</span>
<a name="l06627"></a>06627 <span class="comment"> *       CNTxSEL[5:0]    Event</span>
<a name="l06628"></a>06628 <span class="comment"> *    -----------------+-----------------------</span>
<a name="l06629"></a>06629 <span class="comment"> *             0       | Cycles</span>
<a name="l06630"></a>06630 <span class="comment"> *             1       | L2 LDI Command Miss (NOTE: Both PP and IOB are cabable of generating LDI)</span>
<a name="l06631"></a>06631 <span class="comment"> *             2       | L2 LDI Command Hit  (NOTE: Both PP and IOB are cabable of generating LDI)</span>
<a name="l06632"></a>06632 <span class="comment"> *             3       | L2 non-LDI Command Miss</span>
<a name="l06633"></a>06633 <span class="comment"> *             4       | L2 non-LDI Command Hit</span>
<a name="l06634"></a>06634 <span class="comment"> *             5       | L2 Miss (total)</span>
<a name="l06635"></a>06635 <span class="comment"> *             6       | L2 Hit (total)</span>
<a name="l06636"></a>06636 <span class="comment"> *             7       | L2 Victim Buffer Hit (Retry Probe)</span>
<a name="l06637"></a>06637 <span class="comment"> *             8       | LFB-NQ Index Conflict</span>
<a name="l06638"></a>06638 <span class="comment"> *             9       | L2 Tag Probe (issued - could be VB-Retried)</span>
<a name="l06639"></a>06639 <span class="comment"> *            10       | L2 Tag Update (completed - note: some CMD types do not update)</span>
<a name="l06640"></a>06640 <span class="comment"> *            11       | L2 Tag Probe Completed (beyond VB-RTY window)</span>
<a name="l06641"></a>06641 <span class="comment"> *            12       | L2 Tag Dirty Victim</span>
<a name="l06642"></a>06642 <span class="comment"> *            13       | L2 Data Store NOP</span>
<a name="l06643"></a>06643 <span class="comment"> *            14       | L2 Data Store READ</span>
<a name="l06644"></a>06644 <span class="comment"> *            15       | L2 Data Store WRITE</span>
<a name="l06645"></a>06645 <span class="comment"> *            16       | Memory Fill Data valid (1 strobe/32B)</span>
<a name="l06646"></a>06646 <span class="comment"> *            17       | Memory Write Request</span>
<a name="l06647"></a>06647 <span class="comment"> *            18       | Memory Read Request</span>
<a name="l06648"></a>06648 <span class="comment"> *            19       | Memory Write Data valid (1 strobe/32B)</span>
<a name="l06649"></a>06649 <span class="comment"> *            20       | XMC NOP (XMC Bus Idle)</span>
<a name="l06650"></a>06650 <span class="comment"> *            21       | XMC LDT (Load-Through Request)</span>
<a name="l06651"></a>06651 <span class="comment"> *            22       | XMC LDI (L2 Load I-Stream Request)</span>
<a name="l06652"></a>06652 <span class="comment"> *            23       | XMC LDD (L2 Load D-stream Request)</span>
<a name="l06653"></a>06653 <span class="comment"> *            24       | XMC STF (L2 Store Full cacheline Request)</span>
<a name="l06654"></a>06654 <span class="comment"> *            25       | XMC STT (L2 Store Through Request)</span>
<a name="l06655"></a>06655 <span class="comment"> *            26       | XMC STP (L2 Store Partial Request)</span>
<a name="l06656"></a>06656 <span class="comment"> *            27       | XMC STC (L2 Store Conditional Request)</span>
<a name="l06657"></a>06657 <span class="comment"> *            28       | XMC DWB (L2 Don&apos;t WriteBack Request)</span>
<a name="l06658"></a>06658 <span class="comment"> *            29       | XMC PL2 (L2 Prefetch Request)</span>
<a name="l06659"></a>06659 <span class="comment"> *            30       | XMC PSL1 (L1 Prefetch Request)</span>
<a name="l06660"></a>06660 <span class="comment"> *            31       | XMC IOBLD</span>
<a name="l06661"></a>06661 <span class="comment"> *            32       | XMC IOBST</span>
<a name="l06662"></a>06662 <span class="comment"> *            33       | XMC IOBDMA</span>
<a name="l06663"></a>06663 <span class="comment"> *            34       | XMC IOBRSP</span>
<a name="l06664"></a>06664 <span class="comment"> *            35       | XMD Bus valid (all)</span>
<a name="l06665"></a>06665 <span class="comment"> *            36       | XMD Bus valid (DST=L2C) Memory Data</span>
<a name="l06666"></a>06666 <span class="comment"> *            37       | XMD Bus valid (DST=IOB) REFL Data</span>
<a name="l06667"></a>06667 <span class="comment"> *            38       | XMD Bus valid (DST=PP) IOBRSP Data</span>
<a name="l06668"></a>06668 <span class="comment"> *            39       | RSC NOP</span>
<a name="l06669"></a>06669 <span class="comment"> *            40       | RSC STDN</span>
<a name="l06670"></a>06670 <span class="comment"> *            41       | RSC FILL</span>
<a name="l06671"></a>06671 <span class="comment"> *            42       | RSC REFL</span>
<a name="l06672"></a>06672 <span class="comment"> *            43       | RSC STIN</span>
<a name="l06673"></a>06673 <span class="comment"> *            44       | RSC SCIN</span>
<a name="l06674"></a>06674 <span class="comment"> *            45       | RSC SCFL</span>
<a name="l06675"></a>06675 <span class="comment"> *            46       | RSC SCDN</span>
<a name="l06676"></a>06676 <span class="comment"> *            47       | RSD Data Valid</span>
<a name="l06677"></a>06677 <span class="comment"> *            48       | RSD Data Valid (FILL)</span>
<a name="l06678"></a>06678 <span class="comment"> *            49       | RSD Data Valid (STRSP)</span>
<a name="l06679"></a>06679 <span class="comment"> *            50       | RSD Data Valid (REFL)</span>
<a name="l06680"></a>06680 <span class="comment"> *            51       | LRF-REQ (LFB-NQ)</span>
<a name="l06681"></a>06681 <span class="comment"> *            52       | DT RD-ALLOC (LDD/PSL1 Commands)</span>
<a name="l06682"></a>06682 <span class="comment"> *            53       | DT WR-INVAL (ST* Commands)</span>
<a name="l06683"></a>06683 <span class="comment"> */</span>
<a name="l06684"></a><a class="code" href="unioncvmx__l2c__pfctl.html">06684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__pfctl.html" title="cvmx_l2c_pfctl">cvmx_l2c_pfctl</a> {
<a name="l06685"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a67e6f75a78c60763ef54b71833b7b8d6">06685</a>     uint64_t <a class="code" href="unioncvmx__l2c__pfctl.html#a67e6f75a78c60763ef54b71833b7b8d6">u64</a>;
<a name="l06686"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">06686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a> {
<a name="l06687"></a>06687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06688"></a>06688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ae9ae4acc8d43f502e99ae90a46f3cf13">reserved_36_63</a>               : 28;
<a name="l06689"></a>06689     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a90f188aa4af27bd9ea0b40bb81a1a01e">cnt3rdclr</a>                    : 1;  <span class="comment">/**&lt; Performance Counter 3 Read Clear</span>
<a name="l06690"></a>06690 <span class="comment">                                                         When set, all CSR reads of the L2C_PFC3</span>
<a name="l06691"></a>06691 <span class="comment">                                                         register will auto-clear the counter. This allows</span>
<a name="l06692"></a>06692 <span class="comment">                                                         SW to maintain &apos;cumulative&apos; counters in SW.</span>
<a name="l06693"></a>06693 <span class="comment">                                                         NOTE: If the CSR read occurs in the same cycle as</span>
<a name="l06694"></a>06694 <span class="comment">                                                         the &apos;event&apos; to be counted, the counter will</span>
<a name="l06695"></a>06695 <span class="comment">                                                         properly reflect the event. */</span>
<a name="l06696"></a>06696     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9d54d211bc6253110e1d5362d591b06d">cnt2rdclr</a>                    : 1;  <span class="comment">/**&lt; Performance Counter 2 Read Clear</span>
<a name="l06697"></a>06697 <span class="comment">                                                         When set, all CSR reads of the L2C_PFC2</span>
<a name="l06698"></a>06698 <span class="comment">                                                         register will auto-clear the counter. This allows</span>
<a name="l06699"></a>06699 <span class="comment">                                                         SW to maintain &apos;cumulative&apos; counters in SW.</span>
<a name="l06700"></a>06700 <span class="comment">                                                         NOTE: If the CSR read occurs in the same cycle as</span>
<a name="l06701"></a>06701 <span class="comment">                                                         the &apos;event&apos; to be counted, the counter will</span>
<a name="l06702"></a>06702 <span class="comment">                                                         properly reflect the event. */</span>
<a name="l06703"></a>06703     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa5c5ba52f54b0988d757d77dc119a490">cnt1rdclr</a>                    : 1;  <span class="comment">/**&lt; Performance Counter 1 Read Clear</span>
<a name="l06704"></a>06704 <span class="comment">                                                         When set, all CSR reads of the L2C_PFC1</span>
<a name="l06705"></a>06705 <span class="comment">                                                         register will auto-clear the counter. This allows</span>
<a name="l06706"></a>06706 <span class="comment">                                                         SW to maintain &apos;cumulative&apos; counters in SW.</span>
<a name="l06707"></a>06707 <span class="comment">                                                         NOTE: If the CSR read occurs in the same cycle as</span>
<a name="l06708"></a>06708 <span class="comment">                                                         the &apos;event&apos; to be counted, the counter will</span>
<a name="l06709"></a>06709 <span class="comment">                                                         properly reflect the event. */</span>
<a name="l06710"></a>06710     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ab14f0a6cccf3486b4254076310339de7">cnt0rdclr</a>                    : 1;  <span class="comment">/**&lt; Performance Counter 0 Read Clear</span>
<a name="l06711"></a>06711 <span class="comment">                                                         When set, all CSR reads of the L2C_PFC0</span>
<a name="l06712"></a>06712 <span class="comment">                                                         register will &apos;auto-clear&apos; the counter. This allows</span>
<a name="l06713"></a>06713 <span class="comment">                                                         SW to maintain accurate &apos;cumulative&apos; counters.</span>
<a name="l06714"></a>06714 <span class="comment">                                                         NOTE: If the CSR read occurs in the same cycle as</span>
<a name="l06715"></a>06715 <span class="comment">                                                         the &apos;event&apos; to be counted, the counter will</span>
<a name="l06716"></a>06716 <span class="comment">                                                         properly reflect the event. */</span>
<a name="l06717"></a>06717     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#af7521dc3a98832c8f9ce6acbacf6f83d">cnt3ena</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 3 Enable</span>
<a name="l06718"></a>06718 <span class="comment">                                                         When this bit is set, the performance counter</span>
<a name="l06719"></a>06719 <span class="comment">                                                         is enabled. */</span>
<a name="l06720"></a>06720     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa53e6e21cb03b273a643adc2ce4355d7">cnt3clr</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 3 Clear</span>
<a name="l06721"></a>06721 <span class="comment">                                                         When the CSR write occurs, if this bit is set,</span>
<a name="l06722"></a>06722 <span class="comment">                                                         the performance counter is cleared. Otherwise,</span>
<a name="l06723"></a>06723 <span class="comment">                                                         it will resume counting from its current value. */</span>
<a name="l06724"></a>06724     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a789ef72f40a573daab226ab2674f886d">cnt3sel</a>                      : 6;  <span class="comment">/**&lt; Performance Counter 3 Event Selector</span>
<a name="l06725"></a>06725 <span class="comment">                                                         (see list of selectable events to count in NOTES) */</span>
<a name="l06726"></a>06726     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#acfb26cc45c49acb02b3aa3e5b1f09c9f">cnt2ena</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 2 Enable</span>
<a name="l06727"></a>06727 <span class="comment">                                                         When this bit is set, the performance counter</span>
<a name="l06728"></a>06728 <span class="comment">                                                         is enabled. */</span>
<a name="l06729"></a>06729     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a2c5b259b2750e9275ce8311d03e0c67c">cnt2clr</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 2 Clear</span>
<a name="l06730"></a>06730 <span class="comment">                                                         When the CSR write occurs, if this bit is set,</span>
<a name="l06731"></a>06731 <span class="comment">                                                         the performance counter is cleared. Otherwise,</span>
<a name="l06732"></a>06732 <span class="comment">                                                         it will resume counting from its current value. */</span>
<a name="l06733"></a>06733     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ad62b729dfb1511aa19470da101fe1213">cnt2sel</a>                      : 6;  <span class="comment">/**&lt; Performance Counter 2 Event Selector</span>
<a name="l06734"></a>06734 <span class="comment">                                                         (see list of selectable events to count in NOTES) */</span>
<a name="l06735"></a>06735     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a038c95c893f99e753fe2536242555ca5">cnt1ena</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 1 Enable</span>
<a name="l06736"></a>06736 <span class="comment">                                                         When this bit is set, the performance counter</span>
<a name="l06737"></a>06737 <span class="comment">                                                         is enabled. */</span>
<a name="l06738"></a>06738     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a0804b9b8c9aa635d174558f0b5cb37ee">cnt1clr</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 1 Clear</span>
<a name="l06739"></a>06739 <span class="comment">                                                         When the CSR write occurs, if this bit is set,</span>
<a name="l06740"></a>06740 <span class="comment">                                                         the performance counter is cleared. Otherwise,</span>
<a name="l06741"></a>06741 <span class="comment">                                                         it will resume counting from its current value. */</span>
<a name="l06742"></a>06742     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a27bfd38af69af7cd05a363a534d5c9ce">cnt1sel</a>                      : 6;  <span class="comment">/**&lt; Performance Counter 1 Event Selector</span>
<a name="l06743"></a>06743 <span class="comment">                                                         (see list of selectable events to count in NOTES) */</span>
<a name="l06744"></a>06744     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aecfe8ed326a4d093ca8840f7babe302f">cnt0ena</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 0 Enable</span>
<a name="l06745"></a>06745 <span class="comment">                                                         When this bit is set, the performance counter</span>
<a name="l06746"></a>06746 <span class="comment">                                                         is enabled. */</span>
<a name="l06747"></a>06747     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9495b6abe24da13e37cec097fe90decf">cnt0clr</a>                      : 1;  <span class="comment">/**&lt; Performance Counter 0 Clear</span>
<a name="l06748"></a>06748 <span class="comment">                                                         When the CSR write occurs, if this bit is set,</span>
<a name="l06749"></a>06749 <span class="comment">                                                         the performance counter is cleared. Otherwise,</span>
<a name="l06750"></a>06750 <span class="comment">                                                         it will resume counting from its current value. */</span>
<a name="l06751"></a>06751     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a41a7a63698d9afedfd3ac4be5f940838">cnt0sel</a>                      : 6;  <span class="comment">/**&lt; Performance Counter 0 Event Selector</span>
<a name="l06752"></a>06752 <span class="comment">                                                         (see list of selectable events to count in NOTES) */</span>
<a name="l06753"></a>06753 <span class="preprocessor">#else</span>
<a name="l06754"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a41a7a63698d9afedfd3ac4be5f940838">06754</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a41a7a63698d9afedfd3ac4be5f940838">cnt0sel</a>                      : 6;
<a name="l06755"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9495b6abe24da13e37cec097fe90decf">06755</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9495b6abe24da13e37cec097fe90decf">cnt0clr</a>                      : 1;
<a name="l06756"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aecfe8ed326a4d093ca8840f7babe302f">06756</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aecfe8ed326a4d093ca8840f7babe302f">cnt0ena</a>                      : 1;
<a name="l06757"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a27bfd38af69af7cd05a363a534d5c9ce">06757</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a27bfd38af69af7cd05a363a534d5c9ce">cnt1sel</a>                      : 6;
<a name="l06758"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a0804b9b8c9aa635d174558f0b5cb37ee">06758</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a0804b9b8c9aa635d174558f0b5cb37ee">cnt1clr</a>                      : 1;
<a name="l06759"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a038c95c893f99e753fe2536242555ca5">06759</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a038c95c893f99e753fe2536242555ca5">cnt1ena</a>                      : 1;
<a name="l06760"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ad62b729dfb1511aa19470da101fe1213">06760</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ad62b729dfb1511aa19470da101fe1213">cnt2sel</a>                      : 6;
<a name="l06761"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a2c5b259b2750e9275ce8311d03e0c67c">06761</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a2c5b259b2750e9275ce8311d03e0c67c">cnt2clr</a>                      : 1;
<a name="l06762"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#acfb26cc45c49acb02b3aa3e5b1f09c9f">06762</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#acfb26cc45c49acb02b3aa3e5b1f09c9f">cnt2ena</a>                      : 1;
<a name="l06763"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a789ef72f40a573daab226ab2674f886d">06763</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a789ef72f40a573daab226ab2674f886d">cnt3sel</a>                      : 6;
<a name="l06764"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa53e6e21cb03b273a643adc2ce4355d7">06764</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa53e6e21cb03b273a643adc2ce4355d7">cnt3clr</a>                      : 1;
<a name="l06765"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#af7521dc3a98832c8f9ce6acbacf6f83d">06765</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#af7521dc3a98832c8f9ce6acbacf6f83d">cnt3ena</a>                      : 1;
<a name="l06766"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ab14f0a6cccf3486b4254076310339de7">06766</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ab14f0a6cccf3486b4254076310339de7">cnt0rdclr</a>                    : 1;
<a name="l06767"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa5c5ba52f54b0988d757d77dc119a490">06767</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#aa5c5ba52f54b0988d757d77dc119a490">cnt1rdclr</a>                    : 1;
<a name="l06768"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9d54d211bc6253110e1d5362d591b06d">06768</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a9d54d211bc6253110e1d5362d591b06d">cnt2rdclr</a>                    : 1;
<a name="l06769"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a90f188aa4af27bd9ea0b40bb81a1a01e">06769</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#a90f188aa4af27bd9ea0b40bb81a1a01e">cnt3rdclr</a>                    : 1;
<a name="l06770"></a><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ae9ae4acc8d43f502e99ae90a46f3cf13">06770</a>     uint64_t <a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html#ae9ae4acc8d43f502e99ae90a46f3cf13">reserved_36_63</a>               : 28;
<a name="l06771"></a>06771 <span class="preprocessor">#endif</span>
<a name="l06772"></a>06772 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__pfctl.html#afaed8a8e95feb59039ed34c1c2b38b33">s</a>;
<a name="l06773"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a9b77e3c838a113da4afe7d6f11eb1fc3">06773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a9b77e3c838a113da4afe7d6f11eb1fc3">cn30xx</a>;
<a name="l06774"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a7bc20953ffd7bd4926526ff0e07834f0">06774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a7bc20953ffd7bd4926526ff0e07834f0">cn31xx</a>;
<a name="l06775"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a81e3b79cd1aa7c8ac540c506b444563f">06775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a81e3b79cd1aa7c8ac540c506b444563f">cn38xx</a>;
<a name="l06776"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a3fe38770c327a1a4178bd401e7a0621c">06776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a3fe38770c327a1a4178bd401e7a0621c">cn38xxp2</a>;
<a name="l06777"></a><a class="code" href="unioncvmx__l2c__pfctl.html#acfc835deb8124620cb89ffddc5559e74">06777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#acfc835deb8124620cb89ffddc5559e74">cn50xx</a>;
<a name="l06778"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a74e3f5d18e90ffe03c7a079094b37738">06778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a74e3f5d18e90ffe03c7a079094b37738">cn52xx</a>;
<a name="l06779"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a1772aa64e0003733ada1903c5aad6c45">06779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a1772aa64e0003733ada1903c5aad6c45">cn52xxp1</a>;
<a name="l06780"></a><a class="code" href="unioncvmx__l2c__pfctl.html#a2f659434adf7569e4d4460dd5d5d33e6">06780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#a2f659434adf7569e4d4460dd5d5d33e6">cn56xx</a>;
<a name="l06781"></a><a class="code" href="unioncvmx__l2c__pfctl.html#aeb7b4a131a34fdb4c1606ed7a03f42b0">06781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#aeb7b4a131a34fdb4c1606ed7a03f42b0">cn56xxp1</a>;
<a name="l06782"></a><a class="code" href="unioncvmx__l2c__pfctl.html#aa1c915cfbdadc0e6a21423e3a4cb6f5a">06782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#aa1c915cfbdadc0e6a21423e3a4cb6f5a">cn58xx</a>;
<a name="l06783"></a><a class="code" href="unioncvmx__l2c__pfctl.html#ad2af2a1070a795739981f572ce76c7ee">06783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__pfctl_1_1cvmx__l2c__pfctl__s.html">cvmx_l2c_pfctl_s</a>               <a class="code" href="unioncvmx__l2c__pfctl.html#ad2af2a1070a795739981f572ce76c7ee">cn58xxp1</a>;
<a name="l06784"></a>06784 };
<a name="l06785"></a><a class="code" href="cvmx-l2c-defs_8h.html#a97090707289f65ffd35841c26940016a">06785</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__pfctl.html" title="cvmx_l2c_pfctl">cvmx_l2c_pfctl</a> <a class="code" href="unioncvmx__l2c__pfctl.html" title="cvmx_l2c_pfctl">cvmx_l2c_pfctl_t</a>;
<a name="l06786"></a>06786 <span class="comment"></span>
<a name="l06787"></a>06787 <span class="comment">/**</span>
<a name="l06788"></a>06788 <span class="comment"> * cvmx_l2c_ppgrp</span>
<a name="l06789"></a>06789 <span class="comment"> *</span>
<a name="l06790"></a>06790 <span class="comment"> * L2C_PPGRP = L2C PP Group Number</span>
<a name="l06791"></a>06791 <span class="comment"> *</span>
<a name="l06792"></a>06792 <span class="comment"> * Description: Defines the PP(Packet Processor) PLC Group \# (0,1,2)</span>
<a name="l06793"></a>06793 <span class="comment"> */</span>
<a name="l06794"></a><a class="code" href="unioncvmx__l2c__ppgrp.html">06794</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ppgrp.html" title="cvmx_l2c_ppgrp">cvmx_l2c_ppgrp</a> {
<a name="l06795"></a><a class="code" href="unioncvmx__l2c__ppgrp.html#a374fb09d39147722ddf9e6f06e8216c9">06795</a>     uint64_t <a class="code" href="unioncvmx__l2c__ppgrp.html#a374fb09d39147722ddf9e6f06e8216c9">u64</a>;
<a name="l06796"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html">06796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html">cvmx_l2c_ppgrp_s</a> {
<a name="l06797"></a>06797 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06798"></a>06798 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a5a645d13eebcef8803b373e509642c52">reserved_24_63</a>               : 40;
<a name="l06799"></a>06799     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ad993e7361de3d2d19aa4d803830ed432">pp11grp</a>                      : 2;  <span class="comment">/**&lt; PP11 PLC Group# (0,1,2) */</span>
<a name="l06800"></a>06800     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61a4dc04ebbc017a4584278e42868313">pp10grp</a>                      : 2;  <span class="comment">/**&lt; PP10 PLC Group# (0,1,2) */</span>
<a name="l06801"></a>06801     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a28dab015b4571b7a7c6fde2266f029cc">pp9grp</a>                       : 2;  <span class="comment">/**&lt; PP9 PLC Group# (0,1,2) */</span>
<a name="l06802"></a>06802     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6b7106e3866225913950dafeb422cbd1">pp8grp</a>                       : 2;  <span class="comment">/**&lt; PP8 PLC Group# (0,1,2) */</span>
<a name="l06803"></a>06803     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6fcd36d6a53dd8b98645231981af0e65">pp7grp</a>                       : 2;  <span class="comment">/**&lt; PP7 PLC Group# (0,1,2) */</span>
<a name="l06804"></a>06804     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#acf3938a3ba41381225d72dd52deda25f">pp6grp</a>                       : 2;  <span class="comment">/**&lt; PP6 PLC Group# (0,1,2) */</span>
<a name="l06805"></a>06805     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a1fe4067bb4ac935a4c0b528dba5c21ab">pp5grp</a>                       : 2;  <span class="comment">/**&lt; PP5 PLC Group# (0,1,2) */</span>
<a name="l06806"></a>06806     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a19e2d11f7778c5af1ae87205515e64e5">pp4grp</a>                       : 2;  <span class="comment">/**&lt; PP4 PLC Group# (0,1,2) */</span>
<a name="l06807"></a>06807     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a0aa65d70a210f0823705189e787084f9">pp3grp</a>                       : 2;  <span class="comment">/**&lt; PP3 PLC Group# (0,1,2) */</span>
<a name="l06808"></a>06808     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61681332265019a3727ea00bb267c79c">pp2grp</a>                       : 2;  <span class="comment">/**&lt; PP2 PLC Group# (0,1,2) */</span>
<a name="l06809"></a>06809     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a56805c55457c6c7c4f783b07f64e54e0">pp1grp</a>                       : 2;  <span class="comment">/**&lt; PP1 PLC Group# (0,1,2) */</span>
<a name="l06810"></a>06810     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ac8b04e77179f99a5744af9ba251b7a39">pp0grp</a>                       : 2;  <span class="comment">/**&lt; PP0 PLC Group# (0,1,2) */</span>
<a name="l06811"></a>06811 <span class="preprocessor">#else</span>
<a name="l06812"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ac8b04e77179f99a5744af9ba251b7a39">06812</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ac8b04e77179f99a5744af9ba251b7a39">pp0grp</a>                       : 2;
<a name="l06813"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a56805c55457c6c7c4f783b07f64e54e0">06813</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a56805c55457c6c7c4f783b07f64e54e0">pp1grp</a>                       : 2;
<a name="l06814"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61681332265019a3727ea00bb267c79c">06814</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61681332265019a3727ea00bb267c79c">pp2grp</a>                       : 2;
<a name="l06815"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a0aa65d70a210f0823705189e787084f9">06815</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a0aa65d70a210f0823705189e787084f9">pp3grp</a>                       : 2;
<a name="l06816"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a19e2d11f7778c5af1ae87205515e64e5">06816</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a19e2d11f7778c5af1ae87205515e64e5">pp4grp</a>                       : 2;
<a name="l06817"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a1fe4067bb4ac935a4c0b528dba5c21ab">06817</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a1fe4067bb4ac935a4c0b528dba5c21ab">pp5grp</a>                       : 2;
<a name="l06818"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#acf3938a3ba41381225d72dd52deda25f">06818</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#acf3938a3ba41381225d72dd52deda25f">pp6grp</a>                       : 2;
<a name="l06819"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6fcd36d6a53dd8b98645231981af0e65">06819</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6fcd36d6a53dd8b98645231981af0e65">pp7grp</a>                       : 2;
<a name="l06820"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6b7106e3866225913950dafeb422cbd1">06820</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a6b7106e3866225913950dafeb422cbd1">pp8grp</a>                       : 2;
<a name="l06821"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a28dab015b4571b7a7c6fde2266f029cc">06821</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a28dab015b4571b7a7c6fde2266f029cc">pp9grp</a>                       : 2;
<a name="l06822"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61a4dc04ebbc017a4584278e42868313">06822</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a61a4dc04ebbc017a4584278e42868313">pp10grp</a>                      : 2;
<a name="l06823"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ad993e7361de3d2d19aa4d803830ed432">06823</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#ad993e7361de3d2d19aa4d803830ed432">pp11grp</a>                      : 2;
<a name="l06824"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a5a645d13eebcef8803b373e509642c52">06824</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html#a5a645d13eebcef8803b373e509642c52">reserved_24_63</a>               : 40;
<a name="l06825"></a>06825 <span class="preprocessor">#endif</span>
<a name="l06826"></a>06826 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ppgrp.html#aa95c4b80ae3082044f9662c6000e4498">s</a>;
<a name="l06827"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html">06827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html">cvmx_l2c_ppgrp_cn52xx</a> {
<a name="l06828"></a>06828 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06829"></a>06829 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a2b5d2e22d67db00a588b793c9090792d">reserved_8_63</a>                : 56;
<a name="l06830"></a>06830     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#aad73b3d6988cda373c850752ac29d639">pp3grp</a>                       : 2;  <span class="comment">/**&lt; PP3 PLC Group# (0,1,2) */</span>
<a name="l06831"></a>06831     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a4ed3a18415a02eb0346bf70700552262">pp2grp</a>                       : 2;  <span class="comment">/**&lt; PP2 PLC Group# (0,1,2) */</span>
<a name="l06832"></a>06832     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#abea4f7c07aa5b4fd339361e2e010adb0">pp1grp</a>                       : 2;  <span class="comment">/**&lt; PP1 PLC Group# (0,1,2) */</span>
<a name="l06833"></a>06833     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a62bc1a42db63c975da54fdea16a6087b">pp0grp</a>                       : 2;  <span class="comment">/**&lt; PP0 PLC Group# (0,1,2) */</span>
<a name="l06834"></a>06834 <span class="preprocessor">#else</span>
<a name="l06835"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a62bc1a42db63c975da54fdea16a6087b">06835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a62bc1a42db63c975da54fdea16a6087b">pp0grp</a>                       : 2;
<a name="l06836"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#abea4f7c07aa5b4fd339361e2e010adb0">06836</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#abea4f7c07aa5b4fd339361e2e010adb0">pp1grp</a>                       : 2;
<a name="l06837"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a4ed3a18415a02eb0346bf70700552262">06837</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a4ed3a18415a02eb0346bf70700552262">pp2grp</a>                       : 2;
<a name="l06838"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#aad73b3d6988cda373c850752ac29d639">06838</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#aad73b3d6988cda373c850752ac29d639">pp3grp</a>                       : 2;
<a name="l06839"></a><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a2b5d2e22d67db00a588b793c9090792d">06839</a>     uint64_t <a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html#a2b5d2e22d67db00a588b793c9090792d">reserved_8_63</a>                : 56;
<a name="l06840"></a>06840 <span class="preprocessor">#endif</span>
<a name="l06841"></a>06841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ppgrp.html#aec7b235eadcac00cacc18c98c5740c6d">cn52xx</a>;
<a name="l06842"></a><a class="code" href="unioncvmx__l2c__ppgrp.html#ac4cd5890012c7a43af8de4b222b1cc74">06842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__cn52xx.html">cvmx_l2c_ppgrp_cn52xx</a>          <a class="code" href="unioncvmx__l2c__ppgrp.html#ac4cd5890012c7a43af8de4b222b1cc74">cn52xxp1</a>;
<a name="l06843"></a><a class="code" href="unioncvmx__l2c__ppgrp.html#a1acd93140d437c06a26be3e7b7c884f9">06843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html">cvmx_l2c_ppgrp_s</a>               <a class="code" href="unioncvmx__l2c__ppgrp.html#a1acd93140d437c06a26be3e7b7c884f9">cn56xx</a>;
<a name="l06844"></a><a class="code" href="unioncvmx__l2c__ppgrp.html#a292fcc0ada5fea49b4fd2becab3fc4c6">06844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ppgrp_1_1cvmx__l2c__ppgrp__s.html">cvmx_l2c_ppgrp_s</a>               <a class="code" href="unioncvmx__l2c__ppgrp.html#a292fcc0ada5fea49b4fd2becab3fc4c6">cn56xxp1</a>;
<a name="l06845"></a>06845 };
<a name="l06846"></a><a class="code" href="cvmx-l2c-defs_8h.html#a14b2d46c5e2d3f60d1d9f4e3681dfda9">06846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ppgrp.html" title="cvmx_l2c_ppgrp">cvmx_l2c_ppgrp</a> <a class="code" href="unioncvmx__l2c__ppgrp.html" title="cvmx_l2c_ppgrp">cvmx_l2c_ppgrp_t</a>;
<a name="l06847"></a>06847 <span class="comment"></span>
<a name="l06848"></a>06848 <span class="comment">/**</span>
<a name="l06849"></a>06849 <span class="comment"> * cvmx_l2c_qos_iob#</span>
<a name="l06850"></a>06850 <span class="comment"> *</span>
<a name="l06851"></a>06851 <span class="comment"> * L2C_QOS_IOB = L2C IOB QOS level</span>
<a name="l06852"></a>06852 <span class="comment"> *</span>
<a name="l06853"></a>06853 <span class="comment"> * Description:</span>
<a name="l06854"></a>06854 <span class="comment"> */</span>
<a name="l06855"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html">06855</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__iobx.html" title="cvmx_l2c_qos_iob#">cvmx_l2c_qos_iobx</a> {
<a name="l06856"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#ad70255c8b657b32b6d4a4796dda294ab">06856</a>     uint64_t <a class="code" href="unioncvmx__l2c__qos__iobx.html#ad70255c8b657b32b6d4a4796dda294ab">u64</a>;
<a name="l06857"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">06857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a> {
<a name="l06858"></a>06858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06859"></a>06859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4982f1eb630f457c100177c518706b2f">reserved_7_63</a>                : 57;
<a name="l06860"></a>06860     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#aed082e2d2e6d6b0781201215c304af78">dwblvl</a>                       : 3;  <span class="comment">/**&lt; QOS level for DWB commands. */</span>
<a name="l06861"></a>06861     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4a4c01bcba034485bd119379b6e506d7">reserved_3_3</a>                 : 1;
<a name="l06862"></a>06862     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a166ef2fd43ee694a507c0e1e80dc7572">lvl</a>                          : 3;  <span class="comment">/**&lt; QOS level for non-DWB commands. */</span>
<a name="l06863"></a>06863 <span class="preprocessor">#else</span>
<a name="l06864"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a166ef2fd43ee694a507c0e1e80dc7572">06864</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a166ef2fd43ee694a507c0e1e80dc7572">lvl</a>                          : 3;
<a name="l06865"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4a4c01bcba034485bd119379b6e506d7">06865</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4a4c01bcba034485bd119379b6e506d7">reserved_3_3</a>                 : 1;
<a name="l06866"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#aed082e2d2e6d6b0781201215c304af78">06866</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#aed082e2d2e6d6b0781201215c304af78">dwblvl</a>                       : 3;
<a name="l06867"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4982f1eb630f457c100177c518706b2f">06867</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html#a4982f1eb630f457c100177c518706b2f">reserved_7_63</a>                : 57;
<a name="l06868"></a>06868 <span class="preprocessor">#endif</span>
<a name="l06869"></a>06869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__iobx.html#a729aefd6ba7493bd20a3ffee1158dfc3">s</a>;
<a name="l06870"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">06870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">cvmx_l2c_qos_iobx_cn61xx</a> {
<a name="l06871"></a>06871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06872"></a>06872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a4097ad964d28c9cf1f65b4b0db873672">reserved_6_63</a>                : 58;
<a name="l06873"></a>06873     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a6ac0bdefba7c401aeb3d950f534f5ea2">dwblvl</a>                       : 2;  <span class="comment">/**&lt; QOS level for DWB commands. */</span>
<a name="l06874"></a>06874     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#ac8ae68f169e44e6a91c75a86fea3eb35">reserved_2_3</a>                 : 2;
<a name="l06875"></a>06875     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a84cb5cd3170d18f5d7e7f1bf37391d9f">lvl</a>                          : 2;  <span class="comment">/**&lt; QOS level for non-DWB commands. */</span>
<a name="l06876"></a>06876 <span class="preprocessor">#else</span>
<a name="l06877"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a84cb5cd3170d18f5d7e7f1bf37391d9f">06877</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a84cb5cd3170d18f5d7e7f1bf37391d9f">lvl</a>                          : 2;
<a name="l06878"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#ac8ae68f169e44e6a91c75a86fea3eb35">06878</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#ac8ae68f169e44e6a91c75a86fea3eb35">reserved_2_3</a>                 : 2;
<a name="l06879"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a6ac0bdefba7c401aeb3d950f534f5ea2">06879</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a6ac0bdefba7c401aeb3d950f534f5ea2">dwblvl</a>                       : 2;
<a name="l06880"></a><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a4097ad964d28c9cf1f65b4b0db873672">06880</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html#a4097ad964d28c9cf1f65b4b0db873672">reserved_6_63</a>                : 58;
<a name="l06881"></a>06881 <span class="preprocessor">#endif</span>
<a name="l06882"></a>06882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__iobx.html#ad714bd416ee2893e8605c13de715ab95">cn61xx</a>;
<a name="l06883"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a973717481ebef879fc4dec24823658f5">06883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">cvmx_l2c_qos_iobx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__qos__iobx.html#a973717481ebef879fc4dec24823658f5">cn63xx</a>;
<a name="l06884"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a8fee8cf233773c64bf916d316ced049b">06884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">cvmx_l2c_qos_iobx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__qos__iobx.html#a8fee8cf233773c64bf916d316ced049b">cn63xxp1</a>;
<a name="l06885"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a5015373d71bee723dcd0e2caf1cfff89">06885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">cvmx_l2c_qos_iobx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__qos__iobx.html#a5015373d71bee723dcd0e2caf1cfff89">cn66xx</a>;
<a name="l06886"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a49f55da3c3e0095053b1be029ed7a756">06886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#a49f55da3c3e0095053b1be029ed7a756">cn68xx</a>;
<a name="l06887"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#aaed3f9f74b513e17327bd3483fe3f723">06887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#aaed3f9f74b513e17327bd3483fe3f723">cn68xxp1</a>;
<a name="l06888"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#abec95992cd62e8b8ad0b68d2ed7c98a6">06888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#abec95992cd62e8b8ad0b68d2ed7c98a6">cn70xx</a>;
<a name="l06889"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a34c87eeaa85f32a70abbc26e2c666375">06889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#a34c87eeaa85f32a70abbc26e2c666375">cn70xxp1</a>;
<a name="l06890"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a57fdd6d7c8bfede4386623399e5b3e7d">06890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#a57fdd6d7c8bfede4386623399e5b3e7d">cn73xx</a>;
<a name="l06891"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#aea2209bd412f7d80b3740ee9a824d3e0">06891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#aea2209bd412f7d80b3740ee9a824d3e0">cn78xx</a>;
<a name="l06892"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a417c9fad02db7e380e71d84c1ba17a1f">06892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#a417c9fad02db7e380e71d84c1ba17a1f">cn78xxp1</a>;
<a name="l06893"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#a3e1a9271303acdcaf74b644b783715fc">06893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__cn61xx.html">cvmx_l2c_qos_iobx_cn61xx</a>       <a class="code" href="unioncvmx__l2c__qos__iobx.html#a3e1a9271303acdcaf74b644b783715fc">cnf71xx</a>;
<a name="l06894"></a><a class="code" href="unioncvmx__l2c__qos__iobx.html#ab85ec62b188c41ba23c24452310613b1">06894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__iobx_1_1cvmx__l2c__qos__iobx__s.html">cvmx_l2c_qos_iobx_s</a>            <a class="code" href="unioncvmx__l2c__qos__iobx.html#ab85ec62b188c41ba23c24452310613b1">cnf75xx</a>;
<a name="l06895"></a>06895 };
<a name="l06896"></a><a class="code" href="cvmx-l2c-defs_8h.html#a89c3b7dcefb5910769299dc6117aa810">06896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__iobx.html" title="cvmx_l2c_qos_iob#">cvmx_l2c_qos_iobx</a> <a class="code" href="unioncvmx__l2c__qos__iobx.html" title="cvmx_l2c_qos_iob#">cvmx_l2c_qos_iobx_t</a>;
<a name="l06897"></a>06897 <span class="comment"></span>
<a name="l06898"></a>06898 <span class="comment">/**</span>
<a name="l06899"></a>06899 <span class="comment"> * cvmx_l2c_qos_pp#</span>
<a name="l06900"></a>06900 <span class="comment"> *</span>
<a name="l06901"></a>06901 <span class="comment"> * L2C_QOS_PP = L2C PP QOS level</span>
<a name="l06902"></a>06902 <span class="comment"> *</span>
<a name="l06903"></a>06903 <span class="comment"> * Description:</span>
<a name="l06904"></a>06904 <span class="comment"> */</span>
<a name="l06905"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html">06905</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__ppx.html" title="cvmx_l2c_qos_pp#">cvmx_l2c_qos_ppx</a> {
<a name="l06906"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a2d6def30fccd03d85d187c8fdefd7d8a">06906</a>     uint64_t <a class="code" href="unioncvmx__l2c__qos__ppx.html#a2d6def30fccd03d85d187c8fdefd7d8a">u64</a>;
<a name="l06907"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">06907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a> {
<a name="l06908"></a>06908 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06909"></a>06909 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#acd7e46d2f0a5b2def46b47c7670300e8">reserved_3_63</a>                : 61;
<a name="l06910"></a>06910     uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#a300a44de48e56eb77908a310b4317fcb">lvl</a>                          : 3;  <span class="comment">/**&lt; QOS level to use for this core. */</span>
<a name="l06911"></a>06911 <span class="preprocessor">#else</span>
<a name="l06912"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#a300a44de48e56eb77908a310b4317fcb">06912</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#a300a44de48e56eb77908a310b4317fcb">lvl</a>                          : 3;
<a name="l06913"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#acd7e46d2f0a5b2def46b47c7670300e8">06913</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html#acd7e46d2f0a5b2def46b47c7670300e8">reserved_3_63</a>                : 61;
<a name="l06914"></a>06914 <span class="preprocessor">#endif</span>
<a name="l06915"></a>06915 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__ppx.html#a8615e216b562be476dd856ce9cf303c7">s</a>;
<a name="l06916"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">06916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">cvmx_l2c_qos_ppx_cn61xx</a> {
<a name="l06917"></a>06917 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06918"></a>06918 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#aac63db5ce95f69a5a2fc214b26be2c0f">reserved_2_63</a>                : 62;
<a name="l06919"></a>06919     uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#abc3a871ea022d5fc28fb7942399bd240">lvl</a>                          : 2;  <span class="comment">/**&lt; QOS level to use for this PP. */</span>
<a name="l06920"></a>06920 <span class="preprocessor">#else</span>
<a name="l06921"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#abc3a871ea022d5fc28fb7942399bd240">06921</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#abc3a871ea022d5fc28fb7942399bd240">lvl</a>                          : 2;
<a name="l06922"></a><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#aac63db5ce95f69a5a2fc214b26be2c0f">06922</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html#aac63db5ce95f69a5a2fc214b26be2c0f">reserved_2_63</a>                : 62;
<a name="l06923"></a>06923 <span class="preprocessor">#endif</span>
<a name="l06924"></a>06924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__ppx.html#a8aad00441ce49a1d0f64f84db4b921d7">cn61xx</a>;
<a name="l06925"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#aeff58e9e3491fd1bd4c99cbabe80a4bd">06925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">cvmx_l2c_qos_ppx_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__ppx.html#aeff58e9e3491fd1bd4c99cbabe80a4bd">cn63xx</a>;
<a name="l06926"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a8e29abe6cc1b93fb34895f55bf6dbf82">06926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">cvmx_l2c_qos_ppx_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__ppx.html#a8e29abe6cc1b93fb34895f55bf6dbf82">cn63xxp1</a>;
<a name="l06927"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a973b771224448b04510a0893060ef7fc">06927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">cvmx_l2c_qos_ppx_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__ppx.html#a973b771224448b04510a0893060ef7fc">cn66xx</a>;
<a name="l06928"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a8fcbc713e8268791f35c6bb552eeb613">06928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a8fcbc713e8268791f35c6bb552eeb613">cn68xx</a>;
<a name="l06929"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a841ecfef1e13dfbe187bc770e63686c4">06929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a841ecfef1e13dfbe187bc770e63686c4">cn68xxp1</a>;
<a name="l06930"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#acb58c3190b071274d664405ca48ce229">06930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#acb58c3190b071274d664405ca48ce229">cn70xx</a>;
<a name="l06931"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a6a2f29b1eac4337b50936d5907bac5a1">06931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a6a2f29b1eac4337b50936d5907bac5a1">cn70xxp1</a>;
<a name="l06932"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#ad78812340bccf1166d4bcb3e63ac466a">06932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#ad78812340bccf1166d4bcb3e63ac466a">cn73xx</a>;
<a name="l06933"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a49c6aee5ecb9f20d314143130cee88be">06933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a49c6aee5ecb9f20d314143130cee88be">cn78xx</a>;
<a name="l06934"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a671bfbfaf0cd70fb0c99214ca56e1ad3">06934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a671bfbfaf0cd70fb0c99214ca56e1ad3">cn78xxp1</a>;
<a name="l06935"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a3496bbc519e831d8482c74bef7d186bd">06935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__cn61xx.html">cvmx_l2c_qos_ppx_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__ppx.html#a3496bbc519e831d8482c74bef7d186bd">cnf71xx</a>;
<a name="l06936"></a><a class="code" href="unioncvmx__l2c__qos__ppx.html#a320e6e855d3105b6db901fd91fd6319e">06936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__ppx_1_1cvmx__l2c__qos__ppx__s.html">cvmx_l2c_qos_ppx_s</a>             <a class="code" href="unioncvmx__l2c__qos__ppx.html#a320e6e855d3105b6db901fd91fd6319e">cnf75xx</a>;
<a name="l06937"></a>06937 };
<a name="l06938"></a><a class="code" href="cvmx-l2c-defs_8h.html#a11a9dd7415cf1d32bf53527e123f7a48">06938</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__ppx.html" title="cvmx_l2c_qos_pp#">cvmx_l2c_qos_ppx</a> <a class="code" href="unioncvmx__l2c__qos__ppx.html" title="cvmx_l2c_qos_pp#">cvmx_l2c_qos_ppx_t</a>;
<a name="l06939"></a>06939 <span class="comment"></span>
<a name="l06940"></a>06940 <span class="comment">/**</span>
<a name="l06941"></a>06941 <span class="comment"> * cvmx_l2c_qos_wgt</span>
<a name="l06942"></a>06942 <span class="comment"> *</span>
<a name="l06943"></a>06943 <span class="comment"> * L2C_QOS_WGT = L2C QOS weights</span>
<a name="l06944"></a>06944 <span class="comment"> *</span>
<a name="l06945"></a>06945 <span class="comment"> */</span>
<a name="l06946"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html">06946</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__wgt.html" title="cvmx_l2c_qos_wgt">cvmx_l2c_qos_wgt</a> {
<a name="l06947"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a096c9cacdd30ea3dde52644c0cbe41f1">06947</a>     uint64_t <a class="code" href="unioncvmx__l2c__qos__wgt.html#a096c9cacdd30ea3dde52644c0cbe41f1">u64</a>;
<a name="l06948"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">06948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a> {
<a name="l06949"></a>06949 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06950"></a>06950 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#af43715958af63a5fe90623a751496144">wgt7</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 7. */</span>
<a name="l06951"></a>06951     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a4802cb2c17f9aa4d320ac2d6bee32da1">wgt6</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 6. */</span>
<a name="l06952"></a>06952     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae1d11d163eecdb6c120beb49255406ba">wgt5</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 5. */</span>
<a name="l06953"></a>06953     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aa8f97c9b4b496ba76dcc179b2c866b54">wgt4</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 4. */</span>
<a name="l06954"></a>06954     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a33ea62a3827a758b7b6569bd834d2c9b">wgt3</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 3. */</span>
<a name="l06955"></a>06955     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aea1efd284cb557dd17df4d133a149a78">wgt2</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 2. */</span>
<a name="l06956"></a>06956     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae6f1287b1277f97f9cf90fbefe51d1bf">wgt1</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 1. */</span>
<a name="l06957"></a>06957     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a87100004c7cfea146fe6c295470831c5">wgt0</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 0. */</span>
<a name="l06958"></a>06958 <span class="preprocessor">#else</span>
<a name="l06959"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a87100004c7cfea146fe6c295470831c5">06959</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a87100004c7cfea146fe6c295470831c5">wgt0</a>                         : 8;
<a name="l06960"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae6f1287b1277f97f9cf90fbefe51d1bf">06960</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae6f1287b1277f97f9cf90fbefe51d1bf">wgt1</a>                         : 8;
<a name="l06961"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aea1efd284cb557dd17df4d133a149a78">06961</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aea1efd284cb557dd17df4d133a149a78">wgt2</a>                         : 8;
<a name="l06962"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a33ea62a3827a758b7b6569bd834d2c9b">06962</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a33ea62a3827a758b7b6569bd834d2c9b">wgt3</a>                         : 8;
<a name="l06963"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aa8f97c9b4b496ba76dcc179b2c866b54">06963</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#aa8f97c9b4b496ba76dcc179b2c866b54">wgt4</a>                         : 8;
<a name="l06964"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae1d11d163eecdb6c120beb49255406ba">06964</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#ae1d11d163eecdb6c120beb49255406ba">wgt5</a>                         : 8;
<a name="l06965"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a4802cb2c17f9aa4d320ac2d6bee32da1">06965</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#a4802cb2c17f9aa4d320ac2d6bee32da1">wgt6</a>                         : 8;
<a name="l06966"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#af43715958af63a5fe90623a751496144">06966</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html#af43715958af63a5fe90623a751496144">wgt7</a>                         : 8;
<a name="l06967"></a>06967 <span class="preprocessor">#endif</span>
<a name="l06968"></a>06968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__wgt.html#a287f6054650ba61e0fbe8bae450c348b">s</a>;
<a name="l06969"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">06969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">cvmx_l2c_qos_wgt_cn61xx</a> {
<a name="l06970"></a>06970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06971"></a>06971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a5cd02164451e06380c2431dfdc177bc0">reserved_32_63</a>               : 32;
<a name="l06972"></a>06972     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#aed784be44d6056ec668296e4f436d05a">wgt3</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 3 */</span>
<a name="l06973"></a>06973     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a13d3191e1c900dde75de210d25bef2e8">wgt2</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 2 */</span>
<a name="l06974"></a>06974     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a0d92de14d5e161a29ebeeb10cd02305f">wgt1</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 1 */</span>
<a name="l06975"></a>06975     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#ae67362db87abaa417830dad7f7a5bef9">wgt0</a>                         : 8;  <span class="comment">/**&lt; Weight for QOS level 0 */</span>
<a name="l06976"></a>06976 <span class="preprocessor">#else</span>
<a name="l06977"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#ae67362db87abaa417830dad7f7a5bef9">06977</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#ae67362db87abaa417830dad7f7a5bef9">wgt0</a>                         : 8;
<a name="l06978"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a0d92de14d5e161a29ebeeb10cd02305f">06978</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a0d92de14d5e161a29ebeeb10cd02305f">wgt1</a>                         : 8;
<a name="l06979"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a13d3191e1c900dde75de210d25bef2e8">06979</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a13d3191e1c900dde75de210d25bef2e8">wgt2</a>                         : 8;
<a name="l06980"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#aed784be44d6056ec668296e4f436d05a">06980</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#aed784be44d6056ec668296e4f436d05a">wgt3</a>                         : 8;
<a name="l06981"></a><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a5cd02164451e06380c2431dfdc177bc0">06981</a>     uint64_t <a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html#a5cd02164451e06380c2431dfdc177bc0">reserved_32_63</a>               : 32;
<a name="l06982"></a>06982 <span class="preprocessor">#endif</span>
<a name="l06983"></a>06983 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__qos__wgt.html#a5fe828556861c29b1a32b042f61de0d9">cn61xx</a>;
<a name="l06984"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a9ce36835a32309f5c927628bd534f204">06984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">cvmx_l2c_qos_wgt_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__wgt.html#a9ce36835a32309f5c927628bd534f204">cn63xx</a>;
<a name="l06985"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a435655bb854f3bf16a700f1d43dbd36c">06985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">cvmx_l2c_qos_wgt_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__wgt.html#a435655bb854f3bf16a700f1d43dbd36c">cn63xxp1</a>;
<a name="l06986"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a5b322dd9258283c54651441940ea48a3">06986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">cvmx_l2c_qos_wgt_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__wgt.html#a5b322dd9258283c54651441940ea48a3">cn66xx</a>;
<a name="l06987"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#aba965288fb5d402c3638a53c44f3e689">06987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#aba965288fb5d402c3638a53c44f3e689">cn68xx</a>;
<a name="l06988"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a33a1f6b649b47a7e4f92a30cf7994c50">06988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#a33a1f6b649b47a7e4f92a30cf7994c50">cn68xxp1</a>;
<a name="l06989"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a381470ad44d55ad34ec6dfac67842a2d">06989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#a381470ad44d55ad34ec6dfac67842a2d">cn70xx</a>;
<a name="l06990"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a4509e55307802ebd65596f1335112f89">06990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#a4509e55307802ebd65596f1335112f89">cn70xxp1</a>;
<a name="l06991"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#ae381d1737766a046cec3ee8146dcc374">06991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#ae381d1737766a046cec3ee8146dcc374">cn73xx</a>;
<a name="l06992"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a790976212d372c8d5bd511272eeacc22">06992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#a790976212d372c8d5bd511272eeacc22">cn78xx</a>;
<a name="l06993"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#ae657f759b5cab9e6db3da9292f383a6f">06993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#ae657f759b5cab9e6db3da9292f383a6f">cn78xxp1</a>;
<a name="l06994"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#ae6a48b2994276e32d02b01d5dd931e63">06994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__cn61xx.html">cvmx_l2c_qos_wgt_cn61xx</a>        <a class="code" href="unioncvmx__l2c__qos__wgt.html#ae6a48b2994276e32d02b01d5dd931e63">cnf71xx</a>;
<a name="l06995"></a><a class="code" href="unioncvmx__l2c__qos__wgt.html#a5e144c2613509d23e3967c26129686f9">06995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__qos__wgt_1_1cvmx__l2c__qos__wgt__s.html">cvmx_l2c_qos_wgt_s</a>             <a class="code" href="unioncvmx__l2c__qos__wgt.html#a5e144c2613509d23e3967c26129686f9">cnf75xx</a>;
<a name="l06996"></a>06996 };
<a name="l06997"></a><a class="code" href="cvmx-l2c-defs_8h.html#a26274839f19ccbbad902f68a111a0a2b">06997</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__qos__wgt.html" title="cvmx_l2c_qos_wgt">cvmx_l2c_qos_wgt</a> <a class="code" href="unioncvmx__l2c__qos__wgt.html" title="cvmx_l2c_qos_wgt">cvmx_l2c_qos_wgt_t</a>;
<a name="l06998"></a>06998 <span class="comment"></span>
<a name="l06999"></a>06999 <span class="comment">/**</span>
<a name="l07000"></a>07000 <span class="comment"> * cvmx_l2c_rsc#_pfc</span>
<a name="l07001"></a>07001 <span class="comment"> *</span>
<a name="l07002"></a>07002 <span class="comment"> * L2C_RSC_PFC = L2C RSC Performance Counter(s)</span>
<a name="l07003"></a>07003 <span class="comment"> *</span>
<a name="l07004"></a>07004 <span class="comment"> */</span>
<a name="l07005"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html">07005</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rscx__pfc.html" title="cvmx_l2c_rsc::_pfc">cvmx_l2c_rscx_pfc</a> {
<a name="l07006"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a6cc845e8ff5fb9ac7cacbfdf6365f8b3">07006</a>     uint64_t <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a6cc845e8ff5fb9ac7cacbfdf6365f8b3">u64</a>;
<a name="l07007"></a><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">07007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a> {
<a name="l07008"></a>07008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07009"></a>07009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html#a08962b1a5f164d216e6ad09c9f4dca0e">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l07010"></a>07010 <span class="preprocessor">#else</span>
<a name="l07011"></a><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html#a08962b1a5f164d216e6ad09c9f4dca0e">07011</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html#a08962b1a5f164d216e6ad09c9f4dca0e">count</a>                        : 64;
<a name="l07012"></a>07012 <span class="preprocessor">#endif</span>
<a name="l07013"></a>07013 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a7b9df623507de35267c576e16194ec1c">s</a>;
<a name="l07014"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#ab16d95f399ee108d7248ed735a51ad6e">07014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#ab16d95f399ee108d7248ed735a51ad6e">cn61xx</a>;
<a name="l07015"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a50d77302e81025a6683be1c54c534265">07015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a50d77302e81025a6683be1c54c534265">cn63xx</a>;
<a name="l07016"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a1ff8a296a12e302b7893cb437a324aae">07016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a1ff8a296a12e302b7893cb437a324aae">cn63xxp1</a>;
<a name="l07017"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9d85e2d16da5f3291816347177ea24ca">07017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9d85e2d16da5f3291816347177ea24ca">cn66xx</a>;
<a name="l07018"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#abc21d224375169e18ed46fa04423a829">07018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#abc21d224375169e18ed46fa04423a829">cn68xx</a>;
<a name="l07019"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a8f3f3eaa4bc237257b00025d2e399ff8">07019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a8f3f3eaa4bc237257b00025d2e399ff8">cn68xxp1</a>;
<a name="l07020"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#aef74c416320ffebab77b33bf0510c2fe">07020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#aef74c416320ffebab77b33bf0510c2fe">cn70xx</a>;
<a name="l07021"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9467118fd53d09860e24cc277e36e429">07021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9467118fd53d09860e24cc277e36e429">cn70xxp1</a>;
<a name="l07022"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9ca640219874f9fbfead3968f9aa858a">07022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a9ca640219874f9fbfead3968f9aa858a">cn73xx</a>;
<a name="l07023"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#ae7f23f3190ee3ab45e8a668b59808987">07023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#ae7f23f3190ee3ab45e8a668b59808987">cn78xx</a>;
<a name="l07024"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a694c02065bc747beb02844eb9eba8ea2">07024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a694c02065bc747beb02844eb9eba8ea2">cn78xxp1</a>;
<a name="l07025"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a7daced60de7f41599a238ee49daa03c6">07025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a7daced60de7f41599a238ee49daa03c6">cnf71xx</a>;
<a name="l07026"></a><a class="code" href="unioncvmx__l2c__rscx__pfc.html#a736d7a260b0efde725383f02bebe4313">07026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rscx__pfc_1_1cvmx__l2c__rscx__pfc__s.html">cvmx_l2c_rscx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rscx__pfc.html#a736d7a260b0efde725383f02bebe4313">cnf75xx</a>;
<a name="l07027"></a>07027 };
<a name="l07028"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab386527fc028f498e0477081510ad6d5">07028</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rscx__pfc.html" title="cvmx_l2c_rsc::_pfc">cvmx_l2c_rscx_pfc</a> <a class="code" href="unioncvmx__l2c__rscx__pfc.html" title="cvmx_l2c_rsc::_pfc">cvmx_l2c_rscx_pfc_t</a>;
<a name="l07029"></a>07029 <span class="comment"></span>
<a name="l07030"></a>07030 <span class="comment">/**</span>
<a name="l07031"></a>07031 <span class="comment"> * cvmx_l2c_rsd#_pfc</span>
<a name="l07032"></a>07032 <span class="comment"> *</span>
<a name="l07033"></a>07033 <span class="comment"> * L2C_RSD_PFC = L2C RSD Performance Counter(s)</span>
<a name="l07034"></a>07034 <span class="comment"> *</span>
<a name="l07035"></a>07035 <span class="comment"> */</span>
<a name="l07036"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html">07036</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rsdx__pfc.html" title="cvmx_l2c_rsd::_pfc">cvmx_l2c_rsdx_pfc</a> {
<a name="l07037"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#aa8cf6d027d5c121e434c2c6aeaad94c0">07037</a>     uint64_t <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#aa8cf6d027d5c121e434c2c6aeaad94c0">u64</a>;
<a name="l07038"></a><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">07038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a> {
<a name="l07039"></a>07039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07040"></a>07040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html#a24a2c608de3469652d93ec0ca827d925">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l07041"></a>07041 <span class="preprocessor">#else</span>
<a name="l07042"></a><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html#a24a2c608de3469652d93ec0ca827d925">07042</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html#a24a2c608de3469652d93ec0ca827d925">count</a>                        : 64;
<a name="l07043"></a>07043 <span class="preprocessor">#endif</span>
<a name="l07044"></a>07044 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#addbc38cdeb6eca419edf2a01c60c2883">s</a>;
<a name="l07045"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a0759b70e7e946a3519736eb428eda618">07045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a0759b70e7e946a3519736eb428eda618">cn61xx</a>;
<a name="l07046"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a1cf229c114abcac00566c3fe147a1109">07046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a1cf229c114abcac00566c3fe147a1109">cn63xx</a>;
<a name="l07047"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a9f0abd547936e8084b6f89dae3f0219d">07047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a9f0abd547936e8084b6f89dae3f0219d">cn63xxp1</a>;
<a name="l07048"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#acab7a591c6f6f6f6ffbb2af7e489daad">07048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#acab7a591c6f6f6f6ffbb2af7e489daad">cn66xx</a>;
<a name="l07049"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a0bd2356f264651982ed9c46ab813b033">07049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a0bd2356f264651982ed9c46ab813b033">cn68xx</a>;
<a name="l07050"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a361cc7db44bd2d27f15eff64b84277f5">07050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a361cc7db44bd2d27f15eff64b84277f5">cn68xxp1</a>;
<a name="l07051"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a539bafd992bc2c2a69f14b9559773650">07051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a539bafd992bc2c2a69f14b9559773650">cn70xx</a>;
<a name="l07052"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a7166ce2d67f6e97b91b805c5a7e6482a">07052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a7166ce2d67f6e97b91b805c5a7e6482a">cn70xxp1</a>;
<a name="l07053"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a25c9480d1603288076bd64d905691719">07053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a25c9480d1603288076bd64d905691719">cn73xx</a>;
<a name="l07054"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a31effdc5e1264f294501348171ac9fdf">07054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a31effdc5e1264f294501348171ac9fdf">cn78xx</a>;
<a name="l07055"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a1d5d110c9dc9fe72270f91984e204564">07055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a1d5d110c9dc9fe72270f91984e204564">cn78xxp1</a>;
<a name="l07056"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#ade389dbf768becb09f060c9e1b0728ad">07056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#ade389dbf768becb09f060c9e1b0728ad">cnf71xx</a>;
<a name="l07057"></a><a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a535c9850e71824534a1ad619151293f1">07057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rsdx__pfc_1_1cvmx__l2c__rsdx__pfc__s.html">cvmx_l2c_rsdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__rsdx__pfc.html#a535c9850e71824534a1ad619151293f1">cnf75xx</a>;
<a name="l07058"></a>07058 };
<a name="l07059"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1ff20452c59376522610213e7389ed68">07059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rsdx__pfc.html" title="cvmx_l2c_rsd::_pfc">cvmx_l2c_rsdx_pfc</a> <a class="code" href="unioncvmx__l2c__rsdx__pfc.html" title="cvmx_l2c_rsd::_pfc">cvmx_l2c_rsdx_pfc_t</a>;
<a name="l07060"></a>07060 <span class="comment"></span>
<a name="l07061"></a>07061 <span class="comment">/**</span>
<a name="l07062"></a>07062 <span class="comment"> * cvmx_l2c_rtg#_err</span>
<a name="l07063"></a>07063 <span class="comment"> *</span>
<a name="l07064"></a>07064 <span class="comment"> * This register records error information for all RTG SBE/DBE errors.</span>
<a name="l07065"></a>07065 <span class="comment"> * The priority of errors (lowest to highest) is SBE, DBE. An error locks [SYN], [WAY],</span>
<a name="l07066"></a>07066 <span class="comment"> * and [L2IDX] fields for equal or lower priority errors until cleared by software.</span>
<a name="l07067"></a>07067 <span class="comment"> * The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l07068"></a>07068 <span class="comment"> * [L2IDX][19:7] is the L2 block index associated with the command which had no way to allocate.</span>
<a name="l07069"></a>07069 <span class="comment"> */</span>
<a name="l07070"></a><a class="code" href="unioncvmx__l2c__rtgx__err.html">07070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rtgx__err.html" title="cvmx_l2c_rtg::_err">cvmx_l2c_rtgx_err</a> {
<a name="l07071"></a><a class="code" href="unioncvmx__l2c__rtgx__err.html#a18e6906977c7cbaac1ca8a68123de7fc">07071</a>     uint64_t <a class="code" href="unioncvmx__l2c__rtgx__err.html#a18e6906977c7cbaac1ca8a68123de7fc">u64</a>;
<a name="l07072"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html">07072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html">cvmx_l2c_rtgx_err_s</a> {
<a name="l07073"></a>07073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07074"></a>07074 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a2c56f7d071bec34581409dda65528e59">rtgdbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a double-bit RTG ECC error. */</span>
<a name="l07075"></a>07075     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad7f511cf64e2a192e268206ca23aceda">rtgsbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a single-bit RTG ECC error. */</span>
<a name="l07076"></a>07076     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6ac13cf85071e4ca8af693976c92b400">reserved_39_61</a>               : 23;
<a name="l07077"></a>07077     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad550b8d5cc6efedfd737f0a21f7a12f7">syn</a>                          : 7;  <span class="comment">/**&lt; Syndrome for the single-bit error. */</span>
<a name="l07078"></a>07078     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a16e0c8e0691419d30917b07ca7964e1c">reserved_24_31</a>               : 8;
<a name="l07079"></a>07079     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a5e78259090e00bd06dcd494c782006c9">way</a>                          : 4;  <span class="comment">/**&lt; Way of the L2 block containing the error */</span>
<a name="l07080"></a>07080     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6872df023ddd7f428553b62e842b831b">l2idx</a>                        : 13; <span class="comment">/**&lt; Index of the L2 block containing the error */</span>
<a name="l07081"></a>07081     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a81c554ade42db38bdfafa48d8b62f0a8">reserved_0_6</a>                 : 7;
<a name="l07082"></a>07082 <span class="preprocessor">#else</span>
<a name="l07083"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a81c554ade42db38bdfafa48d8b62f0a8">07083</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a81c554ade42db38bdfafa48d8b62f0a8">reserved_0_6</a>                 : 7;
<a name="l07084"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6872df023ddd7f428553b62e842b831b">07084</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6872df023ddd7f428553b62e842b831b">l2idx</a>                        : 13;
<a name="l07085"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a5e78259090e00bd06dcd494c782006c9">07085</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a5e78259090e00bd06dcd494c782006c9">way</a>                          : 4;
<a name="l07086"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a16e0c8e0691419d30917b07ca7964e1c">07086</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a16e0c8e0691419d30917b07ca7964e1c">reserved_24_31</a>               : 8;
<a name="l07087"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad550b8d5cc6efedfd737f0a21f7a12f7">07087</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad550b8d5cc6efedfd737f0a21f7a12f7">syn</a>                          : 7;
<a name="l07088"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6ac13cf85071e4ca8af693976c92b400">07088</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a6ac13cf85071e4ca8af693976c92b400">reserved_39_61</a>               : 23;
<a name="l07089"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad7f511cf64e2a192e268206ca23aceda">07089</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#ad7f511cf64e2a192e268206ca23aceda">rtgsbe</a>                       : 1;
<a name="l07090"></a><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a2c56f7d071bec34581409dda65528e59">07090</a>     uint64_t <a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html#a2c56f7d071bec34581409dda65528e59">rtgdbe</a>                       : 1;
<a name="l07091"></a>07091 <span class="preprocessor">#endif</span>
<a name="l07092"></a>07092 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__rtgx__err.html#afabbb134b22f475784187eb5cea31118">s</a>;
<a name="l07093"></a><a class="code" href="unioncvmx__l2c__rtgx__err.html#abe7cdfdf28c8af8bebd255082697cd24">07093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__rtgx__err_1_1cvmx__l2c__rtgx__err__s.html">cvmx_l2c_rtgx_err_s</a>            <a class="code" href="unioncvmx__l2c__rtgx__err.html#abe7cdfdf28c8af8bebd255082697cd24">cn78xx</a>;
<a name="l07094"></a>07094 };
<a name="l07095"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8237b858eb4f37ff0d788f6c41c2ad43">07095</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__rtgx__err.html" title="cvmx_l2c_rtg::_err">cvmx_l2c_rtgx_err</a> <a class="code" href="unioncvmx__l2c__rtgx__err.html" title="cvmx_l2c_rtg::_err">cvmx_l2c_rtgx_err_t</a>;
<a name="l07096"></a>07096 <span class="comment"></span>
<a name="l07097"></a>07097 <span class="comment">/**</span>
<a name="l07098"></a>07098 <span class="comment"> * cvmx_l2c_spar0</span>
<a name="l07099"></a>07099 <span class="comment"> *</span>
<a name="l07100"></a>07100 <span class="comment"> * L2C_SPAR0 = L2 Set Partitioning Register (PP0-3)</span>
<a name="l07101"></a>07101 <span class="comment"> *</span>
<a name="l07102"></a>07102 <span class="comment"> * Description: L2 Set Partitioning Register</span>
<a name="l07103"></a>07103 <span class="comment"> *</span>
<a name="l07104"></a>07104 <span class="comment"> * Notes:</span>
<a name="l07105"></a>07105 <span class="comment"> * - When a bit is set in the UMSK&apos;x&apos; register, a memory command issued from PP=&apos;x&apos; will NOT select that</span>
<a name="l07106"></a>07106 <span class="comment"> *   set for replacement.</span>
<a name="l07107"></a>07107 <span class="comment"> * - There MUST ALWAYS BE at least 1 bit clear in each UMSK&apos;x&apos; register for proper L2 cache operation</span>
<a name="l07108"></a>07108 <span class="comment"> * - NOTES: When L2C FUSE[136] is blown(CRIP_256K), then SETS#7-4 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07109"></a>07109 <span class="comment"> *          When L2C FUSE[137] is blown(CRIP_128K), then SETS#7-2 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07110"></a>07110 <span class="comment"> */</span>
<a name="l07111"></a><a class="code" href="unioncvmx__l2c__spar0.html">07111</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar0.html" title="cvmx_l2c_spar0">cvmx_l2c_spar0</a> {
<a name="l07112"></a><a class="code" href="unioncvmx__l2c__spar0.html#a7fabb0c93bf495dac6b9c05c48378c10">07112</a>     uint64_t <a class="code" href="unioncvmx__l2c__spar0.html#a7fabb0c93bf495dac6b9c05c48378c10">u64</a>;
<a name="l07113"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">07113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a> {
<a name="l07114"></a>07114 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07115"></a>07115 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a729253a2cdd75556ead17178452af72c">reserved_32_63</a>               : 32;
<a name="l07116"></a>07116     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a79e8392e324403d8ba4911b7a786b135">umsk3</a>                        : 8;  <span class="comment">/**&lt; PP[3] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07117"></a>07117     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae14e2e2fee53f6b7aa6077e112d8ce0a">umsk2</a>                        : 8;  <span class="comment">/**&lt; PP[2] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07118"></a>07118     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae998489f4e852b9b5bc9e75bf8de7057">umsk1</a>                        : 8;  <span class="comment">/**&lt; PP[1] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07119"></a>07119     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ab2ca20cf00be1e890ae9c0818e9614e8">umsk0</a>                        : 8;  <span class="comment">/**&lt; PP[0] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07120"></a>07120 <span class="preprocessor">#else</span>
<a name="l07121"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ab2ca20cf00be1e890ae9c0818e9614e8">07121</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ab2ca20cf00be1e890ae9c0818e9614e8">umsk0</a>                        : 8;
<a name="l07122"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae998489f4e852b9b5bc9e75bf8de7057">07122</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae998489f4e852b9b5bc9e75bf8de7057">umsk1</a>                        : 8;
<a name="l07123"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae14e2e2fee53f6b7aa6077e112d8ce0a">07123</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#ae14e2e2fee53f6b7aa6077e112d8ce0a">umsk2</a>                        : 8;
<a name="l07124"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a79e8392e324403d8ba4911b7a786b135">07124</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a79e8392e324403d8ba4911b7a786b135">umsk3</a>                        : 8;
<a name="l07125"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a729253a2cdd75556ead17178452af72c">07125</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html#a729253a2cdd75556ead17178452af72c">reserved_32_63</a>               : 32;
<a name="l07126"></a>07126 <span class="preprocessor">#endif</span>
<a name="l07127"></a>07127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar0.html#a106cad4b442cd2b056656f9c6ff18aa0">s</a>;
<a name="l07128"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html">07128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html">cvmx_l2c_spar0_cn30xx</a> {
<a name="l07129"></a>07129 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07130"></a>07130 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#ad03a1a7b78aa99d029e2bc502aa9af29">reserved_4_63</a>                : 60;
<a name="l07131"></a>07131     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#a9964404c405a146823427d16cb46c42f">umsk0</a>                        : 4;  <span class="comment">/**&lt; PP[0] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07132"></a>07132 <span class="preprocessor">#else</span>
<a name="l07133"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#a9964404c405a146823427d16cb46c42f">07133</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#a9964404c405a146823427d16cb46c42f">umsk0</a>                        : 4;
<a name="l07134"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#ad03a1a7b78aa99d029e2bc502aa9af29">07134</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn30xx.html#ad03a1a7b78aa99d029e2bc502aa9af29">reserved_4_63</a>                : 60;
<a name="l07135"></a>07135 <span class="preprocessor">#endif</span>
<a name="l07136"></a>07136 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar0.html#aceb0ca0305c50e08f87a39f1f1f888bc">cn30xx</a>;
<a name="l07137"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html">07137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html">cvmx_l2c_spar0_cn31xx</a> {
<a name="l07138"></a>07138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07139"></a>07139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a80b287ddb0f21cfafd6492575aa05ce6">reserved_12_63</a>               : 52;
<a name="l07140"></a>07140     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a47ab21130d0f782680a2900396764745">umsk1</a>                        : 4;  <span class="comment">/**&lt; PP[1] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07141"></a>07141     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#ae33ba98e3cab2ed6beaabfef35807e74">reserved_4_7</a>                 : 4;
<a name="l07142"></a>07142     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#adedc63c423658226f0a52e57c7ca7aac">umsk0</a>                        : 4;  <span class="comment">/**&lt; PP[0] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07143"></a>07143 <span class="preprocessor">#else</span>
<a name="l07144"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#adedc63c423658226f0a52e57c7ca7aac">07144</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#adedc63c423658226f0a52e57c7ca7aac">umsk0</a>                        : 4;
<a name="l07145"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#ae33ba98e3cab2ed6beaabfef35807e74">07145</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#ae33ba98e3cab2ed6beaabfef35807e74">reserved_4_7</a>                 : 4;
<a name="l07146"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a47ab21130d0f782680a2900396764745">07146</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a47ab21130d0f782680a2900396764745">umsk1</a>                        : 4;
<a name="l07147"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a80b287ddb0f21cfafd6492575aa05ce6">07147</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn31xx.html#a80b287ddb0f21cfafd6492575aa05ce6">reserved_12_63</a>               : 52;
<a name="l07148"></a>07148 <span class="preprocessor">#endif</span>
<a name="l07149"></a>07149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar0.html#aaa1677fa0d1fa76ba01f6dd813927e48">cn31xx</a>;
<a name="l07150"></a><a class="code" href="unioncvmx__l2c__spar0.html#a8c01cde4a4036aba8af493092afec856">07150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#a8c01cde4a4036aba8af493092afec856">cn38xx</a>;
<a name="l07151"></a><a class="code" href="unioncvmx__l2c__spar0.html#a711d73a0721d70f10c7ec342cce49209">07151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#a711d73a0721d70f10c7ec342cce49209">cn38xxp2</a>;
<a name="l07152"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html">07152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html">cvmx_l2c_spar0_cn50xx</a> {
<a name="l07153"></a>07153 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07154"></a>07154 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a4968ea3a83674552e0fb2306f8f736aa">reserved_16_63</a>               : 48;
<a name="l07155"></a>07155     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a6b23a805cb18a236b71b366109737e52">umsk1</a>                        : 8;  <span class="comment">/**&lt; PP[1] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07156"></a>07156     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#acfe7b13484e5849cd9922fb7e768cec1">umsk0</a>                        : 8;  <span class="comment">/**&lt; PP[0] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07157"></a>07157 <span class="preprocessor">#else</span>
<a name="l07158"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#acfe7b13484e5849cd9922fb7e768cec1">07158</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#acfe7b13484e5849cd9922fb7e768cec1">umsk0</a>                        : 8;
<a name="l07159"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a6b23a805cb18a236b71b366109737e52">07159</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a6b23a805cb18a236b71b366109737e52">umsk1</a>                        : 8;
<a name="l07160"></a><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a4968ea3a83674552e0fb2306f8f736aa">07160</a>     uint64_t <a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__cn50xx.html#a4968ea3a83674552e0fb2306f8f736aa">reserved_16_63</a>               : 48;
<a name="l07161"></a>07161 <span class="preprocessor">#endif</span>
<a name="l07162"></a>07162 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar0.html#ab943556c372e3379eefc8e9c81073adf">cn50xx</a>;
<a name="l07163"></a><a class="code" href="unioncvmx__l2c__spar0.html#a6d9aba990918aca4d8fbea0be55491f8">07163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#a6d9aba990918aca4d8fbea0be55491f8">cn52xx</a>;
<a name="l07164"></a><a class="code" href="unioncvmx__l2c__spar0.html#acbb3a7a7a0d65ec42e712254c1c5adc8">07164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#acbb3a7a7a0d65ec42e712254c1c5adc8">cn52xxp1</a>;
<a name="l07165"></a><a class="code" href="unioncvmx__l2c__spar0.html#acf480f9c4ea4bcac96ce64d16ea3c911">07165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#acf480f9c4ea4bcac96ce64d16ea3c911">cn56xx</a>;
<a name="l07166"></a><a class="code" href="unioncvmx__l2c__spar0.html#a00b7a8b8fc62a281ae2f7f2c9360833e">07166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#a00b7a8b8fc62a281ae2f7f2c9360833e">cn56xxp1</a>;
<a name="l07167"></a><a class="code" href="unioncvmx__l2c__spar0.html#a79f5620c865ee66049c9b53e42c5d0f1">07167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#a79f5620c865ee66049c9b53e42c5d0f1">cn58xx</a>;
<a name="l07168"></a><a class="code" href="unioncvmx__l2c__spar0.html#addcad6f57ee414075e0e156f44fe5c51">07168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar0_1_1cvmx__l2c__spar0__s.html">cvmx_l2c_spar0_s</a>               <a class="code" href="unioncvmx__l2c__spar0.html#addcad6f57ee414075e0e156f44fe5c51">cn58xxp1</a>;
<a name="l07169"></a>07169 };
<a name="l07170"></a><a class="code" href="cvmx-l2c-defs_8h.html#a42d46d991dc9a0852987f3a03e45b687">07170</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar0.html" title="cvmx_l2c_spar0">cvmx_l2c_spar0</a> <a class="code" href="unioncvmx__l2c__spar0.html" title="cvmx_l2c_spar0">cvmx_l2c_spar0_t</a>;
<a name="l07171"></a>07171 <span class="comment"></span>
<a name="l07172"></a>07172 <span class="comment">/**</span>
<a name="l07173"></a>07173 <span class="comment"> * cvmx_l2c_spar1</span>
<a name="l07174"></a>07174 <span class="comment"> *</span>
<a name="l07175"></a>07175 <span class="comment"> * L2C_SPAR1 = L2 Set Partitioning Register (PP4-7)</span>
<a name="l07176"></a>07176 <span class="comment"> *</span>
<a name="l07177"></a>07177 <span class="comment"> * Description: L2 Set Partitioning Register</span>
<a name="l07178"></a>07178 <span class="comment"> *</span>
<a name="l07179"></a>07179 <span class="comment"> * Notes:</span>
<a name="l07180"></a>07180 <span class="comment"> * - When a bit is set in the UMSK&apos;x&apos; register, a memory command issued from PP=&apos;x&apos; will NOT select that</span>
<a name="l07181"></a>07181 <span class="comment"> *   set for replacement.</span>
<a name="l07182"></a>07182 <span class="comment"> * - There should ALWAYS BE at least 1 bit clear in each UMSK&apos;x&apos; register for proper L2 cache operation</span>
<a name="l07183"></a>07183 <span class="comment"> * - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07184"></a>07184 <span class="comment"> *          When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07185"></a>07185 <span class="comment"> */</span>
<a name="l07186"></a><a class="code" href="unioncvmx__l2c__spar1.html">07186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar1.html" title="cvmx_l2c_spar1">cvmx_l2c_spar1</a> {
<a name="l07187"></a><a class="code" href="unioncvmx__l2c__spar1.html#a9118f4c8dee4d1d064513f8da9c7e8a6">07187</a>     uint64_t <a class="code" href="unioncvmx__l2c__spar1.html#a9118f4c8dee4d1d064513f8da9c7e8a6">u64</a>;
<a name="l07188"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">07188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a> {
<a name="l07189"></a>07189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07190"></a>07190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a5cc06628d89d84237df49750a5669dad">reserved_32_63</a>               : 32;
<a name="l07191"></a>07191     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#adf99d3d310b56396933edef8892243de">umsk7</a>                        : 8;  <span class="comment">/**&lt; PP[7] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07192"></a>07192     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae416137b971b1b613515a87b7dbf0a2b">umsk6</a>                        : 8;  <span class="comment">/**&lt; PP[6] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07193"></a>07193     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a4782c41d3ecd5232ce55e5d1084d1dae">umsk5</a>                        : 8;  <span class="comment">/**&lt; PP[5] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07194"></a>07194     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae704f114468a3f8741edcedc6490e2de">umsk4</a>                        : 8;  <span class="comment">/**&lt; PP[4] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07195"></a>07195 <span class="preprocessor">#else</span>
<a name="l07196"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae704f114468a3f8741edcedc6490e2de">07196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae704f114468a3f8741edcedc6490e2de">umsk4</a>                        : 8;
<a name="l07197"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a4782c41d3ecd5232ce55e5d1084d1dae">07197</a>     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a4782c41d3ecd5232ce55e5d1084d1dae">umsk5</a>                        : 8;
<a name="l07198"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae416137b971b1b613515a87b7dbf0a2b">07198</a>     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#ae416137b971b1b613515a87b7dbf0a2b">umsk6</a>                        : 8;
<a name="l07199"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#adf99d3d310b56396933edef8892243de">07199</a>     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#adf99d3d310b56396933edef8892243de">umsk7</a>                        : 8;
<a name="l07200"></a><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a5cc06628d89d84237df49750a5669dad">07200</a>     uint64_t <a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html#a5cc06628d89d84237df49750a5669dad">reserved_32_63</a>               : 32;
<a name="l07201"></a>07201 <span class="preprocessor">#endif</span>
<a name="l07202"></a>07202 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar1.html#ac43e3c0ab2431c7c8c475b203566d225">s</a>;
<a name="l07203"></a><a class="code" href="unioncvmx__l2c__spar1.html#a5f667a9e27c391f2b8fb3ba61a4eafd0">07203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#a5f667a9e27c391f2b8fb3ba61a4eafd0">cn38xx</a>;
<a name="l07204"></a><a class="code" href="unioncvmx__l2c__spar1.html#a7ce8c6c4c0229027ef074f4496445b59">07204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#a7ce8c6c4c0229027ef074f4496445b59">cn38xxp2</a>;
<a name="l07205"></a><a class="code" href="unioncvmx__l2c__spar1.html#af7f3d5edb7040c9c6d5c3c0002226d9d">07205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#af7f3d5edb7040c9c6d5c3c0002226d9d">cn56xx</a>;
<a name="l07206"></a><a class="code" href="unioncvmx__l2c__spar1.html#a44f7af2558c68335e588f572f8114c05">07206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#a44f7af2558c68335e588f572f8114c05">cn56xxp1</a>;
<a name="l07207"></a><a class="code" href="unioncvmx__l2c__spar1.html#ac28c8dc24b5f7f837c8e184722c17fdf">07207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#ac28c8dc24b5f7f837c8e184722c17fdf">cn58xx</a>;
<a name="l07208"></a><a class="code" href="unioncvmx__l2c__spar1.html#a4c5cb7937253afb6855759c1c53d62b9">07208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar1_1_1cvmx__l2c__spar1__s.html">cvmx_l2c_spar1_s</a>               <a class="code" href="unioncvmx__l2c__spar1.html#a4c5cb7937253afb6855759c1c53d62b9">cn58xxp1</a>;
<a name="l07209"></a>07209 };
<a name="l07210"></a><a class="code" href="cvmx-l2c-defs_8h.html#abf2efd283fe3eba09e64b16c4c00f857">07210</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar1.html" title="cvmx_l2c_spar1">cvmx_l2c_spar1</a> <a class="code" href="unioncvmx__l2c__spar1.html" title="cvmx_l2c_spar1">cvmx_l2c_spar1_t</a>;
<a name="l07211"></a>07211 <span class="comment"></span>
<a name="l07212"></a>07212 <span class="comment">/**</span>
<a name="l07213"></a>07213 <span class="comment"> * cvmx_l2c_spar2</span>
<a name="l07214"></a>07214 <span class="comment"> *</span>
<a name="l07215"></a>07215 <span class="comment"> * L2C_SPAR2 = L2 Set Partitioning Register (PP8-11)</span>
<a name="l07216"></a>07216 <span class="comment"> *</span>
<a name="l07217"></a>07217 <span class="comment"> * Description: L2 Set Partitioning Register</span>
<a name="l07218"></a>07218 <span class="comment"> *</span>
<a name="l07219"></a>07219 <span class="comment"> * Notes:</span>
<a name="l07220"></a>07220 <span class="comment"> * - When a bit is set in the UMSK&apos;x&apos; register, a memory command issued from PP=&apos;x&apos; will NOT select that</span>
<a name="l07221"></a>07221 <span class="comment"> *   set for replacement.</span>
<a name="l07222"></a>07222 <span class="comment"> * - There should ALWAYS BE at least 1 bit clear in each UMSK&apos;x&apos; register for proper L2 cache operation</span>
<a name="l07223"></a>07223 <span class="comment"> * - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07224"></a>07224 <span class="comment"> *          When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07225"></a>07225 <span class="comment"> */</span>
<a name="l07226"></a><a class="code" href="unioncvmx__l2c__spar2.html">07226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar2.html" title="cvmx_l2c_spar2">cvmx_l2c_spar2</a> {
<a name="l07227"></a><a class="code" href="unioncvmx__l2c__spar2.html#a2e8acd5d8977f7a768b2a5ef70e0fe1a">07227</a>     uint64_t <a class="code" href="unioncvmx__l2c__spar2.html#a2e8acd5d8977f7a768b2a5ef70e0fe1a">u64</a>;
<a name="l07228"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">07228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a> {
<a name="l07229"></a>07229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07230"></a>07230 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a8ab94c763f1ca6d9378ded0ab21090ac">reserved_32_63</a>               : 32;
<a name="l07231"></a>07231     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a561cbb9fd582e5d05a632fbd15b2de44">umsk11</a>                       : 8;  <span class="comment">/**&lt; PP[11] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07232"></a>07232     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a21d962fc63f6d9af834637bb080e267b">umsk10</a>                       : 8;  <span class="comment">/**&lt; PP[10] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07233"></a>07233     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aa130441444b38999005d498480817fd3">umsk9</a>                        : 8;  <span class="comment">/**&lt; PP[9] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07234"></a>07234     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aeb42867eb65a27e95553299aa71810cf">umsk8</a>                        : 8;  <span class="comment">/**&lt; PP[8] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07235"></a>07235 <span class="preprocessor">#else</span>
<a name="l07236"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aeb42867eb65a27e95553299aa71810cf">07236</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aeb42867eb65a27e95553299aa71810cf">umsk8</a>                        : 8;
<a name="l07237"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aa130441444b38999005d498480817fd3">07237</a>     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#aa130441444b38999005d498480817fd3">umsk9</a>                        : 8;
<a name="l07238"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a21d962fc63f6d9af834637bb080e267b">07238</a>     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a21d962fc63f6d9af834637bb080e267b">umsk10</a>                       : 8;
<a name="l07239"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a561cbb9fd582e5d05a632fbd15b2de44">07239</a>     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a561cbb9fd582e5d05a632fbd15b2de44">umsk11</a>                       : 8;
<a name="l07240"></a><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a8ab94c763f1ca6d9378ded0ab21090ac">07240</a>     uint64_t <a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html#a8ab94c763f1ca6d9378ded0ab21090ac">reserved_32_63</a>               : 32;
<a name="l07241"></a>07241 <span class="preprocessor">#endif</span>
<a name="l07242"></a>07242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar2.html#a90ccd0aeff57e48df926005e7867ccc2">s</a>;
<a name="l07243"></a><a class="code" href="unioncvmx__l2c__spar2.html#a060c5f3fb466b3594368ae6981f2731e">07243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a060c5f3fb466b3594368ae6981f2731e">cn38xx</a>;
<a name="l07244"></a><a class="code" href="unioncvmx__l2c__spar2.html#a1fc90d75bd77ed80e10df32c33755a04">07244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a1fc90d75bd77ed80e10df32c33755a04">cn38xxp2</a>;
<a name="l07245"></a><a class="code" href="unioncvmx__l2c__spar2.html#a04f9174f49cdfcfeca86bcf1679d4592">07245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a04f9174f49cdfcfeca86bcf1679d4592">cn56xx</a>;
<a name="l07246"></a><a class="code" href="unioncvmx__l2c__spar2.html#a2e3e35790bbcd916cd470517bbb9423e">07246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a2e3e35790bbcd916cd470517bbb9423e">cn56xxp1</a>;
<a name="l07247"></a><a class="code" href="unioncvmx__l2c__spar2.html#a6fe727ca89e9f0c13116fbabe918f756">07247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a6fe727ca89e9f0c13116fbabe918f756">cn58xx</a>;
<a name="l07248"></a><a class="code" href="unioncvmx__l2c__spar2.html#a179f4cb2b0d7aa2dcbb858ab32351530">07248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar2_1_1cvmx__l2c__spar2__s.html">cvmx_l2c_spar2_s</a>               <a class="code" href="unioncvmx__l2c__spar2.html#a179f4cb2b0d7aa2dcbb858ab32351530">cn58xxp1</a>;
<a name="l07249"></a>07249 };
<a name="l07250"></a><a class="code" href="cvmx-l2c-defs_8h.html#a21a06eb908becc410f89f0f551b0ff73">07250</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar2.html" title="cvmx_l2c_spar2">cvmx_l2c_spar2</a> <a class="code" href="unioncvmx__l2c__spar2.html" title="cvmx_l2c_spar2">cvmx_l2c_spar2_t</a>;
<a name="l07251"></a>07251 <span class="comment"></span>
<a name="l07252"></a>07252 <span class="comment">/**</span>
<a name="l07253"></a>07253 <span class="comment"> * cvmx_l2c_spar3</span>
<a name="l07254"></a>07254 <span class="comment"> *</span>
<a name="l07255"></a>07255 <span class="comment"> * L2C_SPAR3 = L2 Set Partitioning Register (PP12-15)</span>
<a name="l07256"></a>07256 <span class="comment"> *</span>
<a name="l07257"></a>07257 <span class="comment"> * Description: L2 Set Partitioning Register</span>
<a name="l07258"></a>07258 <span class="comment"> *</span>
<a name="l07259"></a>07259 <span class="comment"> * Notes:</span>
<a name="l07260"></a>07260 <span class="comment"> * - When a bit is set in the UMSK&apos;x&apos; register, a memory command issued from PP=&apos;x&apos; will NOT select that</span>
<a name="l07261"></a>07261 <span class="comment"> *   set for replacement.</span>
<a name="l07262"></a>07262 <span class="comment"> * - There should ALWAYS BE at least 1 bit clear in each UMSK&apos;x&apos; register for proper L2 cache operation</span>
<a name="l07263"></a>07263 <span class="comment"> * - NOTES: When L2C FUSE[136] is blown(CRIP_1024K), then SETS#7-4 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07264"></a>07264 <span class="comment"> *          When L2C FUSE[137] is blown(CRIP_512K), then SETS#7-2 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07265"></a>07265 <span class="comment"> */</span>
<a name="l07266"></a><a class="code" href="unioncvmx__l2c__spar3.html">07266</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar3.html" title="cvmx_l2c_spar3">cvmx_l2c_spar3</a> {
<a name="l07267"></a><a class="code" href="unioncvmx__l2c__spar3.html#a6f018a211dc373d430ec5e7e864b7f27">07267</a>     uint64_t <a class="code" href="unioncvmx__l2c__spar3.html#a6f018a211dc373d430ec5e7e864b7f27">u64</a>;
<a name="l07268"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">07268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">cvmx_l2c_spar3_s</a> {
<a name="l07269"></a>07269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07270"></a>07270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a0d7b3107af77014d749d7c41257f8402">reserved_32_63</a>               : 32;
<a name="l07271"></a>07271     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#aadf96db6663e937c49245944595f92dc">umsk15</a>                       : 8;  <span class="comment">/**&lt; PP[15] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07272"></a>07272     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#ae0f34c6cc894f41084b06410b09163e6">umsk14</a>                       : 8;  <span class="comment">/**&lt; PP[14] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07273"></a>07273     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a3f85a7475c3fcb114c5062604b49c5cf">umsk13</a>                       : 8;  <span class="comment">/**&lt; PP[13] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07274"></a>07274     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a12eed6226eb579c3ff23432c093fa0ed">umsk12</a>                       : 8;  <span class="comment">/**&lt; PP[12] L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07275"></a>07275 <span class="preprocessor">#else</span>
<a name="l07276"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a12eed6226eb579c3ff23432c093fa0ed">07276</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a12eed6226eb579c3ff23432c093fa0ed">umsk12</a>                       : 8;
<a name="l07277"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a3f85a7475c3fcb114c5062604b49c5cf">07277</a>     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a3f85a7475c3fcb114c5062604b49c5cf">umsk13</a>                       : 8;
<a name="l07278"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#ae0f34c6cc894f41084b06410b09163e6">07278</a>     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#ae0f34c6cc894f41084b06410b09163e6">umsk14</a>                       : 8;
<a name="l07279"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#aadf96db6663e937c49245944595f92dc">07279</a>     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#aadf96db6663e937c49245944595f92dc">umsk15</a>                       : 8;
<a name="l07280"></a><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a0d7b3107af77014d749d7c41257f8402">07280</a>     uint64_t <a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html#a0d7b3107af77014d749d7c41257f8402">reserved_32_63</a>               : 32;
<a name="l07281"></a>07281 <span class="preprocessor">#endif</span>
<a name="l07282"></a>07282 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar3.html#a38d8d37c86c69313be81fd7535dfa3ff">s</a>;
<a name="l07283"></a><a class="code" href="unioncvmx__l2c__spar3.html#a34b4fae56928a211e3e2339a99ff07f6">07283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">cvmx_l2c_spar3_s</a>               <a class="code" href="unioncvmx__l2c__spar3.html#a34b4fae56928a211e3e2339a99ff07f6">cn38xx</a>;
<a name="l07284"></a><a class="code" href="unioncvmx__l2c__spar3.html#ac135139718bbb77e25bb3c0ebe19b96e">07284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">cvmx_l2c_spar3_s</a>               <a class="code" href="unioncvmx__l2c__spar3.html#ac135139718bbb77e25bb3c0ebe19b96e">cn38xxp2</a>;
<a name="l07285"></a><a class="code" href="unioncvmx__l2c__spar3.html#abbdbd17e0565ad57830bc771592ce946">07285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">cvmx_l2c_spar3_s</a>               <a class="code" href="unioncvmx__l2c__spar3.html#abbdbd17e0565ad57830bc771592ce946">cn58xx</a>;
<a name="l07286"></a><a class="code" href="unioncvmx__l2c__spar3.html#ac1b6c50077ff3feea833b8f48f420927">07286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar3_1_1cvmx__l2c__spar3__s.html">cvmx_l2c_spar3_s</a>               <a class="code" href="unioncvmx__l2c__spar3.html#ac1b6c50077ff3feea833b8f48f420927">cn58xxp1</a>;
<a name="l07287"></a>07287 };
<a name="l07288"></a><a class="code" href="cvmx-l2c-defs_8h.html#a2f0e21987ceed7ed76a5a8ec356d73f2">07288</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar3.html" title="cvmx_l2c_spar3">cvmx_l2c_spar3</a> <a class="code" href="unioncvmx__l2c__spar3.html" title="cvmx_l2c_spar3">cvmx_l2c_spar3_t</a>;
<a name="l07289"></a>07289 <span class="comment"></span>
<a name="l07290"></a>07290 <span class="comment">/**</span>
<a name="l07291"></a>07291 <span class="comment"> * cvmx_l2c_spar4</span>
<a name="l07292"></a>07292 <span class="comment"> *</span>
<a name="l07293"></a>07293 <span class="comment"> * L2C_SPAR4 = L2 Set Partitioning Register (IOB)</span>
<a name="l07294"></a>07294 <span class="comment"> *</span>
<a name="l07295"></a>07295 <span class="comment"> * Description: L2 Set Partitioning Register</span>
<a name="l07296"></a>07296 <span class="comment"> *</span>
<a name="l07297"></a>07297 <span class="comment"> * Notes:</span>
<a name="l07298"></a>07298 <span class="comment"> * - When a bit is set in the UMSK&apos;x&apos; register, a memory command issued from PP=&apos;x&apos; will NOT select that</span>
<a name="l07299"></a>07299 <span class="comment"> *   set for replacement.</span>
<a name="l07300"></a>07300 <span class="comment"> * - There should ALWAYS BE at least 1 bit clear in each UMSK&apos;x&apos; register for proper L2 cache operation</span>
<a name="l07301"></a>07301 <span class="comment"> * - NOTES: When L2C FUSE[136] is blown(CRIP_256K), then SETS#7-4 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07302"></a>07302 <span class="comment"> *          When L2C FUSE[137] is blown(CRIP_128K), then SETS#7-2 are SET in all UMSK&apos;x&apos; registers</span>
<a name="l07303"></a>07303 <span class="comment"> */</span>
<a name="l07304"></a><a class="code" href="unioncvmx__l2c__spar4.html">07304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar4.html" title="cvmx_l2c_spar4">cvmx_l2c_spar4</a> {
<a name="l07305"></a><a class="code" href="unioncvmx__l2c__spar4.html#af53a9df7adc8b9857560105e1dbf5c7f">07305</a>     uint64_t <a class="code" href="unioncvmx__l2c__spar4.html#af53a9df7adc8b9857560105e1dbf5c7f">u64</a>;
<a name="l07306"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">07306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a> {
<a name="l07307"></a>07307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07308"></a>07308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a07abcb81baa84dc23221860be8fd0057">reserved_8_63</a>                : 56;
<a name="l07309"></a>07309     uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a1b055d7491efc2baf8524de9e696e4ec">umskiob</a>                      : 8;  <span class="comment">/**&lt; IOB L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07310"></a>07310 <span class="preprocessor">#else</span>
<a name="l07311"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a1b055d7491efc2baf8524de9e696e4ec">07311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a1b055d7491efc2baf8524de9e696e4ec">umskiob</a>                      : 8;
<a name="l07312"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a07abcb81baa84dc23221860be8fd0057">07312</a>     uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html#a07abcb81baa84dc23221860be8fd0057">reserved_8_63</a>                : 56;
<a name="l07313"></a>07313 <span class="preprocessor">#endif</span>
<a name="l07314"></a>07314 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar4.html#aa8229d44f681e92a3456349dfcc895b7">s</a>;
<a name="l07315"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html">07315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html">cvmx_l2c_spar4_cn30xx</a> {
<a name="l07316"></a>07316 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07317"></a>07317 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#ab62865698d87858c7eb80d15afb0a5f5">reserved_4_63</a>                : 60;
<a name="l07318"></a>07318     uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#a588e44edc168dbe1f7c92c996086a7eb">umskiob</a>                      : 4;  <span class="comment">/**&lt; IOB L2 &apos;DO NOT USE&apos; set partition mask */</span>
<a name="l07319"></a>07319 <span class="preprocessor">#else</span>
<a name="l07320"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#a588e44edc168dbe1f7c92c996086a7eb">07320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#a588e44edc168dbe1f7c92c996086a7eb">umskiob</a>                      : 4;
<a name="l07321"></a><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#ab62865698d87858c7eb80d15afb0a5f5">07321</a>     uint64_t <a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html#ab62865698d87858c7eb80d15afb0a5f5">reserved_4_63</a>                : 60;
<a name="l07322"></a>07322 <span class="preprocessor">#endif</span>
<a name="l07323"></a>07323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__spar4.html#a04d5ec644df1d96433b6b2e86a81c303">cn30xx</a>;
<a name="l07324"></a><a class="code" href="unioncvmx__l2c__spar4.html#a97732e8367912544e3fbd053626de7f2">07324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__cn30xx.html">cvmx_l2c_spar4_cn30xx</a>          <a class="code" href="unioncvmx__l2c__spar4.html#a97732e8367912544e3fbd053626de7f2">cn31xx</a>;
<a name="l07325"></a><a class="code" href="unioncvmx__l2c__spar4.html#a07b9101b3a260e46c2fd00f7c2e7e7ee">07325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a07b9101b3a260e46c2fd00f7c2e7e7ee">cn38xx</a>;
<a name="l07326"></a><a class="code" href="unioncvmx__l2c__spar4.html#ab85c05d35f6193f6804f1b8d11778df4">07326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#ab85c05d35f6193f6804f1b8d11778df4">cn38xxp2</a>;
<a name="l07327"></a><a class="code" href="unioncvmx__l2c__spar4.html#ad9a2cd582147d12867cf87e361864e27">07327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#ad9a2cd582147d12867cf87e361864e27">cn50xx</a>;
<a name="l07328"></a><a class="code" href="unioncvmx__l2c__spar4.html#a629334af96ddd2d477291f0e186ff041">07328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a629334af96ddd2d477291f0e186ff041">cn52xx</a>;
<a name="l07329"></a><a class="code" href="unioncvmx__l2c__spar4.html#a7d1bb98b6e39ebea2c2be9370d610c31">07329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a7d1bb98b6e39ebea2c2be9370d610c31">cn52xxp1</a>;
<a name="l07330"></a><a class="code" href="unioncvmx__l2c__spar4.html#a67d72912a00e0dc188b723b7d5a5c7bf">07330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a67d72912a00e0dc188b723b7d5a5c7bf">cn56xx</a>;
<a name="l07331"></a><a class="code" href="unioncvmx__l2c__spar4.html#a916623398e1cc0cb85e4fc6b2c930a1e">07331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a916623398e1cc0cb85e4fc6b2c930a1e">cn56xxp1</a>;
<a name="l07332"></a><a class="code" href="unioncvmx__l2c__spar4.html#ad90f33b4c326dc5be4f0837eb8bcbb26">07332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#ad90f33b4c326dc5be4f0837eb8bcbb26">cn58xx</a>;
<a name="l07333"></a><a class="code" href="unioncvmx__l2c__spar4.html#a6791b68cb5e4a68c55ac444a68689fd6">07333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__spar4_1_1cvmx__l2c__spar4__s.html">cvmx_l2c_spar4_s</a>               <a class="code" href="unioncvmx__l2c__spar4.html#a6791b68cb5e4a68c55ac444a68689fd6">cn58xxp1</a>;
<a name="l07334"></a>07334 };
<a name="l07335"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9fce96bdb67b3b4b1a699e8cf59f5592">07335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__spar4.html" title="cvmx_l2c_spar4">cvmx_l2c_spar4</a> <a class="code" href="unioncvmx__l2c__spar4.html" title="cvmx_l2c_spar4">cvmx_l2c_spar4_t</a>;
<a name="l07336"></a>07336 <span class="comment"></span>
<a name="l07337"></a>07337 <span class="comment">/**</span>
<a name="l07338"></a>07338 <span class="comment"> * cvmx_l2c_tad#_dll</span>
<a name="l07339"></a>07339 <span class="comment"> *</span>
<a name="l07340"></a>07340 <span class="comment"> * This register provides the parameters for DLL observability.</span>
<a name="l07341"></a>07341 <span class="comment"> *</span>
<a name="l07342"></a>07342 <span class="comment"> */</span>
<a name="l07343"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html">07343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__dll.html" title="cvmx_l2c_tad::_dll">cvmx_l2c_tadx_dll</a> {
<a name="l07344"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#ab80b334b8d2efc8f289bdf25104b26a4">07344</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__dll.html#ab80b334b8d2efc8f289bdf25104b26a4">u64</a>;
<a name="l07345"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">07345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">cvmx_l2c_tadx_dll_s</a> {
<a name="l07346"></a>07346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07347"></a>07347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a310f32ed0cc6e448c549cf226fca25d3">reserved_36_63</a>               : 28;
<a name="l07348"></a>07348     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#ac1e326c351554ac3c12ef460ec3bfe90">pd_pos_rclk_refclk</a>           : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l07349"></a>07349     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#abbc5bcb398c6c9a33afdeef4aaf65331">pdl_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l07350"></a>07350     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#afd763b28b9c12f390cdfaa10d8631683">pdr_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Phase detector output. */</span>
<a name="l07351"></a>07351     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aa92d45f7988d849ca6b6b9b25b7ee6ca">clk_invert</a>                   : 1;  <span class="comment">/**&lt; Clock invert. */</span>
<a name="l07352"></a>07352     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aae9e1cdf769f803b35d16b6bd1fb2441">dly_elem_enable</a>              : 16; <span class="comment">/**&lt; Delay element enable. */</span>
<a name="l07353"></a>07353     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a5ba03fa7e77b4705903a9f4229a84804">dll_setting</a>                  : 12; <span class="comment">/**&lt; DLL setting. */</span>
<a name="l07354"></a>07354     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a487f53274d02c196ac0cb658de216ee0">dll_state</a>                    : 3;  <span class="comment">/**&lt; DLL state. */</span>
<a name="l07355"></a>07355     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a589078716ff7eb9adb28e1d890a168b8">dll_lock</a>                     : 1;  <span class="comment">/**&lt; DLL lock: 1 = locked, 0 = unlocked. */</span>
<a name="l07356"></a>07356 <span class="preprocessor">#else</span>
<a name="l07357"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a589078716ff7eb9adb28e1d890a168b8">07357</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a589078716ff7eb9adb28e1d890a168b8">dll_lock</a>                     : 1;
<a name="l07358"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a487f53274d02c196ac0cb658de216ee0">07358</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a487f53274d02c196ac0cb658de216ee0">dll_state</a>                    : 3;
<a name="l07359"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a5ba03fa7e77b4705903a9f4229a84804">07359</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a5ba03fa7e77b4705903a9f4229a84804">dll_setting</a>                  : 12;
<a name="l07360"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aae9e1cdf769f803b35d16b6bd1fb2441">07360</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aae9e1cdf769f803b35d16b6bd1fb2441">dly_elem_enable</a>              : 16;
<a name="l07361"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aa92d45f7988d849ca6b6b9b25b7ee6ca">07361</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#aa92d45f7988d849ca6b6b9b25b7ee6ca">clk_invert</a>                   : 1;
<a name="l07362"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#afd763b28b9c12f390cdfaa10d8631683">07362</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#afd763b28b9c12f390cdfaa10d8631683">pdr_rclk_refclk</a>              : 1;
<a name="l07363"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#abbc5bcb398c6c9a33afdeef4aaf65331">07363</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#abbc5bcb398c6c9a33afdeef4aaf65331">pdl_rclk_refclk</a>              : 1;
<a name="l07364"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#ac1e326c351554ac3c12ef460ec3bfe90">07364</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#ac1e326c351554ac3c12ef460ec3bfe90">pd_pos_rclk_refclk</a>           : 1;
<a name="l07365"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a310f32ed0cc6e448c549cf226fca25d3">07365</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html#a310f32ed0cc6e448c549cf226fca25d3">reserved_36_63</a>               : 28;
<a name="l07366"></a>07366 <span class="preprocessor">#endif</span>
<a name="l07367"></a>07367 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__dll.html#a605de438da59e0576fb6c0c916e2524d">s</a>;
<a name="l07368"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html">07368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html">cvmx_l2c_tadx_dll_cn70xx</a> {
<a name="l07369"></a>07369 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07370"></a>07370 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a08e818fdd18fdfd9b5fa85b0cbce06a6">reserved_16_63</a>               : 48;
<a name="l07371"></a>07371     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a96cc63d60441f08017d17a6ace740aed">dll_setting</a>                  : 12; <span class="comment">/**&lt; DLL setting. */</span>
<a name="l07372"></a>07372     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a6cca1eadaae77b54964f38d9eaa39a69">dll_state</a>                    : 3;  <span class="comment">/**&lt; DLL state. */</span>
<a name="l07373"></a>07373     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#aeb18825f43ce585cc91d456ecc993f55">dll_lock</a>                     : 1;  <span class="comment">/**&lt; DLL lock: 1 = locked, 0 = unlocked. */</span>
<a name="l07374"></a>07374 <span class="preprocessor">#else</span>
<a name="l07375"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#aeb18825f43ce585cc91d456ecc993f55">07375</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#aeb18825f43ce585cc91d456ecc993f55">dll_lock</a>                     : 1;
<a name="l07376"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a6cca1eadaae77b54964f38d9eaa39a69">07376</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a6cca1eadaae77b54964f38d9eaa39a69">dll_state</a>                    : 3;
<a name="l07377"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a96cc63d60441f08017d17a6ace740aed">07377</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a96cc63d60441f08017d17a6ace740aed">dll_setting</a>                  : 12;
<a name="l07378"></a><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a08e818fdd18fdfd9b5fa85b0cbce06a6">07378</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html#a08e818fdd18fdfd9b5fa85b0cbce06a6">reserved_16_63</a>               : 48;
<a name="l07379"></a>07379 <span class="preprocessor">#endif</span>
<a name="l07380"></a>07380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__dll.html#a484573e2a67ed1ae6ea4f55259780ca0">cn70xx</a>;
<a name="l07381"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#a1e76c9b9e5c0adbb3480e44986eb4aa8">07381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__cn70xx.html">cvmx_l2c_tadx_dll_cn70xx</a>       <a class="code" href="unioncvmx__l2c__tadx__dll.html#a1e76c9b9e5c0adbb3480e44986eb4aa8">cn70xxp1</a>;
<a name="l07382"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#af2de1e9c80c5a058c0942043960b7f75">07382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">cvmx_l2c_tadx_dll_s</a>            <a class="code" href="unioncvmx__l2c__tadx__dll.html#af2de1e9c80c5a058c0942043960b7f75">cn73xx</a>;
<a name="l07383"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#aab13280514ce5091cb7c7c68e667302d">07383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">cvmx_l2c_tadx_dll_s</a>            <a class="code" href="unioncvmx__l2c__tadx__dll.html#aab13280514ce5091cb7c7c68e667302d">cn78xx</a>;
<a name="l07384"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#a1572cad775778ab3861c12e7bdc91771">07384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">cvmx_l2c_tadx_dll_s</a>            <a class="code" href="unioncvmx__l2c__tadx__dll.html#a1572cad775778ab3861c12e7bdc91771">cn78xxp1</a>;
<a name="l07385"></a><a class="code" href="unioncvmx__l2c__tadx__dll.html#a83d0e1c29e95b5a4fe3727f4cc908c1c">07385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__dll_1_1cvmx__l2c__tadx__dll__s.html">cvmx_l2c_tadx_dll_s</a>            <a class="code" href="unioncvmx__l2c__tadx__dll.html#a83d0e1c29e95b5a4fe3727f4cc908c1c">cnf75xx</a>;
<a name="l07386"></a>07386 };
<a name="l07387"></a><a class="code" href="cvmx-l2c-defs_8h.html#a91ab7748e900587fdeb69475181e6a33">07387</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__dll.html" title="cvmx_l2c_tad::_dll">cvmx_l2c_tadx_dll</a> <a class="code" href="unioncvmx__l2c__tadx__dll.html" title="cvmx_l2c_tad::_dll">cvmx_l2c_tadx_dll_t</a>;
<a name="l07388"></a>07388 <span class="comment"></span>
<a name="l07389"></a>07389 <span class="comment">/**</span>
<a name="l07390"></a>07390 <span class="comment"> * cvmx_l2c_tad#_ecc0</span>
<a name="l07391"></a>07391 <span class="comment"> *</span>
<a name="l07392"></a>07392 <span class="comment"> * L2C_TAD_ECC0 = L2C ECC logging</span>
<a name="l07393"></a>07393 <span class="comment"> *</span>
<a name="l07394"></a>07394 <span class="comment"> * Description: holds the syndromes for a L2D read generated from L2C_XMC_CMD</span>
<a name="l07395"></a>07395 <span class="comment"> */</span>
<a name="l07396"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html">07396</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ecc0.html" title="cvmx_l2c_tad::_ecc0">cvmx_l2c_tadx_ecc0</a> {
<a name="l07397"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#ab39eb0116882bc00b2d2638d0c4cf6f0">07397</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#ab39eb0116882bc00b2d2638d0c4cf6f0">u64</a>;
<a name="l07398"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">07398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a> {
<a name="l07399"></a>07399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07400"></a>07400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#af21a27e44f8ac24ac2baa6337086db1d">reserved_58_63</a>               : 6;
<a name="l07401"></a>07401     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#acf490fe5c111489511e513f02c4b8887">ow3ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW3 of cache block */</span>
<a name="l07402"></a>07402     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a3fb84c34539631561a52a661f7bac417">reserved_42_47</a>               : 6;
<a name="l07403"></a>07403     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a88a041f43971b7bf116b90ae514f9f51">ow2ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW2 of cache block */</span>
<a name="l07404"></a>07404     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a99a38f380b53dbe56937c369aca3b4ea">reserved_26_31</a>               : 6;
<a name="l07405"></a>07405     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a8b7ac27068599645ce50cd2b0ea890a4">ow1ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW1 of cache block */</span>
<a name="l07406"></a>07406     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a45d129bce0f78f683484152fae9fe3e8">reserved_10_15</a>               : 6;
<a name="l07407"></a>07407     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a7d372fb98f4790c166696db8ccd1c1d9">ow0ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW0 of cache block */</span>
<a name="l07408"></a>07408 <span class="preprocessor">#else</span>
<a name="l07409"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a7d372fb98f4790c166696db8ccd1c1d9">07409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a7d372fb98f4790c166696db8ccd1c1d9">ow0ecc</a>                       : 10;
<a name="l07410"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a45d129bce0f78f683484152fae9fe3e8">07410</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a45d129bce0f78f683484152fae9fe3e8">reserved_10_15</a>               : 6;
<a name="l07411"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a8b7ac27068599645ce50cd2b0ea890a4">07411</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a8b7ac27068599645ce50cd2b0ea890a4">ow1ecc</a>                       : 10;
<a name="l07412"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a99a38f380b53dbe56937c369aca3b4ea">07412</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a99a38f380b53dbe56937c369aca3b4ea">reserved_26_31</a>               : 6;
<a name="l07413"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a88a041f43971b7bf116b90ae514f9f51">07413</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a88a041f43971b7bf116b90ae514f9f51">ow2ecc</a>                       : 10;
<a name="l07414"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a3fb84c34539631561a52a661f7bac417">07414</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#a3fb84c34539631561a52a661f7bac417">reserved_42_47</a>               : 6;
<a name="l07415"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#acf490fe5c111489511e513f02c4b8887">07415</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#acf490fe5c111489511e513f02c4b8887">ow3ecc</a>                       : 10;
<a name="l07416"></a><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#af21a27e44f8ac24ac2baa6337086db1d">07416</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html#af21a27e44f8ac24ac2baa6337086db1d">reserved_58_63</a>               : 6;
<a name="l07417"></a>07417 <span class="preprocessor">#endif</span>
<a name="l07418"></a>07418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#ac20d70a9a5dd90496081e9d642b08527">s</a>;
<a name="l07419"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a4c138dfd1e64bb5ccae1b0d549bb27c4">07419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a4c138dfd1e64bb5ccae1b0d549bb27c4">cn61xx</a>;
<a name="l07420"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#aea13c201199088e2c117bd3d792a1c6b">07420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#aea13c201199088e2c117bd3d792a1c6b">cn63xx</a>;
<a name="l07421"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a671aa2f5c5c81d34bca3e733caf6da94">07421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a671aa2f5c5c81d34bca3e733caf6da94">cn63xxp1</a>;
<a name="l07422"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a3a8ee325c8826859531216753dc520a7">07422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a3a8ee325c8826859531216753dc520a7">cn66xx</a>;
<a name="l07423"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a59c3d31839a652f9293ab5eec909ca6f">07423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a59c3d31839a652f9293ab5eec909ca6f">cn68xx</a>;
<a name="l07424"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a5b57613ddd5ad29b0ef1ffbd82879dd4">07424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#a5b57613ddd5ad29b0ef1ffbd82879dd4">cn68xxp1</a>;
<a name="l07425"></a><a class="code" href="unioncvmx__l2c__tadx__ecc0.html#aaa6bd3882d03670ec8b172f2d3dbf41f">07425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc0_1_1cvmx__l2c__tadx__ecc0__s.html">cvmx_l2c_tadx_ecc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc0.html#aaa6bd3882d03670ec8b172f2d3dbf41f">cnf71xx</a>;
<a name="l07426"></a>07426 };
<a name="l07427"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac676ac83af509a4bf55bee3cdf4152b3">07427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ecc0.html" title="cvmx_l2c_tad::_ecc0">cvmx_l2c_tadx_ecc0</a> <a class="code" href="unioncvmx__l2c__tadx__ecc0.html" title="cvmx_l2c_tad::_ecc0">cvmx_l2c_tadx_ecc0_t</a>;
<a name="l07428"></a>07428 <span class="comment"></span>
<a name="l07429"></a>07429 <span class="comment">/**</span>
<a name="l07430"></a>07430 <span class="comment"> * cvmx_l2c_tad#_ecc1</span>
<a name="l07431"></a>07431 <span class="comment"> *</span>
<a name="l07432"></a>07432 <span class="comment"> * L2C_TAD_ECC1 = L2C ECC logging</span>
<a name="l07433"></a>07433 <span class="comment"> *</span>
<a name="l07434"></a>07434 <span class="comment"> * Description: holds the syndromes for a L2D read generated from L2C_XMC_CMD</span>
<a name="l07435"></a>07435 <span class="comment"> */</span>
<a name="l07436"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html">07436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ecc1.html" title="cvmx_l2c_tad::_ecc1">cvmx_l2c_tadx_ecc1</a> {
<a name="l07437"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#ab9d366393bb4182f2456543b3d5716f1">07437</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#ab9d366393bb4182f2456543b3d5716f1">u64</a>;
<a name="l07438"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">07438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a> {
<a name="l07439"></a>07439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07440"></a>07440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a152916fe92b70514047c1ea6cea00422">reserved_58_63</a>               : 6;
<a name="l07441"></a>07441     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#aedfad76f6f336bdd0cae6b43cc4d4fad">ow7ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW7 of cache block */</span>
<a name="l07442"></a>07442     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#ad9c0e324b3092b3147dd220ce0dac6b6">reserved_42_47</a>               : 6;
<a name="l07443"></a>07443     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a9ac8e5cca08ea68de6188b8589c02173">ow6ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW6 of cache block */</span>
<a name="l07444"></a>07444     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a5419a3e1955b6e53307291be98f29c30">reserved_26_31</a>               : 6;
<a name="l07445"></a>07445     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a4d62475a7709951d7a4a120ab1035fef">ow5ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW5 of cache block */</span>
<a name="l07446"></a>07446     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#adf77e4d1da92cbf6ddc1b2927dbe0a9a">reserved_10_15</a>               : 6;
<a name="l07447"></a>07447     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a50ce3068d3737da5f02b2d7f013d8b60">ow4ecc</a>                       : 10; <span class="comment">/**&lt; ECC for OW4 of cache block */</span>
<a name="l07448"></a>07448 <span class="preprocessor">#else</span>
<a name="l07449"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a50ce3068d3737da5f02b2d7f013d8b60">07449</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a50ce3068d3737da5f02b2d7f013d8b60">ow4ecc</a>                       : 10;
<a name="l07450"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#adf77e4d1da92cbf6ddc1b2927dbe0a9a">07450</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#adf77e4d1da92cbf6ddc1b2927dbe0a9a">reserved_10_15</a>               : 6;
<a name="l07451"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a4d62475a7709951d7a4a120ab1035fef">07451</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a4d62475a7709951d7a4a120ab1035fef">ow5ecc</a>                       : 10;
<a name="l07452"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a5419a3e1955b6e53307291be98f29c30">07452</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a5419a3e1955b6e53307291be98f29c30">reserved_26_31</a>               : 6;
<a name="l07453"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a9ac8e5cca08ea68de6188b8589c02173">07453</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a9ac8e5cca08ea68de6188b8589c02173">ow6ecc</a>                       : 10;
<a name="l07454"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#ad9c0e324b3092b3147dd220ce0dac6b6">07454</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#ad9c0e324b3092b3147dd220ce0dac6b6">reserved_42_47</a>               : 6;
<a name="l07455"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#aedfad76f6f336bdd0cae6b43cc4d4fad">07455</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#aedfad76f6f336bdd0cae6b43cc4d4fad">ow7ecc</a>                       : 10;
<a name="l07456"></a><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a152916fe92b70514047c1ea6cea00422">07456</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html#a152916fe92b70514047c1ea6cea00422">reserved_58_63</a>               : 6;
<a name="l07457"></a>07457 <span class="preprocessor">#endif</span>
<a name="l07458"></a>07458 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#afb1f835c1d049e5303884a02793b3f23">s</a>;
<a name="l07459"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#ab8ddf0c36f5f9f71e3e7dec5d6c93451">07459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#ab8ddf0c36f5f9f71e3e7dec5d6c93451">cn61xx</a>;
<a name="l07460"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a9fc5dfc23d0a8d67c5889e18ed7cb418">07460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a9fc5dfc23d0a8d67c5889e18ed7cb418">cn63xx</a>;
<a name="l07461"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a5fc0d47192606172ff1d618155b2e9d8">07461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a5fc0d47192606172ff1d618155b2e9d8">cn63xxp1</a>;
<a name="l07462"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a3b3f7e0b8e48a38710b4eadaea455b32">07462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a3b3f7e0b8e48a38710b4eadaea455b32">cn66xx</a>;
<a name="l07463"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a8f6ad7a4e69ca37224b382f9ade5887b">07463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a8f6ad7a4e69ca37224b382f9ade5887b">cn68xx</a>;
<a name="l07464"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a267d859f0e69a0050ef18b2b46fe5149">07464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#a267d859f0e69a0050ef18b2b46fe5149">cn68xxp1</a>;
<a name="l07465"></a><a class="code" href="unioncvmx__l2c__tadx__ecc1.html#afaa8955f31d5b646fc27cca227569a70">07465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ecc1_1_1cvmx__l2c__tadx__ecc1__s.html">cvmx_l2c_tadx_ecc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__ecc1.html#afaa8955f31d5b646fc27cca227569a70">cnf71xx</a>;
<a name="l07466"></a>07466 };
<a name="l07467"></a><a class="code" href="cvmx-l2c-defs_8h.html#a2b237f665e0147dea5da639ead758408">07467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ecc1.html" title="cvmx_l2c_tad::_ecc1">cvmx_l2c_tadx_ecc1</a> <a class="code" href="unioncvmx__l2c__tadx__ecc1.html" title="cvmx_l2c_tad::_ecc1">cvmx_l2c_tadx_ecc1_t</a>;
<a name="l07468"></a>07468 <span class="comment"></span>
<a name="l07469"></a>07469 <span class="comment">/**</span>
<a name="l07470"></a>07470 <span class="comment"> * cvmx_l2c_tad#_err</span>
<a name="l07471"></a>07471 <span class="comment"> *</span>
<a name="l07472"></a>07472 <span class="comment"> * This register records error information for BIG* interrupts. The BIG logic only</span>
<a name="l07473"></a>07473 <span class="comment"> * applies to local addresses. The first BIGWR error will lock the register until the</span>
<a name="l07474"></a>07474 <span class="comment"> * logged error type is cleared; BIGRD never locks the register.</span>
<a name="l07475"></a>07475 <span class="comment"> */</span>
<a name="l07476"></a><a class="code" href="unioncvmx__l2c__tadx__err.html">07476</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__err.html" title="cvmx_l2c_tad::_err">cvmx_l2c_tadx_err</a> {
<a name="l07477"></a><a class="code" href="unioncvmx__l2c__tadx__err.html#a049dcdcf0d0cf524a4aeb460b403a3f7">07477</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__err.html#a049dcdcf0d0cf524a4aeb460b403a3f7">u64</a>;
<a name="l07478"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html">07478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html">cvmx_l2c_tadx_err_s</a> {
<a name="l07479"></a>07479 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07480"></a>07480 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#af3d57bd4d3408aff123812966f1039e9">bigrd</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGRD error. */</span>
<a name="l07481"></a>07481     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a2fd031871669ab85b94831d47bad586a">bigwr</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGWR error. */</span>
<a name="l07482"></a>07482     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4cced99db7e4ace7fa535d4f91e16f82">reserved_59_61</a>               : 3;
<a name="l07483"></a>07483     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#ae291ca8d157d45fea66f7de26e2905c2">cmd</a>                          : 8;  <span class="comment">/**&lt; Encoding of XMC command causing error. */</span>
<a name="l07484"></a>07484     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a8b914ac4ee20af579e543b71c48f3211">source</a>                       : 7;  <span class="comment">/**&lt; XMC source of request causing error. If [SOURCE]&lt;6&gt;==0, then [SOURCE]&lt;5:0&gt; is PPID, else</span>
<a name="l07485"></a>07485 <span class="comment">                                                         [SOURCE]&lt;3:0&gt; is BUSID of the IOB which made the request. If [CMD]&lt;7&gt;==0, this field is</span>
<a name="l07486"></a>07486 <span class="comment">                                                         unpredictable. */</span>
<a name="l07487"></a>07487     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4f6730fedd77b54c380652d1e48c320d">node</a>                         : 4;  <span class="comment">/**&lt; Reserved. Will always be 0. */</span>
<a name="l07488"></a>07488     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a702a239c574885f8d98b7b3e8d3f64dd">addr</a>                         : 40; <span class="comment">/**&lt; XMC address causing the error. [ADDR]&lt;6:0&gt; is unpredictable for *DISOCI and BIG*</span>
<a name="l07489"></a>07489 <span class="comment">                                                         errors. This field is the physical address after hole removal and index aliasing</span>
<a name="l07490"></a>07490 <span class="comment">                                                         (if enabled). (The hole is between DR0 and DR1. Remove the hole by subtracting</span>
<a name="l07491"></a>07491 <span class="comment">                                                         256MB from all L2/DRAM physical addresses &gt;= 512 MB.) */</span>
<a name="l07492"></a>07492 <span class="preprocessor">#else</span>
<a name="l07493"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a702a239c574885f8d98b7b3e8d3f64dd">07493</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a702a239c574885f8d98b7b3e8d3f64dd">addr</a>                         : 40;
<a name="l07494"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4f6730fedd77b54c380652d1e48c320d">07494</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4f6730fedd77b54c380652d1e48c320d">node</a>                         : 4;
<a name="l07495"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a8b914ac4ee20af579e543b71c48f3211">07495</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a8b914ac4ee20af579e543b71c48f3211">source</a>                       : 7;
<a name="l07496"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#ae291ca8d157d45fea66f7de26e2905c2">07496</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#ae291ca8d157d45fea66f7de26e2905c2">cmd</a>                          : 8;
<a name="l07497"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4cced99db7e4ace7fa535d4f91e16f82">07497</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a4cced99db7e4ace7fa535d4f91e16f82">reserved_59_61</a>               : 3;
<a name="l07498"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a2fd031871669ab85b94831d47bad586a">07498</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#a2fd031871669ab85b94831d47bad586a">bigwr</a>                        : 1;
<a name="l07499"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#af3d57bd4d3408aff123812966f1039e9">07499</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__s.html#af3d57bd4d3408aff123812966f1039e9">bigrd</a>                        : 1;
<a name="l07500"></a>07500 <span class="preprocessor">#endif</span>
<a name="l07501"></a>07501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__err.html#a6498caf889fac353202f57853d619e72">s</a>;
<a name="l07502"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html">07502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html">cvmx_l2c_tadx_err_cn70xx</a> {
<a name="l07503"></a>07503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07504"></a>07504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a37b6502d05a4f26f571bd844d4a245a2">bigrd</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGRD error. */</span>
<a name="l07505"></a>07505     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ade3ac2edbd83037290ae37b0b42bbd2c">bigwr</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGWR error. */</span>
<a name="l07506"></a>07506     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#af1d0687ca20eab386b9fec8d594a3ac2">holerd</a>                       : 1;  <span class="comment">/**&lt; Logged information is for a HOLERD error. */</span>
<a name="l07507"></a>07507     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a9477204a0ef4550838d9cf87259b7fad">holewr</a>                       : 1;  <span class="comment">/**&lt; Logged information is for a HOLEWR error. */</span>
<a name="l07508"></a>07508     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ab9cae5b366c71572fd363b07203cf401">reserved_58_59</a>               : 2;
<a name="l07509"></a>07509     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#abbae73aea263d7111ad95c2d763e963f">cmd</a>                          : 7;  <span class="comment">/**&lt; XMC command of request causing error. */</span>
<a name="l07510"></a>07510     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a98a7a9054cd216972640d0b648b63d88">source</a>                       : 7;  <span class="comment">/**&lt; XMC &apos;source&apos; of request causing error. If SOURCE&lt;6&gt;==0, SOURCE&lt;5:0&gt; = PPID else</span>
<a name="l07511"></a>07511 <span class="comment">                                                         SOURCE&lt;3:0&gt; is BUSID of IOB which made the request. */</span>
<a name="l07512"></a>07512     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a174d3bdb5f180297f5ec63b7ac92f755">node</a>                         : 4;  <span class="comment">/**&lt; Always zero. */</span>
<a name="l07513"></a>07513     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a3fe15e8ab99180db65a3c7a5d0d7657b">addr</a>                         : 40; <span class="comment">/**&lt; XMC address causing the error. This field is the physical address after hole removal and</span>
<a name="l07514"></a>07514 <span class="comment">                                                         index aliasing (if enabled). (The hole is between DR0 and DR1. Remove the hole by</span>
<a name="l07515"></a>07515 <span class="comment">                                                         subtracting 256MB from all L2/DRAM physical addresses &gt;= 512 MB.) */</span>
<a name="l07516"></a>07516 <span class="preprocessor">#else</span>
<a name="l07517"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a3fe15e8ab99180db65a3c7a5d0d7657b">07517</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a3fe15e8ab99180db65a3c7a5d0d7657b">addr</a>                         : 40;
<a name="l07518"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a174d3bdb5f180297f5ec63b7ac92f755">07518</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a174d3bdb5f180297f5ec63b7ac92f755">node</a>                         : 4;
<a name="l07519"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a98a7a9054cd216972640d0b648b63d88">07519</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a98a7a9054cd216972640d0b648b63d88">source</a>                       : 7;
<a name="l07520"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#abbae73aea263d7111ad95c2d763e963f">07520</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#abbae73aea263d7111ad95c2d763e963f">cmd</a>                          : 7;
<a name="l07521"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ab9cae5b366c71572fd363b07203cf401">07521</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ab9cae5b366c71572fd363b07203cf401">reserved_58_59</a>               : 2;
<a name="l07522"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a9477204a0ef4550838d9cf87259b7fad">07522</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a9477204a0ef4550838d9cf87259b7fad">holewr</a>                       : 1;
<a name="l07523"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#af1d0687ca20eab386b9fec8d594a3ac2">07523</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#af1d0687ca20eab386b9fec8d594a3ac2">holerd</a>                       : 1;
<a name="l07524"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ade3ac2edbd83037290ae37b0b42bbd2c">07524</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#ade3ac2edbd83037290ae37b0b42bbd2c">bigwr</a>                        : 1;
<a name="l07525"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a37b6502d05a4f26f571bd844d4a245a2">07525</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html#a37b6502d05a4f26f571bd844d4a245a2">bigrd</a>                        : 1;
<a name="l07526"></a>07526 <span class="preprocessor">#endif</span>
<a name="l07527"></a>07527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__err.html#a860b2241a1006f0812e2d930f6e4dea7">cn70xx</a>;
<a name="l07528"></a><a class="code" href="unioncvmx__l2c__tadx__err.html#abc25af3e928c2f7d9d549a04d288ee45">07528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn70xx.html">cvmx_l2c_tadx_err_cn70xx</a>       <a class="code" href="unioncvmx__l2c__tadx__err.html#abc25af3e928c2f7d9d549a04d288ee45">cn70xxp1</a>;
<a name="l07529"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html">07529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html">cvmx_l2c_tadx_err_cn73xx</a> {
<a name="l07530"></a>07530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07531"></a>07531 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#ae110a65482357e871d363af54179fd57">bigrd</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGRD error. */</span>
<a name="l07532"></a>07532     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a06872aa40a0c4ee7d6c543e882115b1c">bigwr</a>                        : 1;  <span class="comment">/**&lt; Logged information is for a BIGWR error. */</span>
<a name="l07533"></a>07533     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a60554a71b19a9347234fc9707e14cadc">rddisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07534"></a>07534     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#afeee13d01b4573a62c3f243b7862e487">wrdisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07535"></a>07535     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a0494351b28d443daa86d4a3928d747d8">reserved_59_59</a>               : 1;
<a name="l07536"></a>07536     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1d06d9545b637365287b1868afe6459d">cmd</a>                          : 8;  <span class="comment">/**&lt; Encoding of XMC command causing error. */</span>
<a name="l07537"></a>07537     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a12bef5fcf61de185a49cc4bd140bf97a">source</a>                       : 7;  <span class="comment">/**&lt; XMC source of request causing error. If [SOURCE]&lt;6&gt;==0, then [SOURCE]&lt;5:0&gt; is PPID, else</span>
<a name="l07538"></a>07538 <span class="comment">                                                         [SOURCE]&lt;3:0&gt; is BUSID of the IOB which made the request. If [CMD]&lt;7&gt;==0, this field is</span>
<a name="l07539"></a>07539 <span class="comment">                                                         unpredictable. */</span>
<a name="l07540"></a>07540     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1bb918a461ebb3007a48992b5ec795f0">node</a>                         : 4;  <span class="comment">/**&lt; Reserved. Will always be 0. */</span>
<a name="l07541"></a>07541     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a6aa7a8886248605db886896053f72135">addr</a>                         : 40; <span class="comment">/**&lt; XMC address causing the error. [ADDR]&lt;6:0&gt; is unpredictable for *DISOCI and BIG*</span>
<a name="l07542"></a>07542 <span class="comment">                                                         errors. This field is the physical address after hole removal and index aliasing</span>
<a name="l07543"></a>07543 <span class="comment">                                                         (if enabled). (The hole is between DR0 and DR1. Remove the hole by subtracting</span>
<a name="l07544"></a>07544 <span class="comment">                                                         256MB from all L2/DRAM physical addresses &gt;= 512 MB.) */</span>
<a name="l07545"></a>07545 <span class="preprocessor">#else</span>
<a name="l07546"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a6aa7a8886248605db886896053f72135">07546</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a6aa7a8886248605db886896053f72135">addr</a>                         : 40;
<a name="l07547"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1bb918a461ebb3007a48992b5ec795f0">07547</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1bb918a461ebb3007a48992b5ec795f0">node</a>                         : 4;
<a name="l07548"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a12bef5fcf61de185a49cc4bd140bf97a">07548</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a12bef5fcf61de185a49cc4bd140bf97a">source</a>                       : 7;
<a name="l07549"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1d06d9545b637365287b1868afe6459d">07549</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a1d06d9545b637365287b1868afe6459d">cmd</a>                          : 8;
<a name="l07550"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a0494351b28d443daa86d4a3928d747d8">07550</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a0494351b28d443daa86d4a3928d747d8">reserved_59_59</a>               : 1;
<a name="l07551"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#afeee13d01b4573a62c3f243b7862e487">07551</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#afeee13d01b4573a62c3f243b7862e487">wrdisoci</a>                     : 1;
<a name="l07552"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a60554a71b19a9347234fc9707e14cadc">07552</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a60554a71b19a9347234fc9707e14cadc">rddisoci</a>                     : 1;
<a name="l07553"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a06872aa40a0c4ee7d6c543e882115b1c">07553</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#a06872aa40a0c4ee7d6c543e882115b1c">bigwr</a>                        : 1;
<a name="l07554"></a><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#ae110a65482357e871d363af54179fd57">07554</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html#ae110a65482357e871d363af54179fd57">bigrd</a>                        : 1;
<a name="l07555"></a>07555 <span class="preprocessor">#endif</span>
<a name="l07556"></a>07556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__err.html#a104ca92207fab8858315a17f8180959c">cn73xx</a>;
<a name="l07557"></a><a class="code" href="unioncvmx__l2c__tadx__err.html#a64da286f155cbee632a1eb5749ca05f9">07557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html">cvmx_l2c_tadx_err_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__err.html#a64da286f155cbee632a1eb5749ca05f9">cn78xx</a>;
<a name="l07558"></a><a class="code" href="unioncvmx__l2c__tadx__err.html#a83a18bb7376c56b97e0c2c2d3db80dde">07558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html">cvmx_l2c_tadx_err_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__err.html#a83a18bb7376c56b97e0c2c2d3db80dde">cn78xxp1</a>;
<a name="l07559"></a><a class="code" href="unioncvmx__l2c__tadx__err.html#ae1090e6b4a02fcfa30743dffa1f355c5">07559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__err_1_1cvmx__l2c__tadx__err__cn73xx.html">cvmx_l2c_tadx_err_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__err.html#ae1090e6b4a02fcfa30743dffa1f355c5">cnf75xx</a>;
<a name="l07560"></a>07560 };
<a name="l07561"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa4b2a2a058107d94f6eff7ebe537e8e5">07561</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__err.html" title="cvmx_l2c_tad::_err">cvmx_l2c_tadx_err</a> <a class="code" href="unioncvmx__l2c__tadx__err.html" title="cvmx_l2c_tad::_err">cvmx_l2c_tadx_err_t</a>;
<a name="l07562"></a>07562 <span class="comment"></span>
<a name="l07563"></a>07563 <span class="comment">/**</span>
<a name="l07564"></a>07564 <span class="comment"> * cvmx_l2c_tad#_ien</span>
<a name="l07565"></a>07565 <span class="comment"> *</span>
<a name="l07566"></a>07566 <span class="comment"> * L2C_TAD_IEN = L2C TAD Interrupt Enable</span>
<a name="l07567"></a>07567 <span class="comment"> *</span>
<a name="l07568"></a>07568 <span class="comment"> */</span>
<a name="l07569"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html">07569</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ien.html" title="cvmx_l2c_tad::_ien">cvmx_l2c_tadx_ien</a> {
<a name="l07570"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#a276cc615bb09091f0f95c98e517b0073">07570</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__ien.html#a276cc615bb09091f0f95c98e517b0073">u64</a>;
<a name="l07571"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">07571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a> {
<a name="l07572"></a>07572 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07573"></a>07573 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a659b0b6da19fba6d86c74188a474f5c3">reserved_9_63</a>                : 55;
<a name="l07574"></a>07574     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#ab74511472422776c46c4ca0302e1c7f2">wrdislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal Write to Disabled LMC Error enable</span>
<a name="l07575"></a>07575 <span class="comment">                                                         Enables L2C_TADX_INT[WRDISLMC] to</span>
<a name="l07576"></a>07576 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07577"></a>07577     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#afc96383035abcc3db5f64165a51d449d">rddislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal Read  to Disabled LMC Error enable</span>
<a name="l07578"></a>07578 <span class="comment">                                                         Enables L2C_TADX_INT[RDDISLMC] to</span>
<a name="l07579"></a>07579 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07580"></a>07580     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#adb4b2109956544240b74a795ca5e3b99">noway</a>                        : 1;  <span class="comment">/**&lt; No way available interrupt enable</span>
<a name="l07581"></a>07581 <span class="comment">                                                         Enables L2C_ERR_TTGX[NOWAY]/L2C_TADX_INT[NOWAY] to</span>
<a name="l07582"></a>07582 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07583"></a>07583     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2502d9cd8b151c87713ecd0aa73f7482">vbfdbe</a>                       : 1;  <span class="comment">/**&lt; VBF Double-Bit Error enable</span>
<a name="l07584"></a>07584 <span class="comment">                                                         Enables L2C_ERR_TDTX[VDBE]/L2C_TADX_INT[VBFSBE] to</span>
<a name="l07585"></a>07585 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07586"></a>07586     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a74cc2e2505be35842731417e0e31109b">vbfsbe</a>                       : 1;  <span class="comment">/**&lt; VBF Single-Bit Error enable</span>
<a name="l07587"></a>07587 <span class="comment">                                                         Enables L2C_ERR_TDTX[VSBE]/L2C_TADX_INT[VBFSBE] to</span>
<a name="l07588"></a>07588 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07589"></a>07589     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a35ad3f3d7c1eedac6c70fa1f5d097234">tagdbe</a>                       : 1;  <span class="comment">/**&lt; TAG Double-Bit Error enable</span>
<a name="l07590"></a>07590 <span class="comment">                                                         Enables L2C_ERR_TTGX[DBE]/L2C_TADX_INT[TAGDBE] to</span>
<a name="l07591"></a>07591 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07592"></a>07592     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2db7fbbc24d24c0fd08a1e9d44a40cde">tagsbe</a>                       : 1;  <span class="comment">/**&lt; TAG Single-Bit Error enable</span>
<a name="l07593"></a>07593 <span class="comment">                                                         Enables L2C_ERR_TTGX[SBE]/L2C_TADX_INT[TAGSBE] to</span>
<a name="l07594"></a>07594 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07595"></a>07595     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#acbe7c0a2b332c3df5894d729b424d6f1">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D Double-Bit Error enable</span>
<a name="l07596"></a>07596 <span class="comment">                                                         Enables L2C_ERR_TDTX[DBE]/L2C_TADX_INT[L2DDBE] to</span>
<a name="l07597"></a>07597 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07598"></a>07598     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#aea4f3dbf1f654a44abdb4ce07c289237">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D Single-Bit Error enable</span>
<a name="l07599"></a>07599 <span class="comment">                                                         Enables L2C_ERR_TDTX[SBE]/L2C_TADX_INT[L2DSBE] to</span>
<a name="l07600"></a>07600 <span class="comment">                                                         assert L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07601"></a>07601 <span class="preprocessor">#else</span>
<a name="l07602"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#aea4f3dbf1f654a44abdb4ce07c289237">07602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#aea4f3dbf1f654a44abdb4ce07c289237">l2dsbe</a>                       : 1;
<a name="l07603"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#acbe7c0a2b332c3df5894d729b424d6f1">07603</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#acbe7c0a2b332c3df5894d729b424d6f1">l2ddbe</a>                       : 1;
<a name="l07604"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2db7fbbc24d24c0fd08a1e9d44a40cde">07604</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2db7fbbc24d24c0fd08a1e9d44a40cde">tagsbe</a>                       : 1;
<a name="l07605"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a35ad3f3d7c1eedac6c70fa1f5d097234">07605</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a35ad3f3d7c1eedac6c70fa1f5d097234">tagdbe</a>                       : 1;
<a name="l07606"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a74cc2e2505be35842731417e0e31109b">07606</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a74cc2e2505be35842731417e0e31109b">vbfsbe</a>                       : 1;
<a name="l07607"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2502d9cd8b151c87713ecd0aa73f7482">07607</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a2502d9cd8b151c87713ecd0aa73f7482">vbfdbe</a>                       : 1;
<a name="l07608"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#adb4b2109956544240b74a795ca5e3b99">07608</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#adb4b2109956544240b74a795ca5e3b99">noway</a>                        : 1;
<a name="l07609"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#afc96383035abcc3db5f64165a51d449d">07609</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#afc96383035abcc3db5f64165a51d449d">rddislmc</a>                     : 1;
<a name="l07610"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#ab74511472422776c46c4ca0302e1c7f2">07610</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#ab74511472422776c46c4ca0302e1c7f2">wrdislmc</a>                     : 1;
<a name="l07611"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a659b0b6da19fba6d86c74188a474f5c3">07611</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html#a659b0b6da19fba6d86c74188a474f5c3">reserved_9_63</a>                : 55;
<a name="l07612"></a>07612 <span class="preprocessor">#endif</span>
<a name="l07613"></a>07613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__ien.html#a37dbb936f9abe6bdb1f2b2bc1ee1ff52">s</a>;
<a name="l07614"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#a622ac4954e41f4140a951061c4c5d3a5">07614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#a622ac4954e41f4140a951061c4c5d3a5">cn61xx</a>;
<a name="l07615"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#a8d2d9db8cfb66494d781ed88f76979a1">07615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#a8d2d9db8cfb66494d781ed88f76979a1">cn63xx</a>;
<a name="l07616"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html">07616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html">cvmx_l2c_tadx_ien_cn63xxp1</a> {
<a name="l07617"></a>07617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07618"></a>07618 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#af9762220f13e6ed9b4bc00970622fd15">reserved_7_63</a>                : 57;
<a name="l07619"></a>07619     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a07015f05635c85eb68a063fb7d625852">noway</a>                        : 1;  <span class="comment">/**&lt; No way available interrupt enable</span>
<a name="l07620"></a>07620 <span class="comment">                                                         Enables L2C_ERR_TTGX[NOWAY] to assert</span>
<a name="l07621"></a>07621 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07622"></a>07622     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a9ad2c859be6c256b6ce225569c6a4830">vbfdbe</a>                       : 1;  <span class="comment">/**&lt; VBF Double-Bit Error enable</span>
<a name="l07623"></a>07623 <span class="comment">                                                         Enables L2C_ERR_TDTX[VSBE] to assert</span>
<a name="l07624"></a>07624 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07625"></a>07625     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a492b285a32bdc450a5a0e4f78ac44419">vbfsbe</a>                       : 1;  <span class="comment">/**&lt; VBF Single-Bit Error enable</span>
<a name="l07626"></a>07626 <span class="comment">                                                         Enables L2C_ERR_TDTX[VSBE] to assert</span>
<a name="l07627"></a>07627 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07628"></a>07628     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#aeb0476607f70d35daf8f1d8dcbcb813f">tagdbe</a>                       : 1;  <span class="comment">/**&lt; TAG Double-Bit Error enable</span>
<a name="l07629"></a>07629 <span class="comment">                                                         Enables L2C_ERR_TTGX[DBE] to assert</span>
<a name="l07630"></a>07630 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07631"></a>07631     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a783185c1b298dc90b8cfe70e93b7b95b">tagsbe</a>                       : 1;  <span class="comment">/**&lt; TAG Single-Bit Error enable</span>
<a name="l07632"></a>07632 <span class="comment">                                                         Enables L2C_ERR_TTGX[SBE] to assert</span>
<a name="l07633"></a>07633 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07634"></a>07634     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a6f52a9d1054f99bbd2d0deb5662dea24">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D Double-Bit Error enable</span>
<a name="l07635"></a>07635 <span class="comment">                                                         Enables L2C_ERR_TDTX[DBE] to assert</span>
<a name="l07636"></a>07636 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07637"></a>07637     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a4517841030acf67f103860607c008385">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D Single-Bit Error enable</span>
<a name="l07638"></a>07638 <span class="comment">                                                         Enables L2C_ERR_TDTX[SBE] to assert</span>
<a name="l07639"></a>07639 <span class="comment">                                                         L2C_INT_REG[TADX] (and cause an interrupt) */</span>
<a name="l07640"></a>07640 <span class="preprocessor">#else</span>
<a name="l07641"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a4517841030acf67f103860607c008385">07641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a4517841030acf67f103860607c008385">l2dsbe</a>                       : 1;
<a name="l07642"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a6f52a9d1054f99bbd2d0deb5662dea24">07642</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a6f52a9d1054f99bbd2d0deb5662dea24">l2ddbe</a>                       : 1;
<a name="l07643"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a783185c1b298dc90b8cfe70e93b7b95b">07643</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a783185c1b298dc90b8cfe70e93b7b95b">tagsbe</a>                       : 1;
<a name="l07644"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#aeb0476607f70d35daf8f1d8dcbcb813f">07644</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#aeb0476607f70d35daf8f1d8dcbcb813f">tagdbe</a>                       : 1;
<a name="l07645"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a492b285a32bdc450a5a0e4f78ac44419">07645</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a492b285a32bdc450a5a0e4f78ac44419">vbfsbe</a>                       : 1;
<a name="l07646"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a9ad2c859be6c256b6ce225569c6a4830">07646</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a9ad2c859be6c256b6ce225569c6a4830">vbfdbe</a>                       : 1;
<a name="l07647"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a07015f05635c85eb68a063fb7d625852">07647</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#a07015f05635c85eb68a063fb7d625852">noway</a>                        : 1;
<a name="l07648"></a><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#af9762220f13e6ed9b4bc00970622fd15">07648</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__cn63xxp1.html#af9762220f13e6ed9b4bc00970622fd15">reserved_7_63</a>                : 57;
<a name="l07649"></a>07649 <span class="preprocessor">#endif</span>
<a name="l07650"></a>07650 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__ien.html#a237097db6331ebaf5d01d23bfac92055">cn63xxp1</a>;
<a name="l07651"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#a9fba8031befcc89410a104ec3a6896e7">07651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#a9fba8031befcc89410a104ec3a6896e7">cn66xx</a>;
<a name="l07652"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#ab9c937065a93a44a663bcf8663add563">07652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#ab9c937065a93a44a663bcf8663add563">cn68xx</a>;
<a name="l07653"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#a246a63b64ee6c9cf9d2725ce5eebc049">07653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#a246a63b64ee6c9cf9d2725ce5eebc049">cn68xxp1</a>;
<a name="l07654"></a><a class="code" href="unioncvmx__l2c__tadx__ien.html#afa5528157c60213852d021a482c5ad6b">07654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__ien_1_1cvmx__l2c__tadx__ien__s.html">cvmx_l2c_tadx_ien_s</a>            <a class="code" href="unioncvmx__l2c__tadx__ien.html#afa5528157c60213852d021a482c5ad6b">cnf71xx</a>;
<a name="l07655"></a>07655 };
<a name="l07656"></a><a class="code" href="cvmx-l2c-defs_8h.html#aa15d963732f633e4e3b082842eba8663">07656</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__ien.html" title="cvmx_l2c_tad::_ien">cvmx_l2c_tadx_ien</a> <a class="code" href="unioncvmx__l2c__tadx__ien.html" title="cvmx_l2c_tad::_ien">cvmx_l2c_tadx_ien_t</a>;
<a name="l07657"></a>07657 <span class="comment"></span>
<a name="l07658"></a>07658 <span class="comment">/**</span>
<a name="l07659"></a>07659 <span class="comment"> * cvmx_l2c_tad#_int</span>
<a name="l07660"></a>07660 <span class="comment"> *</span>
<a name="l07661"></a>07661 <span class="comment"> * This register is for TAD-based interrupts.</span>
<a name="l07662"></a>07662 <span class="comment"> *</span>
<a name="l07663"></a>07663 <span class="comment"> */</span>
<a name="l07664"></a><a class="code" href="unioncvmx__l2c__tadx__int.html">07664</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__int.html" title="cvmx_l2c_tad::_int">cvmx_l2c_tadx_int</a> {
<a name="l07665"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a3ddcc0fdd589d6a91e048f0b7790b162">07665</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__int.html#a3ddcc0fdd589d6a91e048f0b7790b162">u64</a>;
<a name="l07666"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html">07666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html">cvmx_l2c_tadx_int_s</a> {
<a name="l07667"></a>07667 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07668"></a>07668 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a39f5ad5bc25fe74ee00e022ffb00cbce">reserved_36_63</a>               : 28;
<a name="l07669"></a>07669     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a1c63cbf0abea51602300b271f8ffe899">wrdisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07670"></a>07670     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a9985246b38d58971b9a5a56d787f5d03">rddisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07671"></a>07671     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a790b4d6d024e04edf14afa46aa7994a3">rtgdbe</a>                       : 1;  <span class="comment">/**&lt; RTG double-bit error. */</span>
<a name="l07672"></a>07672     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#add7dc5aae793aaba4833f2b90fc5a2ec">rtgsbe</a>                       : 1;  <span class="comment">/**&lt; RTG single-bit error. */</span>
<a name="l07673"></a>07673     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab4496f2965e7f9da532ba27ab9cb0636">reserved_18_31</a>               : 14;
<a name="l07674"></a>07674     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a0b6d3201311834ae67c8818c6b66279d">lfbto</a>                        : 1;  <span class="comment">/**&lt; An LFB entry (or more) has encountered a timeout condition When LFBTO timeout condition</span>
<a name="l07675"></a>07675 <span class="comment">                                                         occurs L2C_TAD()_TIMEOUT is loaded. L2C_TAD()_TIMEOUT is loaded with info from the</span>
<a name="l07676"></a>07676 <span class="comment">                                                         first LFB that timed out. if multiple LFB timed out simultaneously, then the it will</span>
<a name="l07677"></a>07677 <span class="comment">                                                         capture info from the lowest LFB number that timed out. */</span>
<a name="l07678"></a>07678     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a26e952266ec79c38a291d9947a617c2b">reserved_15_16</a>               : 2;
<a name="l07679"></a>07679     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a5451f0465447b5774be68eb0e774ee80">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past L2C_BIG_CTL[MAXDRAM] occurred. [BIGRD] interrupts can occur during</span>
<a name="l07680"></a>07680 <span class="comment">                                                         normal operation as the cores are allowed to prefetch to nonexistent memory locations.</span>
<a name="l07681"></a>07681 <span class="comment">                                                         Therefore, [BIGRD] is for informational purposes only. See L2C_TAD()_ERR for logged</span>
<a name="l07682"></a>07682 <span class="comment">                                                         information. */</span>
<a name="l07683"></a>07683     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a2104f8e6605202b93b824d8c1f502950">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past L2C_BIG_CTL[MAXDRAM] occurred. See L2C_TAD()_ERR for logged information. */</span>
<a name="l07684"></a>07684     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab3f35b3495807b7423f860ee52ae43fd">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred. */</span>
<a name="l07685"></a>07685     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#aaeaf846cd063cf6efee5c098a313e996">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred. */</span>
<a name="l07686"></a>07686     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a4f8517f141238b9baa96228386df4bc8">reserved_2_10</a>                : 9;
<a name="l07687"></a>07687     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a12190236f689eecbe4e25fa9e2738285">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D double-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07688"></a>07688     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a396d77f1c82e2f97d6325f4463958979">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D single-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07689"></a>07689 <span class="preprocessor">#else</span>
<a name="l07690"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a396d77f1c82e2f97d6325f4463958979">07690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a396d77f1c82e2f97d6325f4463958979">l2dsbe</a>                       : 1;
<a name="l07691"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a12190236f689eecbe4e25fa9e2738285">07691</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a12190236f689eecbe4e25fa9e2738285">l2ddbe</a>                       : 1;
<a name="l07692"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a4f8517f141238b9baa96228386df4bc8">07692</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a4f8517f141238b9baa96228386df4bc8">reserved_2_10</a>                : 9;
<a name="l07693"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#aaeaf846cd063cf6efee5c098a313e996">07693</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#aaeaf846cd063cf6efee5c098a313e996">holewr</a>                       : 1;
<a name="l07694"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab3f35b3495807b7423f860ee52ae43fd">07694</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab3f35b3495807b7423f860ee52ae43fd">holerd</a>                       : 1;
<a name="l07695"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a2104f8e6605202b93b824d8c1f502950">07695</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a2104f8e6605202b93b824d8c1f502950">bigwr</a>                        : 1;
<a name="l07696"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a5451f0465447b5774be68eb0e774ee80">07696</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a5451f0465447b5774be68eb0e774ee80">bigrd</a>                        : 1;
<a name="l07697"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a26e952266ec79c38a291d9947a617c2b">07697</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a26e952266ec79c38a291d9947a617c2b">reserved_15_16</a>               : 2;
<a name="l07698"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a0b6d3201311834ae67c8818c6b66279d">07698</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a0b6d3201311834ae67c8818c6b66279d">lfbto</a>                        : 1;
<a name="l07699"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab4496f2965e7f9da532ba27ab9cb0636">07699</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#ab4496f2965e7f9da532ba27ab9cb0636">reserved_18_31</a>               : 14;
<a name="l07700"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#add7dc5aae793aaba4833f2b90fc5a2ec">07700</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#add7dc5aae793aaba4833f2b90fc5a2ec">rtgsbe</a>                       : 1;
<a name="l07701"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a790b4d6d024e04edf14afa46aa7994a3">07701</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a790b4d6d024e04edf14afa46aa7994a3">rtgdbe</a>                       : 1;
<a name="l07702"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a9985246b38d58971b9a5a56d787f5d03">07702</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a9985246b38d58971b9a5a56d787f5d03">rddisoci</a>                     : 1;
<a name="l07703"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a1c63cbf0abea51602300b271f8ffe899">07703</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a1c63cbf0abea51602300b271f8ffe899">wrdisoci</a>                     : 1;
<a name="l07704"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a39f5ad5bc25fe74ee00e022ffb00cbce">07704</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__s.html#a39f5ad5bc25fe74ee00e022ffb00cbce">reserved_36_63</a>               : 28;
<a name="l07705"></a>07705 <span class="preprocessor">#endif</span>
<a name="l07706"></a>07706 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__int.html#a332b1b1fcb0dd14263f8f5afb4687f31">s</a>;
<a name="l07707"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">07707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a> {
<a name="l07708"></a>07708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07709"></a>07709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a6e2e4ebb082717fb27bdcf161503eed4">reserved_9_63</a>                : 55;
<a name="l07710"></a>07710     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#aaf843a97abbe53cbebcb095f874bb5f5">wrdislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal Write to Disabled LMC Error</span>
<a name="l07711"></a>07711 <span class="comment">                                                         A DRAM write arrived before the LMC(s) were enabled */</span>
<a name="l07712"></a>07712     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a8325dcaf620b43ea0b8c61bfa7180920">rddislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal Read  to Disabled LMC Error</span>
<a name="l07713"></a>07713 <span class="comment">                                                         A DRAM read  arrived before the LMC(s) were enabled */</span>
<a name="l07714"></a>07714     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4bc06965a1416ff45283a698a220fe88">noway</a>                        : 1;  <span class="comment">/**&lt; No way available interrupt</span>
<a name="l07715"></a>07715 <span class="comment">                                                         Shadow copy of L2C_ERR_TTGX[NOWAY]</span>
<a name="l07716"></a>07716 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TTGX[NOWAY] */</span>
<a name="l07717"></a>07717     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4adf3e6af631ec798fcd4c38985445db">vbfdbe</a>                       : 1;  <span class="comment">/**&lt; VBF Double-Bit Error</span>
<a name="l07718"></a>07718 <span class="comment">                                                         Shadow copy of L2C_ERR_TDTX[VDBE]</span>
<a name="l07719"></a>07719 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TDTX[VDBE] */</span>
<a name="l07720"></a>07720     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a433fcba512550752a6eed34d0c970941">vbfsbe</a>                       : 1;  <span class="comment">/**&lt; VBF Single-Bit Error</span>
<a name="l07721"></a>07721 <span class="comment">                                                         Shadow copy of L2C_ERR_TDTX[VSBE]</span>
<a name="l07722"></a>07722 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TDTX[VSBE] */</span>
<a name="l07723"></a>07723     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4fa0421a01966cfdb40498446c874b03">tagdbe</a>                       : 1;  <span class="comment">/**&lt; TAG Double-Bit Error</span>
<a name="l07724"></a>07724 <span class="comment">                                                         Shadow copy of L2C_ERR_TTGX[DBE]</span>
<a name="l07725"></a>07725 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TTGX[DBE] */</span>
<a name="l07726"></a>07726     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a02662f6357ca169e55350cc5ec7c0581">tagsbe</a>                       : 1;  <span class="comment">/**&lt; TAG Single-Bit Error</span>
<a name="l07727"></a>07727 <span class="comment">                                                         Shadow copy of L2C_ERR_TTGX[SBE]</span>
<a name="l07728"></a>07728 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TTGX[SBE] */</span>
<a name="l07729"></a>07729     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#ad5e1ea8eb970bc004e1c4698f9b34605">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D Double-Bit Error</span>
<a name="l07730"></a>07730 <span class="comment">                                                         Shadow copy of L2C_ERR_TDTX[DBE]</span>
<a name="l07731"></a>07731 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TDTX[DBE] */</span>
<a name="l07732"></a>07732     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a80250a47a093bec3a5149d6dc5cbcb33">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D Single-Bit Error</span>
<a name="l07733"></a>07733 <span class="comment">                                                         Shadow copy of L2C_ERR_TDTX[SBE]</span>
<a name="l07734"></a>07734 <span class="comment">                                                         Writes of 1 also clear L2C_ERR_TDTX[SBE] */</span>
<a name="l07735"></a>07735 <span class="preprocessor">#else</span>
<a name="l07736"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a80250a47a093bec3a5149d6dc5cbcb33">07736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a80250a47a093bec3a5149d6dc5cbcb33">l2dsbe</a>                       : 1;
<a name="l07737"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#ad5e1ea8eb970bc004e1c4698f9b34605">07737</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#ad5e1ea8eb970bc004e1c4698f9b34605">l2ddbe</a>                       : 1;
<a name="l07738"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a02662f6357ca169e55350cc5ec7c0581">07738</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a02662f6357ca169e55350cc5ec7c0581">tagsbe</a>                       : 1;
<a name="l07739"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4fa0421a01966cfdb40498446c874b03">07739</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4fa0421a01966cfdb40498446c874b03">tagdbe</a>                       : 1;
<a name="l07740"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a433fcba512550752a6eed34d0c970941">07740</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a433fcba512550752a6eed34d0c970941">vbfsbe</a>                       : 1;
<a name="l07741"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4adf3e6af631ec798fcd4c38985445db">07741</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4adf3e6af631ec798fcd4c38985445db">vbfdbe</a>                       : 1;
<a name="l07742"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4bc06965a1416ff45283a698a220fe88">07742</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a4bc06965a1416ff45283a698a220fe88">noway</a>                        : 1;
<a name="l07743"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a8325dcaf620b43ea0b8c61bfa7180920">07743</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a8325dcaf620b43ea0b8c61bfa7180920">rddislmc</a>                     : 1;
<a name="l07744"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#aaf843a97abbe53cbebcb095f874bb5f5">07744</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#aaf843a97abbe53cbebcb095f874bb5f5">wrdislmc</a>                     : 1;
<a name="l07745"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a6e2e4ebb082717fb27bdcf161503eed4">07745</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html#a6e2e4ebb082717fb27bdcf161503eed4">reserved_9_63</a>                : 55;
<a name="l07746"></a>07746 <span class="preprocessor">#endif</span>
<a name="l07747"></a>07747 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__int.html#a2c3173394321a5df757611cdae733fe9">cn61xx</a>;
<a name="l07748"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a99a35ebebd5a9de19d9878205108baf5">07748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a99a35ebebd5a9de19d9878205108baf5">cn63xx</a>;
<a name="l07749"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a4ec7d102518a8bf42606a3c17db3182c">07749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a4ec7d102518a8bf42606a3c17db3182c">cn66xx</a>;
<a name="l07750"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a3c2c41185102d54af849df9d9a5722ae">07750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a3c2c41185102d54af849df9d9a5722ae">cn68xx</a>;
<a name="l07751"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a52c7bd4ede279feff5e217509d1be87e">07751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a52c7bd4ede279feff5e217509d1be87e">cn68xxp1</a>;
<a name="l07752"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html">07752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html">cvmx_l2c_tadx_int_cn70xx</a> {
<a name="l07753"></a>07753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07754"></a>07754 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a89e1dc55917ea90f3b5b93d405c822da">reserved_34_63</a>               : 30;
<a name="l07755"></a>07755     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ac55b950dc1d0fd43a2021e88d690ad04">rtgdbe</a>                       : 1;  <span class="comment">/**&lt; RTG double-bit error */</span>
<a name="l07756"></a>07756     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#adf374e36413801d8719077d858a1c3d5">rtgsbe</a>                       : 1;  <span class="comment">/**&lt; RTG single-bit error */</span>
<a name="l07757"></a>07757     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2c611020624365d3b1e87256505e1ac1">reserved_17_31</a>               : 15;
<a name="l07758"></a>07758     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a62fc03c90061c339ea850f6cd7a5ed9a">wrdislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal write to disabled LMC error. A DRAM write arrived before the LMC(s) were enabled. */</span>
<a name="l07759"></a>07759     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a63d642eae0259020d2acc20e882d454f">rddislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal read to disabled LMC error. A DRAM read arrived before the LMC(s) were enabled. */</span>
<a name="l07760"></a>07760     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35eaed294a57ff4fa7edd6eb68d11efb">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past L2C_BIG_CTL[MAXDRAM] occurred. */</span>
<a name="l07761"></a>07761     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a9a0650c4e3999ceabf3212cea4258fab">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past L2C_BIG_CTL[MAXDRAM] occurred. */</span>
<a name="l07762"></a>07762     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad002db92df0957275c593bc799622479">holerd</a>                       : 1;  <span class="comment">/**&lt; Read reference to 256MB hole occurred. */</span>
<a name="l07763"></a>07763     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2ab6ac2df108296440ad16083520ba04">holewr</a>                       : 1;  <span class="comment">/**&lt; Write reference to 256MB hole occurred. */</span>
<a name="l07764"></a>07764     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a84bdddfff35c260ae887cae339b1e822">noway</a>                        : 1;  <span class="comment">/**&lt; No way was available for allocation. L2C sets [NOWAY] during its processing of a</span>
<a name="l07765"></a>07765 <span class="comment">                                                         transaction</span>
<a name="l07766"></a>07766 <span class="comment">                                                         whenever it needed/wanted to allocate a WAY in the L2 cache, but was unable to. When this</span>
<a name="l07767"></a>07767 <span class="comment">                                                         bit = 1, it is (generally) not an indication that L2C failed to complete transactions.</span>
<a name="l07768"></a>07768 <span class="comment">                                                         Rather, it is a hint of possible performance degradation. (For example, L2C must read-</span>
<a name="l07769"></a>07769 <span class="comment">                                                         modify-write DRAM for every transaction that updates some, but not all, of the bytes in a</span>
<a name="l07770"></a>07770 <span class="comment">                                                         cache block, misses in the L2 cache, and cannot allocate a WAY.) There is one &apos;failure&apos;</span>
<a name="l07771"></a>07771 <span class="comment">                                                         case where L2C sets [NOWAY]: when it cannot leave a block locked in the L2 cache as part</span>
<a name="l07772"></a>07772 <span class="comment">                                                         of</span>
<a name="l07773"></a>07773 <span class="comment">                                                         a LCKL2 transaction. See L2C_TTG()_ERR for logged information. */</span>
<a name="l07774"></a>07774     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a4c6d2dc6d0376d0fefaa3ddbbacb26d1">tagdbe</a>                       : 1;  <span class="comment">/**&lt; TAG double-bit error occurred. See L2C_TTG()_ERR for logged information. */</span>
<a name="l07775"></a>07775     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ae8fdc24a3277e944c0e6054125b0bd66">tagsbe</a>                       : 1;  <span class="comment">/**&lt; TAG single-bit error occurred. See L2C_TTG()_ERR for logged information. */</span>
<a name="l07776"></a>07776     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35da5f256813d10ce9afef084e2b9512">reserved_6_7</a>                 : 2;
<a name="l07777"></a>07777     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad2f15cbe208f0e78150372a4aff1629b">fbfdbe</a>                       : 1;  <span class="comment">/**&lt; FBF double-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07778"></a>07778     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a3097906c5aa98c13ac66339aaf63562c">fbfsbe</a>                       : 1;  <span class="comment">/**&lt; FBF single-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07779"></a>07779     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a40d23711920421bda81d64b17233a213">sbfdbe</a>                       : 1;  <span class="comment">/**&lt; SBF double-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07780"></a>07780     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad0e843dc1015f222969a8d30ffcd4e3d">sbfsbe</a>                       : 1;  <span class="comment">/**&lt; SBF single-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07781"></a>07781     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a7839b18730c121c4715fcd01329f8918">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D double-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07782"></a>07782     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a6051a1afdc0726708a18d0c03942ab9b">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D single-bit error occurred. See L2C_TQD()_ERR for logged information. */</span>
<a name="l07783"></a>07783 <span class="preprocessor">#else</span>
<a name="l07784"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a6051a1afdc0726708a18d0c03942ab9b">07784</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a6051a1afdc0726708a18d0c03942ab9b">l2dsbe</a>                       : 1;
<a name="l07785"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a7839b18730c121c4715fcd01329f8918">07785</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a7839b18730c121c4715fcd01329f8918">l2ddbe</a>                       : 1;
<a name="l07786"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad0e843dc1015f222969a8d30ffcd4e3d">07786</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad0e843dc1015f222969a8d30ffcd4e3d">sbfsbe</a>                       : 1;
<a name="l07787"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a40d23711920421bda81d64b17233a213">07787</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a40d23711920421bda81d64b17233a213">sbfdbe</a>                       : 1;
<a name="l07788"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a3097906c5aa98c13ac66339aaf63562c">07788</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a3097906c5aa98c13ac66339aaf63562c">fbfsbe</a>                       : 1;
<a name="l07789"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad2f15cbe208f0e78150372a4aff1629b">07789</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad2f15cbe208f0e78150372a4aff1629b">fbfdbe</a>                       : 1;
<a name="l07790"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35da5f256813d10ce9afef084e2b9512">07790</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35da5f256813d10ce9afef084e2b9512">reserved_6_7</a>                 : 2;
<a name="l07791"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ae8fdc24a3277e944c0e6054125b0bd66">07791</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ae8fdc24a3277e944c0e6054125b0bd66">tagsbe</a>                       : 1;
<a name="l07792"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a4c6d2dc6d0376d0fefaa3ddbbacb26d1">07792</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a4c6d2dc6d0376d0fefaa3ddbbacb26d1">tagdbe</a>                       : 1;
<a name="l07793"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a84bdddfff35c260ae887cae339b1e822">07793</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a84bdddfff35c260ae887cae339b1e822">noway</a>                        : 1;
<a name="l07794"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2ab6ac2df108296440ad16083520ba04">07794</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2ab6ac2df108296440ad16083520ba04">holewr</a>                       : 1;
<a name="l07795"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad002db92df0957275c593bc799622479">07795</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ad002db92df0957275c593bc799622479">holerd</a>                       : 1;
<a name="l07796"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a9a0650c4e3999ceabf3212cea4258fab">07796</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a9a0650c4e3999ceabf3212cea4258fab">bigwr</a>                        : 1;
<a name="l07797"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35eaed294a57ff4fa7edd6eb68d11efb">07797</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a35eaed294a57ff4fa7edd6eb68d11efb">bigrd</a>                        : 1;
<a name="l07798"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a63d642eae0259020d2acc20e882d454f">07798</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a63d642eae0259020d2acc20e882d454f">rddislmc</a>                     : 1;
<a name="l07799"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a62fc03c90061c339ea850f6cd7a5ed9a">07799</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a62fc03c90061c339ea850f6cd7a5ed9a">wrdislmc</a>                     : 1;
<a name="l07800"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2c611020624365d3b1e87256505e1ac1">07800</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a2c611020624365d3b1e87256505e1ac1">reserved_17_31</a>               : 15;
<a name="l07801"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#adf374e36413801d8719077d858a1c3d5">07801</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#adf374e36413801d8719077d858a1c3d5">rtgsbe</a>                       : 1;
<a name="l07802"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ac55b950dc1d0fd43a2021e88d690ad04">07802</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#ac55b950dc1d0fd43a2021e88d690ad04">rtgdbe</a>                       : 1;
<a name="l07803"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a89e1dc55917ea90f3b5b93d405c822da">07803</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html#a89e1dc55917ea90f3b5b93d405c822da">reserved_34_63</a>               : 30;
<a name="l07804"></a>07804 <span class="preprocessor">#endif</span>
<a name="l07805"></a>07805 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__int.html#aeae65f698fd82792e5a6cde66f29ebe9">cn70xx</a>;
<a name="l07806"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a9e4c1c1c63060c479608b09f85d77fa6">07806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn70xx.html">cvmx_l2c_tadx_int_cn70xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a9e4c1c1c63060c479608b09f85d77fa6">cn70xxp1</a>;
<a name="l07807"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html">07807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html">cvmx_l2c_tadx_int_cn73xx</a> {
<a name="l07808"></a>07808 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07809"></a>07809 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a37c39b25c0a7a4339fa872f2852d6458">reserved_36_63</a>               : 28;
<a name="l07810"></a>07810     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a2b659d5c233cccce756c7092be3b9b26">wrdisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07811"></a>07811     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abe2b5953a87eb14e45b24b1c5dbb05a2">rddisoci</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07812"></a>07812     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a9bc471873c9018100bf520e28270a07d">rtgdbe</a>                       : 1;  <span class="comment">/**&lt; RTG double-bit error.</span>
<a name="l07813"></a>07813 <span class="comment">                                                         See L2C_TAD()_RTG_ERR for logged information.</span>
<a name="l07814"></a>07814 <span class="comment">                                                         An indication of a hardware failure and may be considered fatal. */</span>
<a name="l07815"></a>07815     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#af56deff86c0aa5b5e521dc68443cdfc1">rtgsbe</a>                       : 1;  <span class="comment">/**&lt; RTG single-bit error on a read. See L2C_TAD()_RTG_ERR for logged</span>
<a name="l07816"></a>07816 <span class="comment">                                                         information. When [RTGSBE] is set, hardware corrected the error before using the</span>
<a name="l07817"></a>07817 <span class="comment">                                                         RTG tag, but did not correct any stored value. When [RTGSBE] is set, software</span>
<a name="l07818"></a>07818 <span class="comment">                                                         should eject the RTG location indicated by the corresponding</span>
<a name="l07819"></a>07819 <span class="comment">                                                         L2C_TAD()_RTG_ERR[WAY,L2IDX] before clearing [RTGSBE]. Otherwise, hardware may</span>
<a name="l07820"></a>07820 <span class="comment">                                                         encounter the error again the next time the same RTG location is</span>
<a name="l07821"></a>07821 <span class="comment">                                                         referenced. Software may also choose to count the number of these single-bit</span>
<a name="l07822"></a>07822 <span class="comment">                                                         errors.</span>
<a name="l07823"></a>07823 <span class="comment">                                                         The eject should use a CACHE 0x3 instruction with an effective address of:</span>
<a name="l07824"></a>07824 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07825"></a>07825 <span class="comment">                                                           payload&lt;24&gt; = 1</span>
<a name="l07826"></a>07826 <span class="comment">                                                           payload&lt;23:20&gt; = L2C_TAD()_RTG_ERR[WAY]</span>
<a name="l07827"></a>07827 <span class="comment">                                                           payload&lt;19:7&gt;  = L2C_TAD()_RTG_ERR[L2IDX]</span>
<a name="l07828"></a>07828 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l07829"></a>07829     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ad3b7478fc46386720d99620542f7b09f">reserved_18_31</a>               : 14;
<a name="l07830"></a>07830     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a876335974ffb5ec06d11d7748e569dc3">lfbto</a>                        : 1;  <span class="comment">/**&lt; An LFB entry (or more) has encountered a timeout condition When LFBTO timeout condition</span>
<a name="l07831"></a>07831 <span class="comment">                                                         occurs L2C_TAD()_TIMEOUT is loaded. L2C_TAD()_TIMEOUT is loaded with info from the</span>
<a name="l07832"></a>07832 <span class="comment">                                                         first LFB that timed out. if multiple LFB timed out simultaneously, then the it will</span>
<a name="l07833"></a>07833 <span class="comment">                                                         capture info from the lowest LFB number that timed out.</span>
<a name="l07834"></a>07834 <span class="comment">                                                         Should not occur during normal operation.  OCI/CCPI link failures may cause this</span>
<a name="l07835"></a>07835 <span class="comment">                                                         failure. This may be an indication of hardware failure, and may be considered</span>
<a name="l07836"></a>07836 <span class="comment">                                                         fatal. */</span>
<a name="l07837"></a>07837     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ac1ea625069ae7fd11f915c73502d1ed4">wrdislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal write to disabled LMC error. A DRAM write arrived before LMC was enabled.</span>
<a name="l07838"></a>07838 <span class="comment">                                                         Should not occur during normal operation.</span>
<a name="l07839"></a>07839 <span class="comment">                                                         This may be considered fatal. */</span>
<a name="l07840"></a>07840     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a88d20c36d80ae54eab4872315020aede">rddislmc</a>                     : 1;  <span class="comment">/**&lt; Illegal read to disabled LMC error. A DRAM read arrived before LMC was enabled.</span>
<a name="l07841"></a>07841 <span class="comment">                                                         Should not occur during normal operation.</span>
<a name="l07842"></a>07842 <span class="comment">                                                         This may be considered fatal. */</span>
<a name="l07843"></a>07843     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0c6c513980bf05f99e2408fc5c0f9185">bigrd</a>                        : 1;  <span class="comment">/**&lt; Read reference past L2C_BIG_CTL[MAXDRAM] occurred. [BIGRD] interrupts can occur during</span>
<a name="l07844"></a>07844 <span class="comment">                                                         normal operation as the cores are allowed to prefetch to nonexistent memory locations.</span>
<a name="l07845"></a>07845 <span class="comment">                                                         Therefore, [BIGRD] is for informational purposes only. See L2C_TAD()_ERR for logged</span>
<a name="l07846"></a>07846 <span class="comment">                                                         information. */</span>
<a name="l07847"></a>07847     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a28ac3f63d2a0be381c2558aacc8eb92c">bigwr</a>                        : 1;  <span class="comment">/**&lt; Write reference past L2C_BIG_CTL[MAXDRAM] occurred. See L2C_TAD()_ERR for logged information. */</span>
<a name="l07848"></a>07848     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#aff43b942118cf70e5bbb53c713c8c55c">reserved_11_12</a>               : 2;
<a name="l07849"></a>07849     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a717cee5690cb76efe2d93e6ba53ca8bb">noway</a>                        : 1;  <span class="comment">/**&lt; No way was available for allocation. L2C sets [NOWAY] during its processing of a</span>
<a name="l07850"></a>07850 <span class="comment">                                                         transaction</span>
<a name="l07851"></a>07851 <span class="comment">                                                         whenever it needed/wanted to allocate a WAY in the L2 cache, but was unable to. When this</span>
<a name="l07852"></a>07852 <span class="comment">                                                         bit = 1, it is (generally) not an indication that L2C failed to complete transactions.</span>
<a name="l07853"></a>07853 <span class="comment">                                                         Rather, it is a hint of possible performance degradation. (For example, L2C must read-</span>
<a name="l07854"></a>07854 <span class="comment">                                                         modify-write DRAM for every transaction that updates some, but not all, of the bytes in a</span>
<a name="l07855"></a>07855 <span class="comment">                                                         cache block, misses in the L2 cache, and cannot allocate a WAY.) There is one &apos;failure&apos;</span>
<a name="l07856"></a>07856 <span class="comment">                                                         case where L2C sets [NOWAY]: when it cannot leave a block locked in the L2 cache as part</span>
<a name="l07857"></a>07857 <span class="comment">                                                         of</span>
<a name="l07858"></a>07858 <span class="comment">                                                         a LCKL2 transaction. See L2C_TTG()_ERR for logged information. */</span>
<a name="l07859"></a>07859     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abcc08d813803874cffc6882cc13fcd1a">tagdbe</a>                       : 1;  <span class="comment">/**&lt; TAG double-bit error occurred. See L2C_TTG()_ERR for logged information.</span>
<a name="l07860"></a>07860 <span class="comment">                                                         This is an indication of a hardware failure and may be considered fatal. */</span>
<a name="l07861"></a>07861     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a14821008f3ff9b5e94f42afc2510d822">tagsbe</a>                       : 1;  <span class="comment">/**&lt; TAG single-bit error on a read. See L2C_TAD()_TTG_ERR for logged</span>
<a name="l07862"></a>07862 <span class="comment">                                                         information. When [TAGSBE] is set, hardware corrected the error before using the</span>
<a name="l07863"></a>07863 <span class="comment">                                                         tag, but did not correct any stored value. When [TAGSBE] is set, software should</span>
<a name="l07864"></a>07864 <span class="comment">                                                         eject the TAG location indicated by the corresponding</span>
<a name="l07865"></a>07865 <span class="comment">                                                         L2C_TAD()_TTG_ERR[WAY,L2IDX] before clearing [TAGSBE]. Otherwise, hardware may</span>
<a name="l07866"></a>07866 <span class="comment">                                                         encounter the error again the next time the same TAG location is</span>
<a name="l07867"></a>07867 <span class="comment">                                                         referenced. Software may also choose to count the number of these single-bit</span>
<a name="l07868"></a>07868 <span class="comment">                                                         errors.</span>
<a name="l07869"></a>07869 <span class="comment">                                                         The eject should use a CACHE 0x3 instruction with an effective address of:</span>
<a name="l07870"></a>07870 <span class="comment">                                                           &lt;pre&gt;</span>
<a name="l07871"></a>07871 <span class="comment">                                                           payload&lt;24&gt; = 0</span>
<a name="l07872"></a>07872 <span class="comment">                                                           payload&lt;23:20&gt; = L2C_TAD()_TTG_ERR[WAY]</span>
<a name="l07873"></a>07873 <span class="comment">                                                           payload&lt;19:7&gt;  = L2C_TAD()_TTG_ERR[L2IDX]</span>
<a name="l07874"></a>07874 <span class="comment">                                                           &lt;/pre&gt;</span>
<a name="l07875"></a>07875 <span class="comment">                                                         Note that L2C_CTL[DISIDXALIAS] has no effect on this payload. */</span>
<a name="l07876"></a>07876     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a5e1fbfba9f90d09300b1578ea34af7f4">reserved_6_7</a>                 : 2;
<a name="l07877"></a>07877     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a8298461c3acb18f62eca59e739b2ac00">fbfdbe</a>                       : 1;  <span class="comment">/**&lt; FBF double-bit error occurred. See L2C_TAD()_TQD_ERR for logged information. An</span>
<a name="l07878"></a>07878 <span class="comment">                                                         indication of a hardware failure and may be considered fatal. */</span>
<a name="l07879"></a>07879     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0cb72c9139b7e4d6de03b406e64a3e8d">fbfsbe</a>                       : 1;  <span class="comment">/**&lt; FBF single-bit error on a read. See L2C_TAD()_TQD_ERR for logged</span>
<a name="l07880"></a>07880 <span class="comment">                                                         information. Hardware automatically corrected the error. Software may choose to</span>
<a name="l07881"></a>07881 <span class="comment">                                                         count the number of these single-bit errors. */</span>
<a name="l07882"></a>07882     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a473c76ca073142a812059d4b7d587a0d">sbfdbe</a>                       : 1;  <span class="comment">/**&lt; SBF double-bit error occurred. See L2C_TAD()_TQD_ERR for logged information. An</span>
<a name="l07883"></a>07883 <span class="comment">                                                         indication of a hardware failure and may be considered fatal. */</span>
<a name="l07884"></a>07884     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a6fe95f84ed5f59e82d7fbe6ea83db22a">sbfsbe</a>                       : 1;  <span class="comment">/**&lt; SBF single-bit error on a read. See L2C_TAD()_TQD_ERR for logged</span>
<a name="l07885"></a>07885 <span class="comment">                                                         information. Hardware automatically corrected the error. Software may choose to</span>
<a name="l07886"></a>07886 <span class="comment">                                                         count the number of these single-bit errors. */</span>
<a name="l07887"></a>07887     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a48ef29e82909862f788ca50902797bc3">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2D double-bit error occurred. See L2C_TAD()_TQD_ERR for logged information. An</span>
<a name="l07888"></a>07888 <span class="comment">                                                         indication of a hardware failure and may be considered fatal. */</span>
<a name="l07889"></a>07889     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ab7415de4400789735b7a66877f439fe1">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2D single-bit error on a read. See L2C_TAD()_TQD_ERR for logged</span>
<a name="l07890"></a>07890 <span class="comment">                                                         information. When [L2DSBE] is set, hardware corrected the error before using the</span>
<a name="l07891"></a>07891 <span class="comment">                                                         data, but did not correct any stored value. When [L2DSBE] is set, software</span>
<a name="l07892"></a>07892 <span class="comment">                                                         should eject the cache block indicated by the corresponding</span>
<a name="l07893"></a>07893 <span class="comment">                                                         L2C_TAD()_TQD_ERR[QDNUM,L2DIDX] before clearing [L2DSBE]. Otherwise, hardware</span>
<a name="l07894"></a>07894 <span class="comment">                                                         may encounter the error again the next time the same L2D location is</span>
<a name="l07895"></a>07895 <span class="comment">                                                         referenced. Software may also choose to count the number of these single-bit</span>
<a name="l07896"></a>07896 <span class="comment">                                                         errors.</span>
<a name="l07897"></a>07897 <span class="comment">                                                         The eject should use a CACHE 0x3 instruction with an effective address of:</span>
<a name="l07898"></a>07898 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l07899"></a>07899 <span class="comment">                                                           payload&lt;24:22&gt; = 0</span>
<a name="l07900"></a>07900 <span class="comment">                                                           payload&lt;21:18&gt; = L2C_TAD()_TQD_ERR[L2DIDX]&lt;10:7&gt;  // way</span>
<a name="l07901"></a>07901 <span class="comment">                                                           payload&lt;17:11&gt; = L2C_TAD()_TQD_ERR[L2DIDX]&lt;6:0&gt;   // index&lt;10:4&gt;</span>
<a name="l07902"></a>07902 <span class="comment">                                                           payload&lt;10:9&gt;  = L2C_TAD()_TQD_ERR[L2DIDX]&lt;12:11&gt; // index&lt;3:2&gt;</span>
<a name="l07903"></a>07903 <span class="comment">                                                           payload&lt;8:7&gt;   = tad             // index&lt;1:0&gt;</span>
<a name="l07904"></a>07904 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l07905"></a>07905 <span class="comment">                                                         where tad is the TAD index from this CSR. Note that L2C_CTL[DISIDXALIAS] has no</span>
<a name="l07906"></a>07906 <span class="comment">                                                         effect on the payload. */</span>
<a name="l07907"></a>07907 <span class="preprocessor">#else</span>
<a name="l07908"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ab7415de4400789735b7a66877f439fe1">07908</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ab7415de4400789735b7a66877f439fe1">l2dsbe</a>                       : 1;
<a name="l07909"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a48ef29e82909862f788ca50902797bc3">07909</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a48ef29e82909862f788ca50902797bc3">l2ddbe</a>                       : 1;
<a name="l07910"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a6fe95f84ed5f59e82d7fbe6ea83db22a">07910</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a6fe95f84ed5f59e82d7fbe6ea83db22a">sbfsbe</a>                       : 1;
<a name="l07911"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a473c76ca073142a812059d4b7d587a0d">07911</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a473c76ca073142a812059d4b7d587a0d">sbfdbe</a>                       : 1;
<a name="l07912"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0cb72c9139b7e4d6de03b406e64a3e8d">07912</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0cb72c9139b7e4d6de03b406e64a3e8d">fbfsbe</a>                       : 1;
<a name="l07913"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a8298461c3acb18f62eca59e739b2ac00">07913</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a8298461c3acb18f62eca59e739b2ac00">fbfdbe</a>                       : 1;
<a name="l07914"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a5e1fbfba9f90d09300b1578ea34af7f4">07914</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a5e1fbfba9f90d09300b1578ea34af7f4">reserved_6_7</a>                 : 2;
<a name="l07915"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a14821008f3ff9b5e94f42afc2510d822">07915</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a14821008f3ff9b5e94f42afc2510d822">tagsbe</a>                       : 1;
<a name="l07916"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abcc08d813803874cffc6882cc13fcd1a">07916</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abcc08d813803874cffc6882cc13fcd1a">tagdbe</a>                       : 1;
<a name="l07917"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a717cee5690cb76efe2d93e6ba53ca8bb">07917</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a717cee5690cb76efe2d93e6ba53ca8bb">noway</a>                        : 1;
<a name="l07918"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#aff43b942118cf70e5bbb53c713c8c55c">07918</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#aff43b942118cf70e5bbb53c713c8c55c">reserved_11_12</a>               : 2;
<a name="l07919"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a28ac3f63d2a0be381c2558aacc8eb92c">07919</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a28ac3f63d2a0be381c2558aacc8eb92c">bigwr</a>                        : 1;
<a name="l07920"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0c6c513980bf05f99e2408fc5c0f9185">07920</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a0c6c513980bf05f99e2408fc5c0f9185">bigrd</a>                        : 1;
<a name="l07921"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a88d20c36d80ae54eab4872315020aede">07921</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a88d20c36d80ae54eab4872315020aede">rddislmc</a>                     : 1;
<a name="l07922"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ac1ea625069ae7fd11f915c73502d1ed4">07922</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ac1ea625069ae7fd11f915c73502d1ed4">wrdislmc</a>                     : 1;
<a name="l07923"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a876335974ffb5ec06d11d7748e569dc3">07923</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a876335974ffb5ec06d11d7748e569dc3">lfbto</a>                        : 1;
<a name="l07924"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ad3b7478fc46386720d99620542f7b09f">07924</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#ad3b7478fc46386720d99620542f7b09f">reserved_18_31</a>               : 14;
<a name="l07925"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#af56deff86c0aa5b5e521dc68443cdfc1">07925</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#af56deff86c0aa5b5e521dc68443cdfc1">rtgsbe</a>                       : 1;
<a name="l07926"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a9bc471873c9018100bf520e28270a07d">07926</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a9bc471873c9018100bf520e28270a07d">rtgdbe</a>                       : 1;
<a name="l07927"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abe2b5953a87eb14e45b24b1c5dbb05a2">07927</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#abe2b5953a87eb14e45b24b1c5dbb05a2">rddisoci</a>                     : 1;
<a name="l07928"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a2b659d5c233cccce756c7092be3b9b26">07928</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a2b659d5c233cccce756c7092be3b9b26">wrdisoci</a>                     : 1;
<a name="l07929"></a><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a37c39b25c0a7a4339fa872f2852d6458">07929</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html#a37c39b25c0a7a4339fa872f2852d6458">reserved_36_63</a>               : 28;
<a name="l07930"></a>07930 <span class="preprocessor">#endif</span>
<a name="l07931"></a>07931 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__int.html#a5602f7f65e263f240e6391e2644c1189">cn73xx</a>;
<a name="l07932"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a34b1f322d25defe4e064fac88f1cc954">07932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html">cvmx_l2c_tadx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a34b1f322d25defe4e064fac88f1cc954">cn78xx</a>;
<a name="l07933"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#affba39beb3d7c267376b95f676f0f71e">07933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html">cvmx_l2c_tadx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#affba39beb3d7c267376b95f676f0f71e">cn78xxp1</a>;
<a name="l07934"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#a0acf1e517c03ad8bfbb6fc53267cc6f2">07934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn61xx.html">cvmx_l2c_tadx_int_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#a0acf1e517c03ad8bfbb6fc53267cc6f2">cnf71xx</a>;
<a name="l07935"></a><a class="code" href="unioncvmx__l2c__tadx__int.html#ae696411944a12bfb4a9b92bc6fea7191">07935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__int_1_1cvmx__l2c__tadx__int__cn73xx.html">cvmx_l2c_tadx_int_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__int.html#ae696411944a12bfb4a9b92bc6fea7191">cnf75xx</a>;
<a name="l07936"></a>07936 };
<a name="l07937"></a><a class="code" href="cvmx-l2c-defs_8h.html#a182306595bd4c98e6a6c71230cd3885a">07937</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__int.html" title="cvmx_l2c_tad::_int">cvmx_l2c_tadx_int</a> <a class="code" href="unioncvmx__l2c__tadx__int.html" title="cvmx_l2c_tad::_int">cvmx_l2c_tadx_int_t</a>;
<a name="l07938"></a>07938 <span class="comment"></span>
<a name="l07939"></a>07939 <span class="comment">/**</span>
<a name="l07940"></a>07940 <span class="comment"> * cvmx_l2c_tad#_pfc#</span>
<a name="l07941"></a>07941 <span class="comment"> */</span>
<a name="l07942"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html">07942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfcx.html" title="cvmx_l2c_tad::_pfc#">cvmx_l2c_tadx_pfcx</a> {
<a name="l07943"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a06b35b296d81e6aba255dccfccf82a34">07943</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a06b35b296d81e6aba255dccfccf82a34">u64</a>;
<a name="l07944"></a><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">07944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a> {
<a name="l07945"></a>07945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07946"></a>07946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html#a3e252faac045efd305ac3af9e231fd27">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l07947"></a>07947 <span class="preprocessor">#else</span>
<a name="l07948"></a><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html#a3e252faac045efd305ac3af9e231fd27">07948</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html#a3e252faac045efd305ac3af9e231fd27">count</a>                        : 64;
<a name="l07949"></a>07949 <span class="preprocessor">#endif</span>
<a name="l07950"></a>07950 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a614c070764a1331689d2d15614930c67">s</a>;
<a name="l07951"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a9bfbc298ecf517185d3fdb66f94dbda5">07951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a9bfbc298ecf517185d3fdb66f94dbda5">cn70xx</a>;
<a name="l07952"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a2e2283a61ec476d4b8cc1dd06581bf96">07952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a2e2283a61ec476d4b8cc1dd06581bf96">cn70xxp1</a>;
<a name="l07953"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a8ad6750455858fdadc0c9f0fabe8bc03">07953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#a8ad6750455858fdadc0c9f0fabe8bc03">cn73xx</a>;
<a name="l07954"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#adae0024bc5a11d739dbf6cb057e98c8e">07954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#adae0024bc5a11d739dbf6cb057e98c8e">cn78xx</a>;
<a name="l07955"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#ae1fc68f9a571f1138cb18d7be6ce6b10">07955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#ae1fc68f9a571f1138cb18d7be6ce6b10">cn78xxp1</a>;
<a name="l07956"></a><a class="code" href="unioncvmx__l2c__tadx__pfcx.html#af17184b1c6c8a2cf395383f22f194a9b">07956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfcx_1_1cvmx__l2c__tadx__pfcx__s.html">cvmx_l2c_tadx_pfcx_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfcx.html#af17184b1c6c8a2cf395383f22f194a9b">cnf75xx</a>;
<a name="l07957"></a>07957 };
<a name="l07958"></a><a class="code" href="cvmx-l2c-defs_8h.html#a856746bf22a41d0bdd05d77492b07e84">07958</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfcx.html" title="cvmx_l2c_tad::_pfc#">cvmx_l2c_tadx_pfcx</a> <a class="code" href="unioncvmx__l2c__tadx__pfcx.html" title="cvmx_l2c_tad::_pfc#">cvmx_l2c_tadx_pfcx_t</a>;
<a name="l07959"></a>07959 <span class="comment"></span>
<a name="l07960"></a>07960 <span class="comment">/**</span>
<a name="l07961"></a>07961 <span class="comment"> * cvmx_l2c_tad#_pfc0</span>
<a name="l07962"></a>07962 <span class="comment"> *</span>
<a name="l07963"></a>07963 <span class="comment"> * L2C_TAD_PFC0 = L2C TAD Performance Counter 0</span>
<a name="l07964"></a>07964 <span class="comment"> *</span>
<a name="l07965"></a>07965 <span class="comment"> */</span>
<a name="l07966"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html">07966</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc0.html" title="cvmx_l2c_tad::_pfc0">cvmx_l2c_tadx_pfc0</a> {
<a name="l07967"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a09b1893f0c847704c10544f5f9c5e8b4">07967</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a09b1893f0c847704c10544f5f9c5e8b4">u64</a>;
<a name="l07968"></a><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">07968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a> {
<a name="l07969"></a>07969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07970"></a>07970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html#a79f93ec98696bcc0960a3b72235b7f84">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l07971"></a>07971 <span class="preprocessor">#else</span>
<a name="l07972"></a><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html#a79f93ec98696bcc0960a3b72235b7f84">07972</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html#a79f93ec98696bcc0960a3b72235b7f84">count</a>                        : 64;
<a name="l07973"></a>07973 <span class="preprocessor">#endif</span>
<a name="l07974"></a>07974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a0241bf73f696a047aa5779e9f7bd0f56">s</a>;
<a name="l07975"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ae3b44876cc5eb4742bf63a51ffa0a002">07975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ae3b44876cc5eb4742bf63a51ffa0a002">cn61xx</a>;
<a name="l07976"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#aba992ea61dddb7e223407dd5a0d2cbc8">07976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#aba992ea61dddb7e223407dd5a0d2cbc8">cn63xx</a>;
<a name="l07977"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ac1eda696a0c2512cdfd585b84ea58e1b">07977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ac1eda696a0c2512cdfd585b84ea58e1b">cn63xxp1</a>;
<a name="l07978"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a1684f6e89788692a121751e8a8f42c76">07978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a1684f6e89788692a121751e8a8f42c76">cn66xx</a>;
<a name="l07979"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a579c7441c4b67bf7f993e4630fb24416">07979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a579c7441c4b67bf7f993e4630fb24416">cn68xx</a>;
<a name="l07980"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a90dcec5bc788077b6cea4a7089bef435">07980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#a90dcec5bc788077b6cea4a7089bef435">cn68xxp1</a>;
<a name="l07981"></a><a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ad0895c026321edba217b2e7fd019d0ef">07981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc0_1_1cvmx__l2c__tadx__pfc0__s.html">cvmx_l2c_tadx_pfc0_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc0.html#ad0895c026321edba217b2e7fd019d0ef">cnf71xx</a>;
<a name="l07982"></a>07982 };
<a name="l07983"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad3209564107c26e7e14c13b0c6a7d644">07983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc0.html" title="cvmx_l2c_tad::_pfc0">cvmx_l2c_tadx_pfc0</a> <a class="code" href="unioncvmx__l2c__tadx__pfc0.html" title="cvmx_l2c_tad::_pfc0">cvmx_l2c_tadx_pfc0_t</a>;
<a name="l07984"></a>07984 <span class="comment"></span>
<a name="l07985"></a>07985 <span class="comment">/**</span>
<a name="l07986"></a>07986 <span class="comment"> * cvmx_l2c_tad#_pfc1</span>
<a name="l07987"></a>07987 <span class="comment"> *</span>
<a name="l07988"></a>07988 <span class="comment"> * L2C_TAD_PFC1 = L2C TAD Performance Counter 1</span>
<a name="l07989"></a>07989 <span class="comment"> *</span>
<a name="l07990"></a>07990 <span class="comment"> */</span>
<a name="l07991"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html">07991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc1.html" title="cvmx_l2c_tad::_pfc1">cvmx_l2c_tadx_pfc1</a> {
<a name="l07992"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a1945533ffad1cf08f8dda03aec10f444">07992</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a1945533ffad1cf08f8dda03aec10f444">u64</a>;
<a name="l07993"></a><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">07993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a> {
<a name="l07994"></a>07994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07995"></a>07995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html#a33c6683ae40d71328d303e73b0bbce1c">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l07996"></a>07996 <span class="preprocessor">#else</span>
<a name="l07997"></a><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html#a33c6683ae40d71328d303e73b0bbce1c">07997</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html#a33c6683ae40d71328d303e73b0bbce1c">count</a>                        : 64;
<a name="l07998"></a>07998 <span class="preprocessor">#endif</span>
<a name="l07999"></a>07999 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a427155a503d18d1e3091a09cb5ba134b">s</a>;
<a name="l08000"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ae7bd2e639fdf18ae8833bec35cfe61a7">08000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ae7bd2e639fdf18ae8833bec35cfe61a7">cn61xx</a>;
<a name="l08001"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a40d64bf4b632ff20f952651753880732">08001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a40d64bf4b632ff20f952651753880732">cn63xx</a>;
<a name="l08002"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ac65576dc9434801f66621f2b0a5b65f9">08002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ac65576dc9434801f66621f2b0a5b65f9">cn63xxp1</a>;
<a name="l08003"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a7ad025d6c94b81c872694e5e790e0b13">08003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a7ad025d6c94b81c872694e5e790e0b13">cn66xx</a>;
<a name="l08004"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#abe1f51cb1742fca0dff1aa25c2bf4773">08004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#abe1f51cb1742fca0dff1aa25c2bf4773">cn68xx</a>;
<a name="l08005"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ac3a59fca67c8d85bc8c76e0b8bbefc28">08005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#ac3a59fca67c8d85bc8c76e0b8bbefc28">cn68xxp1</a>;
<a name="l08006"></a><a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a67fe086ab05e9bb6dfb9c1ed2eb54103">08006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc1_1_1cvmx__l2c__tadx__pfc1__s.html">cvmx_l2c_tadx_pfc1_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc1.html#a67fe086ab05e9bb6dfb9c1ed2eb54103">cnf71xx</a>;
<a name="l08007"></a>08007 };
<a name="l08008"></a><a class="code" href="cvmx-l2c-defs_8h.html#a572aac2b330b7bc22e1b047da8d0a630">08008</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc1.html" title="cvmx_l2c_tad::_pfc1">cvmx_l2c_tadx_pfc1</a> <a class="code" href="unioncvmx__l2c__tadx__pfc1.html" title="cvmx_l2c_tad::_pfc1">cvmx_l2c_tadx_pfc1_t</a>;
<a name="l08009"></a>08009 <span class="comment"></span>
<a name="l08010"></a>08010 <span class="comment">/**</span>
<a name="l08011"></a>08011 <span class="comment"> * cvmx_l2c_tad#_pfc2</span>
<a name="l08012"></a>08012 <span class="comment"> *</span>
<a name="l08013"></a>08013 <span class="comment"> * L2C_TAD_PFC2 = L2C TAD Performance Counter 2</span>
<a name="l08014"></a>08014 <span class="comment"> *</span>
<a name="l08015"></a>08015 <span class="comment"> */</span>
<a name="l08016"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html">08016</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc2.html" title="cvmx_l2c_tad::_pfc2">cvmx_l2c_tadx_pfc2</a> {
<a name="l08017"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a7b79b9787f9ef75cf27b48477153fc8f">08017</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a7b79b9787f9ef75cf27b48477153fc8f">u64</a>;
<a name="l08018"></a><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">08018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a> {
<a name="l08019"></a>08019 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08020"></a>08020 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html#a1731df3cd1374322e38bf1d562987d76">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l08021"></a>08021 <span class="preprocessor">#else</span>
<a name="l08022"></a><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html#a1731df3cd1374322e38bf1d562987d76">08022</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html#a1731df3cd1374322e38bf1d562987d76">count</a>                        : 64;
<a name="l08023"></a>08023 <span class="preprocessor">#endif</span>
<a name="l08024"></a>08024 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a0c382806f2482c5321b36e4c5a640a2c">s</a>;
<a name="l08025"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a5d2b295eed151f0a50f347e2caec934a">08025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a5d2b295eed151f0a50f347e2caec934a">cn61xx</a>;
<a name="l08026"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a3848bffadd94441539419d32aa29d6d4">08026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a3848bffadd94441539419d32aa29d6d4">cn63xx</a>;
<a name="l08027"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#ac8cd32d261af315dc37ab8b5f6db6e15">08027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#ac8cd32d261af315dc37ab8b5f6db6e15">cn63xxp1</a>;
<a name="l08028"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a55f00c16ff94bd99c9776e545ab21075">08028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a55f00c16ff94bd99c9776e545ab21075">cn66xx</a>;
<a name="l08029"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a01e49df5aba57b866a3cb963a953fbbd">08029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a01e49df5aba57b866a3cb963a953fbbd">cn68xx</a>;
<a name="l08030"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a6174dcd98510743c11a3b9f534c00fc7">08030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a6174dcd98510743c11a3b9f534c00fc7">cn68xxp1</a>;
<a name="l08031"></a><a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a90e4ff76c66fbd8c3e69f32dbd40c45d">08031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc2_1_1cvmx__l2c__tadx__pfc2__s.html">cvmx_l2c_tadx_pfc2_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc2.html#a90e4ff76c66fbd8c3e69f32dbd40c45d">cnf71xx</a>;
<a name="l08032"></a>08032 };
<a name="l08033"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7698c7b268dd935f5b832c342de7c2ae">08033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc2.html" title="cvmx_l2c_tad::_pfc2">cvmx_l2c_tadx_pfc2</a> <a class="code" href="unioncvmx__l2c__tadx__pfc2.html" title="cvmx_l2c_tad::_pfc2">cvmx_l2c_tadx_pfc2_t</a>;
<a name="l08034"></a>08034 <span class="comment"></span>
<a name="l08035"></a>08035 <span class="comment">/**</span>
<a name="l08036"></a>08036 <span class="comment"> * cvmx_l2c_tad#_pfc3</span>
<a name="l08037"></a>08037 <span class="comment"> *</span>
<a name="l08038"></a>08038 <span class="comment"> * L2C_TAD_PFC3 = L2C TAD Performance Counter 3</span>
<a name="l08039"></a>08039 <span class="comment"> *</span>
<a name="l08040"></a>08040 <span class="comment"> */</span>
<a name="l08041"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html">08041</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc3.html" title="cvmx_l2c_tad::_pfc3">cvmx_l2c_tadx_pfc3</a> {
<a name="l08042"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a7d52011d11b1eeb4e68b57cabb663362">08042</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a7d52011d11b1eeb4e68b57cabb663362">u64</a>;
<a name="l08043"></a><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">08043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a> {
<a name="l08044"></a>08044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08045"></a>08045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html#a9d2f7b4c0b26b5f1a0362ae7b8cb7e85">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l08046"></a>08046 <span class="preprocessor">#else</span>
<a name="l08047"></a><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html#a9d2f7b4c0b26b5f1a0362ae7b8cb7e85">08047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html#a9d2f7b4c0b26b5f1a0362ae7b8cb7e85">count</a>                        : 64;
<a name="l08048"></a>08048 <span class="preprocessor">#endif</span>
<a name="l08049"></a>08049 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a06897c2a400eeca92e83353598ad4514">s</a>;
<a name="l08050"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#aa6a3d0abbffe4050967d19ec9d3aecd8">08050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#aa6a3d0abbffe4050967d19ec9d3aecd8">cn61xx</a>;
<a name="l08051"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a4ca76586c8357337e166c6bee67952e1">08051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a4ca76586c8357337e166c6bee67952e1">cn63xx</a>;
<a name="l08052"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a77a87261a3a5f25d2df7665943d793e1">08052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a77a87261a3a5f25d2df7665943d793e1">cn63xxp1</a>;
<a name="l08053"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a5959796a70e1fac3573c13f5e00ea426">08053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a5959796a70e1fac3573c13f5e00ea426">cn66xx</a>;
<a name="l08054"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a3e84a34cde6200560a8b3b44f1907d6d">08054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a3e84a34cde6200560a8b3b44f1907d6d">cn68xx</a>;
<a name="l08055"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a3aeafe0369283dba8c6ad99314c3be1a">08055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#a3aeafe0369283dba8c6ad99314c3be1a">cn68xxp1</a>;
<a name="l08056"></a><a class="code" href="unioncvmx__l2c__tadx__pfc3.html#aa4c784aea422a589b67b251c549c7b6a">08056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__pfc3_1_1cvmx__l2c__tadx__pfc3__s.html">cvmx_l2c_tadx_pfc3_s</a>           <a class="code" href="unioncvmx__l2c__tadx__pfc3.html#aa4c784aea422a589b67b251c549c7b6a">cnf71xx</a>;
<a name="l08057"></a>08057 };
<a name="l08058"></a><a class="code" href="cvmx-l2c-defs_8h.html#a915babe5713519f5319973c7c3f2472c">08058</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__pfc3.html" title="cvmx_l2c_tad::_pfc3">cvmx_l2c_tadx_pfc3</a> <a class="code" href="unioncvmx__l2c__tadx__pfc3.html" title="cvmx_l2c_tad::_pfc3">cvmx_l2c_tadx_pfc3_t</a>;
<a name="l08059"></a>08059 <span class="comment"></span>
<a name="l08060"></a>08060 <span class="comment">/**</span>
<a name="l08061"></a>08061 <span class="comment"> * cvmx_l2c_tad#_prf</span>
<a name="l08062"></a>08062 <span class="comment"> *</span>
<a name="l08063"></a>08063 <span class="comment"> * All four counters are equivalent and can use any of the defined selects.</span>
<a name="l08064"></a>08064 <span class="comment"> *</span>
<a name="l08065"></a>08065 <span class="comment"> */</span>
<a name="l08066"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html">08066</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__prf.html" title="cvmx_l2c_tad::_prf">cvmx_l2c_tadx_prf</a> {
<a name="l08067"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a6c0a1e493edd992590cc212ffa4f7354">08067</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__prf.html#a6c0a1e493edd992590cc212ffa4f7354">u64</a>;
<a name="l08068"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">08068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a> {
<a name="l08069"></a>08069 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08070"></a>08070 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a0df283d02ec90a6cf202f500bab0a593">reserved_32_63</a>               : 32;
<a name="l08071"></a>08071     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aa70b1492b1da02fe341a3b5777a56cd9">cnt3sel</a>                      : 8;  <span class="comment">/**&lt; Selects event to count for L2C_TAD(0..3)_PFC3. Enumerated by L2C_TAD_PRF_SEL_E. */</span>
<a name="l08072"></a>08072     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a5b567c25582ee66e6b916d5fc03235ff">cnt2sel</a>                      : 8;  <span class="comment">/**&lt; Selects event to count for L2C_TAD(0..3)_PFC2. Enumerated by L2C_TAD_PRF_SEL_E. */</span>
<a name="l08073"></a>08073     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aece5d136b4026f5ba49eb88ae419618f">cnt1sel</a>                      : 8;  <span class="comment">/**&lt; Selects event to count for L2C_TAD(0..3)_PFC1. Enumerated by L2C_TAD_PRF_SEL_E. */</span>
<a name="l08074"></a>08074     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a1a08973b67239c121500781ad82eefce">cnt0sel</a>                      : 8;  <span class="comment">/**&lt; Selects event to count for L2C_TAD(0..3)_PFC0. Enumerated by L2C_TAD_PRF_SEL_E. */</span>
<a name="l08075"></a>08075 <span class="preprocessor">#else</span>
<a name="l08076"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a1a08973b67239c121500781ad82eefce">08076</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a1a08973b67239c121500781ad82eefce">cnt0sel</a>                      : 8;
<a name="l08077"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aece5d136b4026f5ba49eb88ae419618f">08077</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aece5d136b4026f5ba49eb88ae419618f">cnt1sel</a>                      : 8;
<a name="l08078"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a5b567c25582ee66e6b916d5fc03235ff">08078</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a5b567c25582ee66e6b916d5fc03235ff">cnt2sel</a>                      : 8;
<a name="l08079"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aa70b1492b1da02fe341a3b5777a56cd9">08079</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#aa70b1492b1da02fe341a3b5777a56cd9">cnt3sel</a>                      : 8;
<a name="l08080"></a><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a0df283d02ec90a6cf202f500bab0a593">08080</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html#a0df283d02ec90a6cf202f500bab0a593">reserved_32_63</a>               : 32;
<a name="l08081"></a>08081 <span class="preprocessor">#endif</span>
<a name="l08082"></a>08082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__prf.html#ac2aabaa4c1b70ddb5469073f265356e2">s</a>;
<a name="l08083"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#aed917707bd1c27221d5eb508ed1fa807">08083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#aed917707bd1c27221d5eb508ed1fa807">cn61xx</a>;
<a name="l08084"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a60d8d0fa704004060f65080fc6898475">08084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a60d8d0fa704004060f65080fc6898475">cn63xx</a>;
<a name="l08085"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a428fba4e76e263fd62540fbe903e9c7c">08085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a428fba4e76e263fd62540fbe903e9c7c">cn63xxp1</a>;
<a name="l08086"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a8ac12c0fc9b60396914fa850e0afde3e">08086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a8ac12c0fc9b60396914fa850e0afde3e">cn66xx</a>;
<a name="l08087"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#ab058bcc4db823107aa3aab2210a5d2f3">08087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#ab058bcc4db823107aa3aab2210a5d2f3">cn68xx</a>;
<a name="l08088"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#ae9cf1520474a554fb78bdb0dfb6737da">08088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#ae9cf1520474a554fb78bdb0dfb6737da">cn68xxp1</a>;
<a name="l08089"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a73d068645e0b0b0a04de7696410063d7">08089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a73d068645e0b0b0a04de7696410063d7">cn70xx</a>;
<a name="l08090"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a8b50fe37be009b08ce509541e3368238">08090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a8b50fe37be009b08ce509541e3368238">cn70xxp1</a>;
<a name="l08091"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a9d95550243f40769e514c9c01beda2a9">08091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a9d95550243f40769e514c9c01beda2a9">cn73xx</a>;
<a name="l08092"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a9a20c761f5143e1f0cc27eee00c3ff29">08092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a9a20c761f5143e1f0cc27eee00c3ff29">cn78xx</a>;
<a name="l08093"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a8f76caeb9ebc0537a7553a57e7745b51">08093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a8f76caeb9ebc0537a7553a57e7745b51">cn78xxp1</a>;
<a name="l08094"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#a272241dbee0e2bd02d2de419edba55c2">08094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#a272241dbee0e2bd02d2de419edba55c2">cnf71xx</a>;
<a name="l08095"></a><a class="code" href="unioncvmx__l2c__tadx__prf.html#af95cc2758bba3cc5251dbbd1cf2321e2">08095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__prf_1_1cvmx__l2c__tadx__prf__s.html">cvmx_l2c_tadx_prf_s</a>            <a class="code" href="unioncvmx__l2c__tadx__prf.html#af95cc2758bba3cc5251dbbd1cf2321e2">cnf75xx</a>;
<a name="l08096"></a>08096 };
<a name="l08097"></a><a class="code" href="cvmx-l2c-defs_8h.html#a4653999ed724ae5e00e245a03aca260f">08097</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__prf.html" title="cvmx_l2c_tad::_prf">cvmx_l2c_tadx_prf</a> <a class="code" href="unioncvmx__l2c__tadx__prf.html" title="cvmx_l2c_tad::_prf">cvmx_l2c_tadx_prf_t</a>;
<a name="l08098"></a>08098 <span class="comment"></span>
<a name="l08099"></a>08099 <span class="comment">/**</span>
<a name="l08100"></a>08100 <span class="comment"> * cvmx_l2c_tad#_stat</span>
<a name="l08101"></a>08101 <span class="comment"> *</span>
<a name="l08102"></a>08102 <span class="comment"> * This register holds information about the instantaneous state of the TAD.</span>
<a name="l08103"></a>08103 <span class="comment"> *</span>
<a name="l08104"></a>08104 <span class="comment"> */</span>
<a name="l08105"></a><a class="code" href="unioncvmx__l2c__tadx__stat.html">08105</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__stat.html" title="cvmx_l2c_tad::_stat">cvmx_l2c_tadx_stat</a> {
<a name="l08106"></a><a class="code" href="unioncvmx__l2c__tadx__stat.html#a1813c4ab9e1cb45872fba80255fbdfc1">08106</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__stat.html#a1813c4ab9e1cb45872fba80255fbdfc1">u64</a>;
<a name="l08107"></a><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html">08107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html">cvmx_l2c_tadx_stat_s</a> {
<a name="l08108"></a>08108 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08109"></a>08109 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a5117c5d0e11cee2840cfa8cd2db4f183">reserved_14_63</a>               : 50;
<a name="l08110"></a>08110     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a28650b76efe4e6e4fee33f4a7c0659df">lfb_valid_cnt</a>                : 6;  <span class="comment">/**&lt; The number of LFBs in use. */</span>
<a name="l08111"></a>08111     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a7e993c51ab1b75a8b000276443939404">reserved_5_7</a>                 : 3;
<a name="l08112"></a>08112     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a51a777d5b1f2b850c4d49d3b7f7c37b1">vbf_inuse_cnt</a>                : 5;  <span class="comment">/**&lt; The number of MCI VBFs in use. */</span>
<a name="l08113"></a>08113 <span class="preprocessor">#else</span>
<a name="l08114"></a><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a51a777d5b1f2b850c4d49d3b7f7c37b1">08114</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a51a777d5b1f2b850c4d49d3b7f7c37b1">vbf_inuse_cnt</a>                : 5;
<a name="l08115"></a><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a7e993c51ab1b75a8b000276443939404">08115</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a7e993c51ab1b75a8b000276443939404">reserved_5_7</a>                 : 3;
<a name="l08116"></a><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a28650b76efe4e6e4fee33f4a7c0659df">08116</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a28650b76efe4e6e4fee33f4a7c0659df">lfb_valid_cnt</a>                : 6;
<a name="l08117"></a><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a5117c5d0e11cee2840cfa8cd2db4f183">08117</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html#a5117c5d0e11cee2840cfa8cd2db4f183">reserved_14_63</a>               : 50;
<a name="l08118"></a>08118 <span class="preprocessor">#endif</span>
<a name="l08119"></a>08119 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__stat.html#a76762bdca9022a752c62cdcd5ff4ee7e">s</a>;
<a name="l08120"></a><a class="code" href="unioncvmx__l2c__tadx__stat.html#a7168646b1d0f06d3692fea3a3eb6d07f">08120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html">cvmx_l2c_tadx_stat_s</a>           <a class="code" href="unioncvmx__l2c__tadx__stat.html#a7168646b1d0f06d3692fea3a3eb6d07f">cn73xx</a>;
<a name="l08121"></a><a class="code" href="unioncvmx__l2c__tadx__stat.html#abcd40a44025267b9f260589b349d5dfa">08121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html">cvmx_l2c_tadx_stat_s</a>           <a class="code" href="unioncvmx__l2c__tadx__stat.html#abcd40a44025267b9f260589b349d5dfa">cn78xx</a>;
<a name="l08122"></a><a class="code" href="unioncvmx__l2c__tadx__stat.html#a2ed58fb1c7ad8e08b51c9ee4828f8ce0">08122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__stat_1_1cvmx__l2c__tadx__stat__s.html">cvmx_l2c_tadx_stat_s</a>           <a class="code" href="unioncvmx__l2c__tadx__stat.html#a2ed58fb1c7ad8e08b51c9ee4828f8ce0">cnf75xx</a>;
<a name="l08123"></a>08123 };
<a name="l08124"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3ae4031c15cdf2b3249c74e306b90c05">08124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__stat.html" title="cvmx_l2c_tad::_stat">cvmx_l2c_tadx_stat</a> <a class="code" href="unioncvmx__l2c__tadx__stat.html" title="cvmx_l2c_tad::_stat">cvmx_l2c_tadx_stat_t</a>;
<a name="l08125"></a>08125 <span class="comment"></span>
<a name="l08126"></a>08126 <span class="comment">/**</span>
<a name="l08127"></a>08127 <span class="comment"> * cvmx_l2c_tad#_tag</span>
<a name="l08128"></a>08128 <span class="comment"> *</span>
<a name="l08129"></a>08129 <span class="comment"> * This register holds the tag information for LTGL2I and STGL2I commands.</span>
<a name="l08130"></a>08130 <span class="comment"> *</span>
<a name="l08131"></a>08131 <span class="comment"> */</span>
<a name="l08132"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html">08132</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__tag.html" title="cvmx_l2c_tad::_tag">cvmx_l2c_tadx_tag</a> {
<a name="l08133"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a35276461840434fb89287fe99e25c6b8">08133</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__tag.html#a35276461840434fb89287fe99e25c6b8">u64</a>;
<a name="l08134"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html">08134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html">cvmx_l2c_tadx_tag_s</a> {
<a name="l08135"></a>08135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08136"></a>08136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#ab1f19cb7562e9651e8579a3678dd323b">sblkdty</a>                      : 4;  <span class="comment">/**&lt; Sub-block dirty bits. Ignored/loaded with 0 for RTG accesses. If TS is Invalid (0)</span>
<a name="l08137"></a>08137 <span class="comment">                                                         [SBLKDTY]</span>
<a name="l08138"></a>08138 <span class="comment">                                                         must be 0 or operation is undefined. */</span>
<a name="l08139"></a>08139     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a1a2e61b06b3455122c04b449dc8e95ce">reserved_6_59</a>                : 54;
<a name="l08140"></a>08140     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#acb7cd23949cddc541fff999522981d4d">node</a>                         : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08141"></a>08141     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#afb0f5c417581120006ad9f06232bf208">reserved_1_3</a>                 : 3;
<a name="l08142"></a>08142     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a604e428cb4cb731ab69837163024a5da">lock</a>                         : 1;  <span class="comment">/**&lt; The lock bit. If setting [LOCK], the USE bit should also be set or the operation is</span>
<a name="l08143"></a>08143 <span class="comment">                                                         undefined.  Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08144"></a>08144 <span class="preprocessor">#else</span>
<a name="l08145"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a604e428cb4cb731ab69837163024a5da">08145</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a604e428cb4cb731ab69837163024a5da">lock</a>                         : 1;
<a name="l08146"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#afb0f5c417581120006ad9f06232bf208">08146</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#afb0f5c417581120006ad9f06232bf208">reserved_1_3</a>                 : 3;
<a name="l08147"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#acb7cd23949cddc541fff999522981d4d">08147</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#acb7cd23949cddc541fff999522981d4d">node</a>                         : 2;
<a name="l08148"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a1a2e61b06b3455122c04b449dc8e95ce">08148</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#a1a2e61b06b3455122c04b449dc8e95ce">reserved_6_59</a>                : 54;
<a name="l08149"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#ab1f19cb7562e9651e8579a3678dd323b">08149</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__s.html#ab1f19cb7562e9651e8579a3678dd323b">sblkdty</a>                      : 4;
<a name="l08150"></a>08150 <span class="preprocessor">#endif</span>
<a name="l08151"></a>08151 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__tag.html#a125c786261142041cb84786d17ee5a03">s</a>;
<a name="l08152"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">08152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a> {
<a name="l08153"></a>08153 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08154"></a>08154 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a39ec7d2e882082654a089d73db6831f5">reserved_46_63</a>               : 18;
<a name="l08155"></a>08155     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7409d2a9788db3d8bddfc6ef049f1bda">ecc</a>                          : 6;  <span class="comment">/**&lt; The tag ECC */</span>
<a name="l08156"></a>08156     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a10b06b89cd56adea8ebdb89bf0fb6d5e">reserved_36_39</a>               : 4;
<a name="l08157"></a>08157     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7914278599001b80856fd14f2a5cf961">tag</a>                          : 19; <span class="comment">/**&lt; The tag (see notes 1 and 3) */</span>
<a name="l08158"></a>08158     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#aa4d81a7a01f03f22d398a51c3127ba8e">reserved_4_16</a>                : 13;
<a name="l08159"></a>08159     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ad0c1e597821b53d3a2b2dae0c1cc577f">use</a>                          : 1;  <span class="comment">/**&lt; The LRU use bit */</span>
<a name="l08160"></a>08160     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#af1d4cfe823ebd6e5688f0cef6da9cd76">valid</a>                        : 1;  <span class="comment">/**&lt; The valid bit */</span>
<a name="l08161"></a>08161     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ae515d473cb799bb69062de156c04e190">dirty</a>                        : 1;  <span class="comment">/**&lt; The dirty bit */</span>
<a name="l08162"></a>08162     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a8ea1aedc7b91df73996d7e6d1e4165fe">lock</a>                         : 1;  <span class="comment">/**&lt; The lock bit */</span>
<a name="l08163"></a>08163 <span class="preprocessor">#else</span>
<a name="l08164"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a8ea1aedc7b91df73996d7e6d1e4165fe">08164</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a8ea1aedc7b91df73996d7e6d1e4165fe">lock</a>                         : 1;
<a name="l08165"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ae515d473cb799bb69062de156c04e190">08165</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ae515d473cb799bb69062de156c04e190">dirty</a>                        : 1;
<a name="l08166"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#af1d4cfe823ebd6e5688f0cef6da9cd76">08166</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#af1d4cfe823ebd6e5688f0cef6da9cd76">valid</a>                        : 1;
<a name="l08167"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ad0c1e597821b53d3a2b2dae0c1cc577f">08167</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#ad0c1e597821b53d3a2b2dae0c1cc577f">use</a>                          : 1;
<a name="l08168"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#aa4d81a7a01f03f22d398a51c3127ba8e">08168</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#aa4d81a7a01f03f22d398a51c3127ba8e">reserved_4_16</a>                : 13;
<a name="l08169"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7914278599001b80856fd14f2a5cf961">08169</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7914278599001b80856fd14f2a5cf961">tag</a>                          : 19;
<a name="l08170"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a10b06b89cd56adea8ebdb89bf0fb6d5e">08170</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a10b06b89cd56adea8ebdb89bf0fb6d5e">reserved_36_39</a>               : 4;
<a name="l08171"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7409d2a9788db3d8bddfc6ef049f1bda">08171</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a7409d2a9788db3d8bddfc6ef049f1bda">ecc</a>                          : 6;
<a name="l08172"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a39ec7d2e882082654a089d73db6831f5">08172</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html#a39ec7d2e882082654a089d73db6831f5">reserved_46_63</a>               : 18;
<a name="l08173"></a>08173 <span class="preprocessor">#endif</span>
<a name="l08174"></a>08174 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__tag.html#accc4a764b9f1384cf19350dbc1deb8b4">cn61xx</a>;
<a name="l08175"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#ab2b0e1392978d4c580266d60903b907e">08175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#ab2b0e1392978d4c580266d60903b907e">cn63xx</a>;
<a name="l08176"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a4d5fce7b593d28180633ed0c6a3c7a9e">08176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a4d5fce7b593d28180633ed0c6a3c7a9e">cn63xxp1</a>;
<a name="l08177"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a7eaf11ef61036b196dfdc479ef6c15dc">08177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a7eaf11ef61036b196dfdc479ef6c15dc">cn66xx</a>;
<a name="l08178"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a5f05bf2330ad50803261780f528006e7">08178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a5f05bf2330ad50803261780f528006e7">cn68xx</a>;
<a name="l08179"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a6583454568181118c0f171274fdcb8df">08179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a6583454568181118c0f171274fdcb8df">cn68xxp1</a>;
<a name="l08180"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html">08180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html">cvmx_l2c_tadx_tag_cn70xx</a> {
<a name="l08181"></a>08181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08182"></a>08182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a94eff13072ef95edeceacdb2c66c7b20">sblkdty</a>                      : 4;  <span class="comment">/**&lt; Sub-block dirty bits. */</span>
<a name="l08183"></a>08183     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a398a03b368d2e67b19f448e49cbc9da7">reserved_56_59</a>               : 4;
<a name="l08184"></a>08184     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a1d4a0cabe0a2821fe105e52c870b2ab4">businfo</a>                      : 8;  <span class="comment">/**&lt; The businfo bits. Legal values: when [55]==1, we are in idmode and [54:50] must be 0,</span>
<a name="l08185"></a>08185 <span class="comment">                                                         [49:48] are the PPVID of the PP which could be holding the block; when [55]==0, we are in</span>
<a name="l08186"></a>08186 <span class="comment">                                                         bus mask mode and [54:49] must be 0 [48] is 1 if any of the PP&apos;s could contain the</span>
<a name="l08187"></a>08187 <span class="comment">                                                         block. Operation is undefined if an STGL2I causes an illegal value to be written to the L2</span>
<a name="l08188"></a>08188 <span class="comment">                                                         TAGs. LTGL2Is will only load legal values into this register. */</span>
<a name="l08189"></a>08189     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a2a0c6eee88537bea862836340fb3fceb">reserved_47_47</a>               : 1;
<a name="l08190"></a>08190     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#ae7327c70a987a907a512e19b28deb934">ecc</a>                          : 7;  <span class="comment">/**&lt; The tag ECC */</span>
<a name="l08191"></a>08191     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a77c9d50cb6d608ce552fdd4564a63191">tag</a>                          : 23; <span class="comment">/**&lt; The tag. The tag is the corresponding bits from the L2C+LMC internal L2/DRAM byte address. */</span>
<a name="l08192"></a>08192     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a31d118a74fbe0679edd77498a50706a8">reserved_4_16</a>                : 13;
<a name="l08193"></a>08193     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a650db29e4adac4a2dda6d86fd5b32e7d">used</a>                         : 1;  <span class="comment">/**&lt; The LRU use bit. If setting [LOCK], the USE bit should also be set or the operation</span>
<a name="l08194"></a>08194 <span class="comment">                                                         is undefined. */</span>
<a name="l08195"></a>08195     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#af4ddf58e8431b1533c14e16955b0a087">valid</a>                        : 1;  <span class="comment">/**&lt; The valid bit */</span>
<a name="l08196"></a>08196     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a8188b2d330857db79f9a2bcf35afed3c">dirty</a>                        : 1;  <span class="comment">/**&lt; The dirty bit */</span>
<a name="l08197"></a>08197     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a5deb29ab8786c8398e45db7dec7ac828">lock</a>                         : 1;  <span class="comment">/**&lt; The lock bit. If setting [LOCK], the USE bit should also be set or the operation is</span>
<a name="l08198"></a>08198 <span class="comment">                                                         undefined. */</span>
<a name="l08199"></a>08199 <span class="preprocessor">#else</span>
<a name="l08200"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a5deb29ab8786c8398e45db7dec7ac828">08200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a5deb29ab8786c8398e45db7dec7ac828">lock</a>                         : 1;
<a name="l08201"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a8188b2d330857db79f9a2bcf35afed3c">08201</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a8188b2d330857db79f9a2bcf35afed3c">dirty</a>                        : 1;
<a name="l08202"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#af4ddf58e8431b1533c14e16955b0a087">08202</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#af4ddf58e8431b1533c14e16955b0a087">valid</a>                        : 1;
<a name="l08203"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a650db29e4adac4a2dda6d86fd5b32e7d">08203</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a650db29e4adac4a2dda6d86fd5b32e7d">used</a>                         : 1;
<a name="l08204"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a31d118a74fbe0679edd77498a50706a8">08204</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a31d118a74fbe0679edd77498a50706a8">reserved_4_16</a>                : 13;
<a name="l08205"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a77c9d50cb6d608ce552fdd4564a63191">08205</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a77c9d50cb6d608ce552fdd4564a63191">tag</a>                          : 23;
<a name="l08206"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#ae7327c70a987a907a512e19b28deb934">08206</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#ae7327c70a987a907a512e19b28deb934">ecc</a>                          : 7;
<a name="l08207"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a2a0c6eee88537bea862836340fb3fceb">08207</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a2a0c6eee88537bea862836340fb3fceb">reserved_47_47</a>               : 1;
<a name="l08208"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a1d4a0cabe0a2821fe105e52c870b2ab4">08208</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a1d4a0cabe0a2821fe105e52c870b2ab4">businfo</a>                      : 8;
<a name="l08209"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a398a03b368d2e67b19f448e49cbc9da7">08209</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a398a03b368d2e67b19f448e49cbc9da7">reserved_56_59</a>               : 4;
<a name="l08210"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a94eff13072ef95edeceacdb2c66c7b20">08210</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html#a94eff13072ef95edeceacdb2c66c7b20">sblkdty</a>                      : 4;
<a name="l08211"></a>08211 <span class="preprocessor">#endif</span>
<a name="l08212"></a>08212 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__tag.html#ac29d966dc1a028c0e563b36b303f18cc">cn70xx</a>;
<a name="l08213"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a848fa9a6b05504346342546830c342ee">08213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn70xx.html">cvmx_l2c_tadx_tag_cn70xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a848fa9a6b05504346342546830c342ee">cn70xxp1</a>;
<a name="l08214"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html">08214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html">cvmx_l2c_tadx_tag_cn73xx</a> {
<a name="l08215"></a>08215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08216"></a>08216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#ad50b96b1b8e8e179c680fbb7f3df0ed2">sblkdty</a>                      : 4;  <span class="comment">/**&lt; Sub-block dirty bits. Ignored/loaded with 0 for RTG accesses. If TS is Invalid (0)</span>
<a name="l08217"></a>08217 <span class="comment">                                                         [SBLKDTY]</span>
<a name="l08218"></a>08218 <span class="comment">                                                         must be 0 or operation is undefined. */</span>
<a name="l08219"></a>08219     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a30516daf89a68d309966bc44ac0a4a08">reserved_58_59</a>               : 2;
<a name="l08220"></a>08220     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a305a3e7a9cabc2aa92b97a204bc8d369">businfo</a>                      : 9;  <span class="comment">/**&lt; The bus information bits. Legal values: when &lt;57&gt;==1, we are in idmode and</span>
<a name="l08221"></a>08221 <span class="comment">                                                         &lt;56:53&gt; must be 0, &lt;52:49&gt; are the PPVID of the PP which could be holding the</span>
<a name="l08222"></a>08222 <span class="comment">                                                         block; when &lt;57&gt;==0, we are in bus mask mode and &lt;56:52&gt; must be 0 and if any of</span>
<a name="l08223"></a>08223 <span class="comment">                                                         &lt;51:48&gt; is 1 then any of the PP&apos;s on that bus (3..0) could contain the</span>
<a name="l08224"></a>08224 <span class="comment">                                                         block. Operation is undefined if an STGL2I causes an illegal value to be written</span>
<a name="l08225"></a>08225 <span class="comment">                                                         to the L2 TAGs. LTGL2Is will only load legal values into this register. */</span>
<a name="l08226"></a>08226     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a5beb720b778f83a49660e295481fba6d">ecc</a>                          : 7;  <span class="comment">/**&lt; The tag ECC. This field is undefined if L2C_CTL[DISECC] is not 1 when the LTGL2I reads the tags. */</span>
<a name="l08227"></a>08227     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#abbd3ff45070cd07219492c0db77032fd">reserved_40_41</a>               : 2;
<a name="l08228"></a>08228     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a73518ca46d694e5b9ff7c8e1b95ee76a">tag</a>                          : 22; <span class="comment">/**&lt; The tag. TAG&lt;39:18&gt; is the corresponding bits from the L2C+LMC internal L2/DRAM byte</span>
<a name="l08229"></a>08229 <span class="comment">                                                         address. */</span>
<a name="l08230"></a>08230     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a6d4397351bf75e80fccf5cd58e51d6c8">reserved_6_17</a>                : 12;
<a name="l08231"></a>08231     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a9de76be145d681fb1147d4377c358e7c">node</a>                         : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08232"></a>08232     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#afe16585ff9236ab4c0b7ecaabdbe2700">ts</a>                           : 2;  <span class="comment">/**&lt; The tag state.</span>
<a name="l08233"></a>08233 <span class="comment">                                                         0x0 = Invalid.</span>
<a name="l08234"></a>08234 <span class="comment">                                                         0x1 = Shared.</span>
<a name="l08235"></a>08235 <span class="comment">                                                         0x2 = Exclusive.</span>
<a name="l08236"></a>08236 <span class="comment">                                                         Note that a local address will never have the value of exclusive as that state is incloded</span>
<a name="l08237"></a>08237 <span class="comment">                                                         as shared in the TAG and invalid in the RTG. */</span>
<a name="l08238"></a>08238     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a2b7aee75b6943883d0e56d3f231944c1">used</a>                         : 1;  <span class="comment">/**&lt; The LRU use bit. If setting [LOCK], the USE bit should also be set or the operation</span>
<a name="l08239"></a>08239 <span class="comment">                                                         is undefined.  Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08240"></a>08240     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#adc94b9303820538668874bd4e6ca9885">lock</a>                         : 1;  <span class="comment">/**&lt; The lock bit. If setting [LOCK], the USE bit should also be set or the operation is</span>
<a name="l08241"></a>08241 <span class="comment">                                                         undefined.  Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08242"></a>08242 <span class="preprocessor">#else</span>
<a name="l08243"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#adc94b9303820538668874bd4e6ca9885">08243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#adc94b9303820538668874bd4e6ca9885">lock</a>                         : 1;
<a name="l08244"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a2b7aee75b6943883d0e56d3f231944c1">08244</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a2b7aee75b6943883d0e56d3f231944c1">used</a>                         : 1;
<a name="l08245"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#afe16585ff9236ab4c0b7ecaabdbe2700">08245</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#afe16585ff9236ab4c0b7ecaabdbe2700">ts</a>                           : 2;
<a name="l08246"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a9de76be145d681fb1147d4377c358e7c">08246</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a9de76be145d681fb1147d4377c358e7c">node</a>                         : 2;
<a name="l08247"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a6d4397351bf75e80fccf5cd58e51d6c8">08247</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a6d4397351bf75e80fccf5cd58e51d6c8">reserved_6_17</a>                : 12;
<a name="l08248"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a73518ca46d694e5b9ff7c8e1b95ee76a">08248</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a73518ca46d694e5b9ff7c8e1b95ee76a">tag</a>                          : 22;
<a name="l08249"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#abbd3ff45070cd07219492c0db77032fd">08249</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#abbd3ff45070cd07219492c0db77032fd">reserved_40_41</a>               : 2;
<a name="l08250"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a5beb720b778f83a49660e295481fba6d">08250</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a5beb720b778f83a49660e295481fba6d">ecc</a>                          : 7;
<a name="l08251"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a305a3e7a9cabc2aa92b97a204bc8d369">08251</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a305a3e7a9cabc2aa92b97a204bc8d369">businfo</a>                      : 9;
<a name="l08252"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a30516daf89a68d309966bc44ac0a4a08">08252</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#a30516daf89a68d309966bc44ac0a4a08">reserved_58_59</a>               : 2;
<a name="l08253"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#ad50b96b1b8e8e179c680fbb7f3df0ed2">08253</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html#ad50b96b1b8e8e179c680fbb7f3df0ed2">sblkdty</a>                      : 4;
<a name="l08254"></a>08254 <span class="preprocessor">#endif</span>
<a name="l08255"></a>08255 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__tag.html#a501741a8c1ed75ecc130de5b24018d09">cn73xx</a>;
<a name="l08256"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html">08256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html">cvmx_l2c_tadx_tag_cn78xx</a> {
<a name="l08257"></a>08257 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08258"></a>08258 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a9334bbf08c2224a71f249f02151acdd4">sblkdty</a>                      : 4;  <span class="comment">/**&lt; Sub-block dirty bits. Ignored/loaded with 0 for RTG accesses. If TS is Invalid (0)</span>
<a name="l08259"></a>08259 <span class="comment">                                                         [SBLKDTY]</span>
<a name="l08260"></a>08260 <span class="comment">                                                         must be 0 or operation is undefined. */</span>
<a name="l08261"></a>08261     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a5744d3d486d5cb845765e5ee5af758d4">reserved_58_59</a>               : 2;
<a name="l08262"></a>08262     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a7251c79e9087a2b2352cdad359ed0cc1">businfo</a>                      : 9;  <span class="comment">/**&lt; The bus information bits. Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08263"></a>08263     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aa03a38922215838ab8be35a19bfb8cff">ecc</a>                          : 7;  <span class="comment">/**&lt; The tag ECC. This field is undefined if L2C_CTL[DISECC] is not 1 when the LTGL2I reads the tags. */</span>
<a name="l08264"></a>08264     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a25c01f174ee1964cbe3a0bf322478daa">tag</a>                          : 22; <span class="comment">/**&lt; The tag. TAG&lt;39:20&gt; is the corresponding bits from the L2C+LMC internal L2/DRAM byte</span>
<a name="l08265"></a>08265 <span class="comment">                                                         address. TAG&lt;41:40&gt; is the CCPI node of the address. The RTG must always have the</span>
<a name="l08266"></a>08266 <span class="comment">                                                         TAG&lt;41:40&gt; equal to the current node or operation is undefined. */</span>
<a name="l08267"></a>08267     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aad73e1f693a523e114305c1059f3cc2a">reserved_6_19</a>                : 14;
<a name="l08268"></a>08268     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39eafbef33d06c092539410bae1ffab2">node</a>                         : 2;  <span class="comment">/**&lt; The node ID for the remote node which holds this block. Ignored/loaded with 0 for TAG accesses. */</span>
<a name="l08269"></a>08269     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a304c627c19c35596539c9d6851f6074a">ts</a>                           : 2;  <span class="comment">/**&lt; The tag state.</span>
<a name="l08270"></a>08270 <span class="comment">                                                         0x0 = Invalid.</span>
<a name="l08271"></a>08271 <span class="comment">                                                         0x1 = Shared.</span>
<a name="l08272"></a>08272 <span class="comment">                                                         0x2 = Exclusive.</span>
<a name="l08273"></a>08273 <span class="comment">                                                         Note that a local address will never have the value of exclusive as that state is incloded</span>
<a name="l08274"></a>08274 <span class="comment">                                                         as shared in the TAG and invalid in the RTG. */</span>
<a name="l08275"></a>08275     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39ee4e7e4f69afe2a9cde1a42773c0a8">used</a>                         : 1;  <span class="comment">/**&lt; The LRU use bit. If setting [LOCK], the USE bit should also be set or the operation</span>
<a name="l08276"></a>08276 <span class="comment">                                                         is undefined.  Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08277"></a>08277     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#afda0a126fdc4f957de4376704fcb7be7">lock</a>                         : 1;  <span class="comment">/**&lt; The lock bit. If setting [LOCK], the USE bit should also be set or the operation is</span>
<a name="l08278"></a>08278 <span class="comment">                                                         undefined.  Ignored/loaded with 0 for RTG accesses. */</span>
<a name="l08279"></a>08279 <span class="preprocessor">#else</span>
<a name="l08280"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#afda0a126fdc4f957de4376704fcb7be7">08280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#afda0a126fdc4f957de4376704fcb7be7">lock</a>                         : 1;
<a name="l08281"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39ee4e7e4f69afe2a9cde1a42773c0a8">08281</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39ee4e7e4f69afe2a9cde1a42773c0a8">used</a>                         : 1;
<a name="l08282"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a304c627c19c35596539c9d6851f6074a">08282</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a304c627c19c35596539c9d6851f6074a">ts</a>                           : 2;
<a name="l08283"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39eafbef33d06c092539410bae1ffab2">08283</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a39eafbef33d06c092539410bae1ffab2">node</a>                         : 2;
<a name="l08284"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aad73e1f693a523e114305c1059f3cc2a">08284</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aad73e1f693a523e114305c1059f3cc2a">reserved_6_19</a>                : 14;
<a name="l08285"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a25c01f174ee1964cbe3a0bf322478daa">08285</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a25c01f174ee1964cbe3a0bf322478daa">tag</a>                          : 22;
<a name="l08286"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aa03a38922215838ab8be35a19bfb8cff">08286</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#aa03a38922215838ab8be35a19bfb8cff">ecc</a>                          : 7;
<a name="l08287"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a7251c79e9087a2b2352cdad359ed0cc1">08287</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a7251c79e9087a2b2352cdad359ed0cc1">businfo</a>                      : 9;
<a name="l08288"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a5744d3d486d5cb845765e5ee5af758d4">08288</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a5744d3d486d5cb845765e5ee5af758d4">reserved_58_59</a>               : 2;
<a name="l08289"></a><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a9334bbf08c2224a71f249f02151acdd4">08289</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html#a9334bbf08c2224a71f249f02151acdd4">sblkdty</a>                      : 4;
<a name="l08290"></a>08290 <span class="preprocessor">#endif</span>
<a name="l08291"></a>08291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__tag.html#a0d4d76a27351d6f0ae0b95c5466f82cf">cn78xx</a>;
<a name="l08292"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a29f25aa6ef4575de5667e377e165a226">08292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn78xx.html">cvmx_l2c_tadx_tag_cn78xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a29f25aa6ef4575de5667e377e165a226">cn78xxp1</a>;
<a name="l08293"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a4dc30e01d597b713f1d3783e2409d645">08293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn61xx.html">cvmx_l2c_tadx_tag_cn61xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a4dc30e01d597b713f1d3783e2409d645">cnf71xx</a>;
<a name="l08294"></a><a class="code" href="unioncvmx__l2c__tadx__tag.html#a4ad86d102964f86e2ab8e78132df614b">08294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__tag_1_1cvmx__l2c__tadx__tag__cn73xx.html">cvmx_l2c_tadx_tag_cn73xx</a>       <a class="code" href="unioncvmx__l2c__tadx__tag.html#a4ad86d102964f86e2ab8e78132df614b">cnf75xx</a>;
<a name="l08295"></a>08295 };
<a name="l08296"></a><a class="code" href="cvmx-l2c-defs_8h.html#adc95cf7a2aae7f60484f067909566b25">08296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__tag.html" title="cvmx_l2c_tad::_tag">cvmx_l2c_tadx_tag</a> <a class="code" href="unioncvmx__l2c__tadx__tag.html" title="cvmx_l2c_tad::_tag">cvmx_l2c_tadx_tag_t</a>;
<a name="l08297"></a>08297 <span class="comment"></span>
<a name="l08298"></a>08298 <span class="comment">/**</span>
<a name="l08299"></a>08299 <span class="comment"> * cvmx_l2c_tad#_timeout</span>
<a name="l08300"></a>08300 <span class="comment"> *</span>
<a name="l08301"></a>08301 <span class="comment"> * This register records error information for an LFBTO (LFB TimeOut). The first LFBTO error will</span>
<a name="l08302"></a>08302 <span class="comment"> * lock the register until the logged error type s cleared. If multiple LFBs timed out</span>
<a name="l08303"></a>08303 <span class="comment"> * simultaneously, then this will contain the information form the lowest LFB number that has</span>
<a name="l08304"></a>08304 <span class="comment"> * timed-out. The address can be for the original transaction address or the replacement address</span>
<a name="l08305"></a>08305 <span class="comment"> * (if both could have timed out, then the transaction address will be here).</span>
<a name="l08306"></a>08306 <span class="comment"> */</span>
<a name="l08307"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html">08307</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__timeout.html" title="cvmx_l2c_tad::_timeout">cvmx_l2c_tadx_timeout</a> {
<a name="l08308"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html#aa1426a25b994af3f7b45b29dcffc72e1">08308</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__timeout.html#aa1426a25b994af3f7b45b29dcffc72e1">u64</a>;
<a name="l08309"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">08309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">cvmx_l2c_tadx_timeout_s</a> {
<a name="l08310"></a>08310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08311"></a>08311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a3c8fc52ebd31a3834efadc7288664d78">infolfb</a>                      : 1;  <span class="comment">/**&lt; Logged address information is for the LFB original transation. */</span>
<a name="l08312"></a>08312     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a84361a949341db837e24bb78e7620385">infovab</a>                      : 1;  <span class="comment">/**&lt; Logged address information is for the VAB (replacement). If both this and [INFOLFB] is</span>
<a name="l08313"></a>08313 <span class="comment">                                                         set,</span>
<a name="l08314"></a>08314 <span class="comment">                                                         then both could have timed out, but info captured is from the original LFB. */</span>
<a name="l08315"></a>08315     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a0313db66530ffa78fc0525d8e99b0766">reserved_57_61</a>               : 5;
<a name="l08316"></a>08316     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a392a2cca7776ed2f15c81084894c18a3">lfbnum</a>                       : 5;  <span class="comment">/**&lt; The LFB number of the entry that timed out, and have its info captures in this register. */</span>
<a name="l08317"></a>08317     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a37985d71e96c6fae28c2393c86080157">cmd</a>                          : 8;  <span class="comment">/**&lt; Encoding of XMC command causing error. */</span>
<a name="l08318"></a>08318     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a65c3076c26cd8971f578b8c7d8a40e7a">node</a>                         : 4;  <span class="comment">/**&lt; Home node of the address causing the error. Similar to [ADDR] below, this can be the</span>
<a name="l08319"></a>08319 <span class="comment">                                                         request address (if [INFOLFB] is set), else it is the replacement address (if [INFOLFB] is</span>
<a name="l08320"></a>08320 <span class="comment">                                                         clear &amp; [INFOVAB] is set). */</span>
<a name="l08321"></a>08321     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a1fc1a218349a5598de85e2fe6d14991c">addr</a>                         : 33; <span class="comment">/**&lt; Cache line address causing the error. This can be either the request address or the</span>
<a name="l08322"></a>08322 <span class="comment">                                                         replacement (if [INFOLFB] is set), else it is the replacement address (if [INFOLFB] is</span>
<a name="l08323"></a>08323 <span class="comment">                                                         clear &amp;</span>
<a name="l08324"></a>08324 <span class="comment">                                                         [INFOVAB] is set). This address is a physical address. L2C performs hole removal and index</span>
<a name="l08325"></a>08325 <span class="comment">                                                         aliasing (if enabled) on the written address and uses that for the command. This hole-</span>
<a name="l08326"></a>08326 <span class="comment">                                                         removed/index-aliased address is what is returned on a read of L2C_XMC_CMD. */</span>
<a name="l08327"></a>08327     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#ac792dd9c35d1cb574cba4abb410765c8">reserved_0_6</a>                 : 7;
<a name="l08328"></a>08328 <span class="preprocessor">#else</span>
<a name="l08329"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#ac792dd9c35d1cb574cba4abb410765c8">08329</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#ac792dd9c35d1cb574cba4abb410765c8">reserved_0_6</a>                 : 7;
<a name="l08330"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a1fc1a218349a5598de85e2fe6d14991c">08330</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a1fc1a218349a5598de85e2fe6d14991c">addr</a>                         : 33;
<a name="l08331"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a65c3076c26cd8971f578b8c7d8a40e7a">08331</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a65c3076c26cd8971f578b8c7d8a40e7a">node</a>                         : 4;
<a name="l08332"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a37985d71e96c6fae28c2393c86080157">08332</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a37985d71e96c6fae28c2393c86080157">cmd</a>                          : 8;
<a name="l08333"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a392a2cca7776ed2f15c81084894c18a3">08333</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a392a2cca7776ed2f15c81084894c18a3">lfbnum</a>                       : 5;
<a name="l08334"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a0313db66530ffa78fc0525d8e99b0766">08334</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a0313db66530ffa78fc0525d8e99b0766">reserved_57_61</a>               : 5;
<a name="l08335"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a84361a949341db837e24bb78e7620385">08335</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a84361a949341db837e24bb78e7620385">infovab</a>                      : 1;
<a name="l08336"></a><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a3c8fc52ebd31a3834efadc7288664d78">08336</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html#a3c8fc52ebd31a3834efadc7288664d78">infolfb</a>                      : 1;
<a name="l08337"></a>08337 <span class="preprocessor">#endif</span>
<a name="l08338"></a>08338 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__timeout.html#a8fe9af1e497340e836a4676834390ca4">s</a>;
<a name="l08339"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html#aab4663227a54bbe992a3f7a0226434d9">08339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">cvmx_l2c_tadx_timeout_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timeout.html#aab4663227a54bbe992a3f7a0226434d9">cn73xx</a>;
<a name="l08340"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html#a5e7ec3c0d628c72509f2265fddd41a3f">08340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">cvmx_l2c_tadx_timeout_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timeout.html#a5e7ec3c0d628c72509f2265fddd41a3f">cn78xx</a>;
<a name="l08341"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html#a7f40d7c81cd5d62745f7fa488c5b3fd3">08341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">cvmx_l2c_tadx_timeout_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timeout.html#a7f40d7c81cd5d62745f7fa488c5b3fd3">cn78xxp1</a>;
<a name="l08342"></a><a class="code" href="unioncvmx__l2c__tadx__timeout.html#aa9c4cd4c4153cdeeaac39ea35ac4ee72">08342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timeout_1_1cvmx__l2c__tadx__timeout__s.html">cvmx_l2c_tadx_timeout_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timeout.html#aa9c4cd4c4153cdeeaac39ea35ac4ee72">cnf75xx</a>;
<a name="l08343"></a>08343 };
<a name="l08344"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab1b605e9cf1f06bff1fa773f01d2981e">08344</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__timeout.html" title="cvmx_l2c_tad::_timeout">cvmx_l2c_tadx_timeout</a> <a class="code" href="unioncvmx__l2c__tadx__timeout.html" title="cvmx_l2c_tad::_timeout">cvmx_l2c_tadx_timeout_t</a>;
<a name="l08345"></a>08345 <span class="comment"></span>
<a name="l08346"></a>08346 <span class="comment">/**</span>
<a name="l08347"></a>08347 <span class="comment"> * cvmx_l2c_tad#_timetwo</span>
<a name="l08348"></a>08348 <span class="comment"> *</span>
<a name="l08349"></a>08349 <span class="comment"> * This register records the number of LFB entries that have timed out.</span>
<a name="l08350"></a>08350 <span class="comment"> *</span>
<a name="l08351"></a>08351 <span class="comment"> */</span>
<a name="l08352"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html">08352</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__timetwo.html" title="cvmx_l2c_tad::_timetwo">cvmx_l2c_tadx_timetwo</a> {
<a name="l08353"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html#adcff1085c833fba4100dac38ba0b05df">08353</a>     uint64_t <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#adcff1085c833fba4100dac38ba0b05df">u64</a>;
<a name="l08354"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">08354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">cvmx_l2c_tadx_timetwo_s</a> {
<a name="l08355"></a>08355 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08356"></a>08356 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac4c01672e3b115041544084b8a41cbb1">reserved_33_63</a>               : 31;
<a name="l08357"></a>08357     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#aa7c2db60fa01097fd7c704d4aba5dccf">sid</a>                          : 4;  <span class="comment">/**&lt; Source id of the original request, that is &apos;source&apos; of request. */</span>
<a name="l08358"></a>08358     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac2251db8b18c3aa72bb897a30ad720a7">busid</a>                        : 4;  <span class="comment">/**&lt; Busid of the original request, that is &apos;source&apos; of request. */</span>
<a name="l08359"></a>08359     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a538dd2c968c9caa437cc2599126df852">vabst</a>                        : 3;  <span class="comment">/**&lt; This is the LFB internal state if INFOLFB is set, else will contain VAB internal state if</span>
<a name="l08360"></a>08360 <span class="comment">                                                         INFOVAB is set. */</span>
<a name="l08361"></a>08361     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a9da241d44039c15beb503bce8ffda6d9">lfbst</a>                        : 14; <span class="comment">/**&lt; This is the LFB internal state if INFOLFB is set, else will contain VAB internal state if</span>
<a name="l08362"></a>08362 <span class="comment">                                                         INFOVAB is set. */</span>
<a name="l08363"></a>08363     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a7e7271d27496436b5cfcaf3c82acaad0">tocnt</a>                        : 8;  <span class="comment">/**&lt; This is a running count of the LFB that has timed out ... the count will saturate at 0xFF.</span>
<a name="l08364"></a>08364 <span class="comment">                                                         Will clear when the LFBTO interrupt is cleared. */</span>
<a name="l08365"></a>08365 <span class="preprocessor">#else</span>
<a name="l08366"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a7e7271d27496436b5cfcaf3c82acaad0">08366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a7e7271d27496436b5cfcaf3c82acaad0">tocnt</a>                        : 8;
<a name="l08367"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a9da241d44039c15beb503bce8ffda6d9">08367</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a9da241d44039c15beb503bce8ffda6d9">lfbst</a>                        : 14;
<a name="l08368"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a538dd2c968c9caa437cc2599126df852">08368</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#a538dd2c968c9caa437cc2599126df852">vabst</a>                        : 3;
<a name="l08369"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac2251db8b18c3aa72bb897a30ad720a7">08369</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac2251db8b18c3aa72bb897a30ad720a7">busid</a>                        : 4;
<a name="l08370"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#aa7c2db60fa01097fd7c704d4aba5dccf">08370</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#aa7c2db60fa01097fd7c704d4aba5dccf">sid</a>                          : 4;
<a name="l08371"></a><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac4c01672e3b115041544084b8a41cbb1">08371</a>     uint64_t <a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html#ac4c01672e3b115041544084b8a41cbb1">reserved_33_63</a>               : 31;
<a name="l08372"></a>08372 <span class="preprocessor">#endif</span>
<a name="l08373"></a>08373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#ae486d5632e9ea7970c9b2c7e5da36f56">s</a>;
<a name="l08374"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a8b16108ab0db3a6472d1ec6b737db2cf">08374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">cvmx_l2c_tadx_timetwo_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a8b16108ab0db3a6472d1ec6b737db2cf">cn73xx</a>;
<a name="l08375"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html#aac373c7e2607381ee506725d9a2fff53">08375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">cvmx_l2c_tadx_timetwo_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#aac373c7e2607381ee506725d9a2fff53">cn78xx</a>;
<a name="l08376"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a0aed076dbcce2cc06c05f0b10c7c2388">08376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">cvmx_l2c_tadx_timetwo_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a0aed076dbcce2cc06c05f0b10c7c2388">cn78xxp1</a>;
<a name="l08377"></a><a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a8de917a5ed97dcf57dda432b1631501e">08377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tadx__timetwo_1_1cvmx__l2c__tadx__timetwo__s.html">cvmx_l2c_tadx_timetwo_s</a>        <a class="code" href="unioncvmx__l2c__tadx__timetwo.html#a8de917a5ed97dcf57dda432b1631501e">cnf75xx</a>;
<a name="l08378"></a>08378 };
<a name="l08379"></a><a class="code" href="cvmx-l2c-defs_8h.html#a1c51c97b2655f62cc4c56c778a526539">08379</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tadx__timetwo.html" title="cvmx_l2c_tad::_timetwo">cvmx_l2c_tadx_timetwo</a> <a class="code" href="unioncvmx__l2c__tadx__timetwo.html" title="cvmx_l2c_tad::_timetwo">cvmx_l2c_tadx_timetwo_t</a>;
<a name="l08380"></a>08380 <span class="comment"></span>
<a name="l08381"></a>08381 <span class="comment">/**</span>
<a name="l08382"></a>08382 <span class="comment"> * cvmx_l2c_tad_ctl</span>
<a name="l08383"></a>08383 <span class="comment"> *</span>
<a name="l08384"></a>08384 <span class="comment"> * &quot;* If MAXLFB is != 0, VBF_THRESH should be less than MAXLFB.</span>
<a name="l08385"></a>08385 <span class="comment"> * * If MAXVBF is != 0, VBF_THRESH should be less than MAXVBF.&quot;</span>
<a name="l08386"></a>08386 <span class="comment"> */</span>
<a name="l08387"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html">08387</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tad__ctl.html" title="cvmx_l2c_tad_ctl">cvmx_l2c_tad_ctl</a> {
<a name="l08388"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#aafaafa4553787aa80edd554d23911706">08388</a>     uint64_t <a class="code" href="unioncvmx__l2c__tad__ctl.html#aafaafa4553787aa80edd554d23911706">u64</a>;
<a name="l08389"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">08389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">cvmx_l2c_tad_ctl_s</a> {
<a name="l08390"></a>08390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08391"></a>08391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a512c1052121768ad494ee68485a31542">reserved_33_63</a>               : 31;
<a name="l08392"></a>08392     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a101c66590e627cc6106ad9d27db0d923">frcnalc</a>                      : 1;  <span class="comment">/**&lt; When set, all cache accesses are forced to not allocate in the local L2. */</span>
<a name="l08393"></a>08393     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aecfc6c8cc92af258279f9fb70be0c211">disrstp</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08394"></a>08394     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a4e6d718729ad142de36c5f62d4c0d2f6">wtlmcwrdn</a>                    : 1;  <span class="comment">/**&lt; Be more conservative with LFB done relative to LMC writes. */</span>
<a name="l08395"></a>08395     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a2fdeaf85a389e4a14a92c35581bdadb8">wtinvdn</a>                      : 1;  <span class="comment">/**&lt; Be more conservative with LFB done relative to invalidates. */</span>
<a name="l08396"></a>08396     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a81a99170177e9bed506eb91b0e8befc4">wtfilldn</a>                     : 1;  <span class="comment">/**&lt; Be more conservative with LFB done relative to fills. */</span>
<a name="l08397"></a>08397     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a55dddd0e3dd579cb6f2008e2087e727a">exlrq</a>                        : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08398"></a>08398     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a8cdacb227c067209691bd6eb43e68d7d">exrrq</a>                        : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08399"></a>08399     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a13f65a7a2a771926fd91ca6ad30b4c80">exfwd</a>                        : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08400"></a>08400     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae63bf409608f0377e91590e7bf0165b0">exvic</a>                        : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08401"></a>08401     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aebe5c756d0146937659072c11caebf5d">vbf_thresh</a>                   : 4;  <span class="comment">/**&lt; VBF threshold. When the number of in-use VBFs exceeds this number the L2C TAD increases</span>
<a name="l08402"></a>08402 <span class="comment">                                                         the priority of all its write operations in the LMC. */</span>
<a name="l08403"></a>08403     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#afe5be14eb9f3cad9cc360f34d7a3c4a0">maxvbf</a>                       : 4;  <span class="comment">/**&lt; Maximum VBFs in use at once (0 means 16, 1-15 as expected). */</span>
<a name="l08404"></a>08404     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae61d7f43ed0f03fb0fcf99a2d49525aa">maxlfb</a>                       : 4;  <span class="comment">/**&lt; Maximum VABs/LFBs in use at once (0 means 16, 1-15 as expected). */</span>
<a name="l08405"></a>08405 <span class="preprocessor">#else</span>
<a name="l08406"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae61d7f43ed0f03fb0fcf99a2d49525aa">08406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae61d7f43ed0f03fb0fcf99a2d49525aa">maxlfb</a>                       : 4;
<a name="l08407"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#afe5be14eb9f3cad9cc360f34d7a3c4a0">08407</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#afe5be14eb9f3cad9cc360f34d7a3c4a0">maxvbf</a>                       : 4;
<a name="l08408"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aebe5c756d0146937659072c11caebf5d">08408</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aebe5c756d0146937659072c11caebf5d">vbf_thresh</a>                   : 4;
<a name="l08409"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae63bf409608f0377e91590e7bf0165b0">08409</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#ae63bf409608f0377e91590e7bf0165b0">exvic</a>                        : 4;
<a name="l08410"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a13f65a7a2a771926fd91ca6ad30b4c80">08410</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a13f65a7a2a771926fd91ca6ad30b4c80">exfwd</a>                        : 4;
<a name="l08411"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a8cdacb227c067209691bd6eb43e68d7d">08411</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a8cdacb227c067209691bd6eb43e68d7d">exrrq</a>                        : 4;
<a name="l08412"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a55dddd0e3dd579cb6f2008e2087e727a">08412</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a55dddd0e3dd579cb6f2008e2087e727a">exlrq</a>                        : 4;
<a name="l08413"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a81a99170177e9bed506eb91b0e8befc4">08413</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a81a99170177e9bed506eb91b0e8befc4">wtfilldn</a>                     : 1;
<a name="l08414"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a2fdeaf85a389e4a14a92c35581bdadb8">08414</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a2fdeaf85a389e4a14a92c35581bdadb8">wtinvdn</a>                      : 1;
<a name="l08415"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a4e6d718729ad142de36c5f62d4c0d2f6">08415</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a4e6d718729ad142de36c5f62d4c0d2f6">wtlmcwrdn</a>                    : 1;
<a name="l08416"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aecfc6c8cc92af258279f9fb70be0c211">08416</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#aecfc6c8cc92af258279f9fb70be0c211">disrstp</a>                      : 1;
<a name="l08417"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a101c66590e627cc6106ad9d27db0d923">08417</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a101c66590e627cc6106ad9d27db0d923">frcnalc</a>                      : 1;
<a name="l08418"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a512c1052121768ad494ee68485a31542">08418</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html#a512c1052121768ad494ee68485a31542">reserved_33_63</a>               : 31;
<a name="l08419"></a>08419 <span class="preprocessor">#endif</span>
<a name="l08420"></a>08420 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tad__ctl.html#a2cb17205fc503d79066f81b777555b5c">s</a>;
<a name="l08421"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html">08421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html">cvmx_l2c_tad_ctl_cn70xx</a> {
<a name="l08422"></a>08422 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08423"></a>08423 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a96fe826d96b378bc5fe56da9014c230c">reserved_11_63</a>               : 53;
<a name="l08424"></a>08424     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a18631275a043d6a0a6082d93b6f2b7f6">vbf_thresh</a>                   : 3;  <span class="comment">/**&lt; VBF threshold. When the number of in-use VBFs exceeds this number the L2C TAD increases</span>
<a name="l08425"></a>08425 <span class="comment">                                                         the priority of all its write operations in the LMC. */</span>
<a name="l08426"></a>08426     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a794d9c54917af4cc34085959d8e057f8">reserved_7_7</a>                 : 1;
<a name="l08427"></a>08427     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ab215333eed86f3238ff1e1f56db43701">maxvbf</a>                       : 3;  <span class="comment">/**&lt; Maximum VABs/LFBs in use at once (0 means 16, 1-15 as expected). */</span>
<a name="l08428"></a>08428     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a2e77f201aae3b97aa943eb9d4e8798af">reserved_3_3</a>                 : 1;
<a name="l08429"></a>08429     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ac1951556e7cfa100fb36331bed082b1d">maxlfb</a>                       : 3;  <span class="comment">/**&lt; Maximum VABs/LFBs in use at once (0 means 8, 1-7 as expected) */</span>
<a name="l08430"></a>08430 <span class="preprocessor">#else</span>
<a name="l08431"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ac1951556e7cfa100fb36331bed082b1d">08431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ac1951556e7cfa100fb36331bed082b1d">maxlfb</a>                       : 3;
<a name="l08432"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a2e77f201aae3b97aa943eb9d4e8798af">08432</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a2e77f201aae3b97aa943eb9d4e8798af">reserved_3_3</a>                 : 1;
<a name="l08433"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ab215333eed86f3238ff1e1f56db43701">08433</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#ab215333eed86f3238ff1e1f56db43701">maxvbf</a>                       : 3;
<a name="l08434"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a794d9c54917af4cc34085959d8e057f8">08434</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a794d9c54917af4cc34085959d8e057f8">reserved_7_7</a>                 : 1;
<a name="l08435"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a18631275a043d6a0a6082d93b6f2b7f6">08435</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a18631275a043d6a0a6082d93b6f2b7f6">vbf_thresh</a>                   : 3;
<a name="l08436"></a><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a96fe826d96b378bc5fe56da9014c230c">08436</a>     uint64_t <a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html#a96fe826d96b378bc5fe56da9014c230c">reserved_11_63</a>               : 53;
<a name="l08437"></a>08437 <span class="preprocessor">#endif</span>
<a name="l08438"></a>08438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tad__ctl.html#a5849059e70bc32511079a58f0dc5be56">cn70xx</a>;
<a name="l08439"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#aee2cc48f5b852534c068669c7db9185c">08439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__cn70xx.html">cvmx_l2c_tad_ctl_cn70xx</a>        <a class="code" href="unioncvmx__l2c__tad__ctl.html#aee2cc48f5b852534c068669c7db9185c">cn70xxp1</a>;
<a name="l08440"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#a8c02887c1e681e11ec962830c6d4ca6d">08440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">cvmx_l2c_tad_ctl_s</a>             <a class="code" href="unioncvmx__l2c__tad__ctl.html#a8c02887c1e681e11ec962830c6d4ca6d">cn73xx</a>;
<a name="l08441"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#a3114991a3dcd0e370649dbbd1b3e2f94">08441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">cvmx_l2c_tad_ctl_s</a>             <a class="code" href="unioncvmx__l2c__tad__ctl.html#a3114991a3dcd0e370649dbbd1b3e2f94">cn78xx</a>;
<a name="l08442"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#a57dc895c3ec1cf1efcbb597017a7399d">08442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">cvmx_l2c_tad_ctl_s</a>             <a class="code" href="unioncvmx__l2c__tad__ctl.html#a57dc895c3ec1cf1efcbb597017a7399d">cn78xxp1</a>;
<a name="l08443"></a><a class="code" href="unioncvmx__l2c__tad__ctl.html#ad05b1c8e49d3721d64271d4177c0fd58">08443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tad__ctl_1_1cvmx__l2c__tad__ctl__s.html">cvmx_l2c_tad_ctl_s</a>             <a class="code" href="unioncvmx__l2c__tad__ctl.html#ad05b1c8e49d3721d64271d4177c0fd58">cnf75xx</a>;
<a name="l08444"></a>08444 };
<a name="l08445"></a><a class="code" href="cvmx-l2c-defs_8h.html#a15851c9521f51bcde8b8009467adb6f9">08445</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tad__ctl.html" title="cvmx_l2c_tad_ctl">cvmx_l2c_tad_ctl</a> <a class="code" href="unioncvmx__l2c__tad__ctl.html" title="cvmx_l2c_tad_ctl">cvmx_l2c_tad_ctl_t</a>;
<a name="l08446"></a>08446 <span class="comment"></span>
<a name="l08447"></a>08447 <span class="comment">/**</span>
<a name="l08448"></a>08448 <span class="comment"> * cvmx_l2c_tbf#_bist_status</span>
<a name="l08449"></a>08449 <span class="comment"> */</span>
<a name="l08450"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html">08450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html" title="cvmx_l2c_tbf::_bist_status">cvmx_l2c_tbfx_bist_status</a> {
<a name="l08451"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a1704e04e64d11aa0efdb0dd78bd0fcde">08451</a>     uint64_t <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a1704e04e64d11aa0efdb0dd78bd0fcde">u64</a>;
<a name="l08452"></a><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">08452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a> {
<a name="l08453"></a>08453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08454"></a>08454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#aab4a3ea6515114c468c4492720545605">vbffl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for VBF ([QD7H1,QD7H0, ... , QD0H1, QD0H0]) */</span>
<a name="l08455"></a>08455     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a809c60ba6b458c5f559edb9fe8dc1a3a">sbffl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for SBF ([QD7H1,QD7H0, ... , QD0H1, QD0H0]) */</span>
<a name="l08456"></a>08456     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a189492e632ef9a3bdfe390e18330d49c">fbfrspfl</a>                     : 16; <span class="comment">/**&lt; BIST failure status for FBF RSP port ([QD7H1,QD7H0, ... , QD0H1, QD0H0]) */</span>
<a name="l08457"></a>08457     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a8f2909967f1e33a7321dce4520aa1edf">fbfwrpfl</a>                     : 16; <span class="comment">/**&lt; BIST failure status for FBF WRP port ([QD7H1,QD7H0, ... , QD0H1, QD0H0]) */</span>
<a name="l08458"></a>08458 <span class="preprocessor">#else</span>
<a name="l08459"></a><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a8f2909967f1e33a7321dce4520aa1edf">08459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a8f2909967f1e33a7321dce4520aa1edf">fbfwrpfl</a>                     : 16;
<a name="l08460"></a><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a189492e632ef9a3bdfe390e18330d49c">08460</a>     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a189492e632ef9a3bdfe390e18330d49c">fbfrspfl</a>                     : 16;
<a name="l08461"></a><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a809c60ba6b458c5f559edb9fe8dc1a3a">08461</a>     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#a809c60ba6b458c5f559edb9fe8dc1a3a">sbffl</a>                        : 16;
<a name="l08462"></a><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#aab4a3ea6515114c468c4492720545605">08462</a>     uint64_t <a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html#aab4a3ea6515114c468c4492720545605">vbffl</a>                        : 16;
<a name="l08463"></a>08463 <span class="preprocessor">#endif</span>
<a name="l08464"></a>08464 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a9096d67ec19f77c0e260a6709ad592fa">s</a>;
<a name="l08465"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a853bcad291ef71916303bce158edd6b3">08465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a853bcad291ef71916303bce158edd6b3">cn70xx</a>;
<a name="l08466"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a7c7d7331d063b399827606c63df80e92">08466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a7c7d7331d063b399827606c63df80e92">cn70xxp1</a>;
<a name="l08467"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a4aa94cfbc636f449d0a60ffd45c7f6c4">08467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a4aa94cfbc636f449d0a60ffd45c7f6c4">cn73xx</a>;
<a name="l08468"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#acfbc26e4178b81853689cbf4a2640d18">08468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#acfbc26e4178b81853689cbf4a2640d18">cn78xx</a>;
<a name="l08469"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a42a3e792795de28ed95a190046cf7b67">08469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a42a3e792795de28ed95a190046cf7b67">cn78xxp1</a>;
<a name="l08470"></a><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a9911434e7ef5fb80291f25543a1a017a">08470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tbfx__bist__status_1_1cvmx__l2c__tbfx__bist__status__s.html">cvmx_l2c_tbfx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html#a9911434e7ef5fb80291f25543a1a017a">cnf75xx</a>;
<a name="l08471"></a>08471 };
<a name="l08472"></a><a class="code" href="cvmx-l2c-defs_8h.html#a401bf3060e39dd51a9dff8deaea2aa65">08472</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tbfx__bist__status.html" title="cvmx_l2c_tbf::_bist_status">cvmx_l2c_tbfx_bist_status</a> <a class="code" href="unioncvmx__l2c__tbfx__bist__status.html" title="cvmx_l2c_tbf::_bist_status">cvmx_l2c_tbfx_bist_status_t</a>;
<a name="l08473"></a>08473 <span class="comment"></span>
<a name="l08474"></a>08474 <span class="comment">/**</span>
<a name="l08475"></a>08475 <span class="comment"> * cvmx_l2c_tdt#_bist_status</span>
<a name="l08476"></a>08476 <span class="comment"> */</span>
<a name="l08477"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html">08477</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html" title="cvmx_l2c_tdt::_bist_status">cvmx_l2c_tdtx_bist_status</a> {
<a name="l08478"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#afec17e265d18ad36195cc9f18bbc046a">08478</a>     uint64_t <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#afec17e265d18ad36195cc9f18bbc046a">u64</a>;
<a name="l08479"></a><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">08479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a> {
<a name="l08480"></a>08480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08481"></a>08481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#ac30bddd0679aaf4fa2b92cc3b44ce6f0">reserved_16_63</a>               : 48;
<a name="l08482"></a>08482     uint64_t <a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#a97d8d53fbeced8dcb09d585d7144b907">l2dfl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for L2D ([QD7H1,QD7H0, ... , QD0H1, QD0H0]) */</span>
<a name="l08483"></a>08483 <span class="preprocessor">#else</span>
<a name="l08484"></a><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#a97d8d53fbeced8dcb09d585d7144b907">08484</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#a97d8d53fbeced8dcb09d585d7144b907">l2dfl</a>                        : 16;
<a name="l08485"></a><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#ac30bddd0679aaf4fa2b92cc3b44ce6f0">08485</a>     uint64_t <a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html#ac30bddd0679aaf4fa2b92cc3b44ce6f0">reserved_16_63</a>               : 48;
<a name="l08486"></a>08486 <span class="preprocessor">#endif</span>
<a name="l08487"></a>08487 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a37006640c86ce68be7bf0340e3d089d8">s</a>;
<a name="l08488"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#aed66c6abd98aec8c7db1e6db0c6d664c">08488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#aed66c6abd98aec8c7db1e6db0c6d664c">cn70xx</a>;
<a name="l08489"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a76f55e757224d587d6d5c79a63469686">08489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a76f55e757224d587d6d5c79a63469686">cn70xxp1</a>;
<a name="l08490"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a25445b03d37f2cc1de757b28f1c1dbdf">08490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a25445b03d37f2cc1de757b28f1c1dbdf">cn73xx</a>;
<a name="l08491"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a0c72ccccb19e44b8018379ac8627ca0d">08491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a0c72ccccb19e44b8018379ac8627ca0d">cn78xx</a>;
<a name="l08492"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a0990a8e8922bc46536d9ee4ba31907b3">08492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a0990a8e8922bc46536d9ee4ba31907b3">cn78xxp1</a>;
<a name="l08493"></a><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a60b3711c1741eaf7d478a9763a807e28">08493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tdtx__bist__status_1_1cvmx__l2c__tdtx__bist__status__s.html">cvmx_l2c_tdtx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html#a60b3711c1741eaf7d478a9763a807e28">cnf75xx</a>;
<a name="l08494"></a>08494 };
<a name="l08495"></a><a class="code" href="cvmx-l2c-defs_8h.html#adb812b0ca781fdd2be4d0e68e6a3cd82">08495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tdtx__bist__status.html" title="cvmx_l2c_tdt::_bist_status">cvmx_l2c_tdtx_bist_status</a> <a class="code" href="unioncvmx__l2c__tdtx__bist__status.html" title="cvmx_l2c_tdt::_bist_status">cvmx_l2c_tdtx_bist_status_t</a>;
<a name="l08496"></a>08496 <span class="comment"></span>
<a name="l08497"></a>08497 <span class="comment">/**</span>
<a name="l08498"></a>08498 <span class="comment"> * cvmx_l2c_tqd#_err</span>
<a name="l08499"></a>08499 <span class="comment"> *</span>
<a name="l08500"></a>08500 <span class="comment"> * This register records error information for all L2D/SBF/FBF errors.</span>
<a name="l08501"></a>08501 <span class="comment"> * An error locks [L2DIDX] and [SYN] and sets the bit corresponding to the error received.</span>
<a name="l08502"></a>08502 <span class="comment"> * DBE errors take priority and overwrite an earlier logged SBE error. Only one of SBE/DBE is set</span>
<a name="l08503"></a>08503 <span class="comment"> * at any given time and serves to document which error the [L2DIDX]/[SYN] is associated with.</span>
<a name="l08504"></a>08504 <span class="comment"> * The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l08505"></a>08505 <span class="comment"> */</span>
<a name="l08506"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html">08506</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tqdx__err.html" title="cvmx_l2c_tqd::_err">cvmx_l2c_tqdx_err</a> {
<a name="l08507"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a96beef281d4a7d45b6212be29399b39c">08507</a>     uint64_t <a class="code" href="unioncvmx__l2c__tqdx__err.html#a96beef281d4a7d45b6212be29399b39c">u64</a>;
<a name="l08508"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">08508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a> {
<a name="l08509"></a>08509 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08510"></a>08510 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a4000aef0c90174b3b00439abf227aa1f">l2ddbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a double-bit L2D ECC error. */</span>
<a name="l08511"></a>08511     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a10782b52b70b1c32977145ba1a48bfba">sbfdbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a double-bit SBF ECC error. */</span>
<a name="l08512"></a>08512     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a2123bfa92e39c76040f5393c4db3a792">fbfdbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a double-bit FBF ECC error. */</span>
<a name="l08513"></a>08513     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#aee6c5bfc7a93e7ac02c3bff750d268d9">l2dsbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a single-bit L2D ECC error. */</span>
<a name="l08514"></a>08514     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ae6ca00deb35ef04045b51ec137867025">sbfsbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a single-bit SBF ECC error. */</span>
<a name="l08515"></a>08515     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a995dc624ef8842ed44c9248ffa9ef445">fbfsbe</a>                       : 1;  <span class="comment">/**&lt; L2DIDX/SYN corresponds to a single-bit FBF ECC error. */</span>
<a name="l08516"></a>08516     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9f102760bb2438dbc1ce21290d0cae11">reserved_40_57</a>               : 18;
<a name="l08517"></a>08517     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a1c2ec091bb0b8384ff28de8da0f7bf31">syn</a>                          : 8;  <span class="comment">/**&lt; Error syndrome. */</span>
<a name="l08518"></a>08518     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9a7010af60f7123aec4e55da2531f250">reserved_18_31</a>               : 14;
<a name="l08519"></a>08519     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a25de9c7a40f462e8d2090a43c8bf0a2f">qdnum</a>                        : 3;  <span class="comment">/**&lt; Quad containing the error. */</span>
<a name="l08520"></a>08520     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ad30fbe98146bba77256eef9f04de5b9c">qdhlf</a>                        : 1;  <span class="comment">/**&lt; Quad half of the containing the error. */</span>
<a name="l08521"></a>08521     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#af44d0d6865cf5879408eed29a96b540c">l2didx</a>                       : 14; <span class="comment">/**&lt; For L2D errors, index within the quad-half containing the error. For SBF and FBF errors</span>
<a name="l08522"></a>08522 <span class="comment">                                                         &lt;13:5&gt; is 0x0 and &lt;4:0&gt; is the index of the error (&lt;4:1&gt; is lfbnum&lt;3:0&gt;, &lt;0&gt; is addr&lt;5&gt;). */</span>
<a name="l08523"></a>08523 <span class="preprocessor">#else</span>
<a name="l08524"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#af44d0d6865cf5879408eed29a96b540c">08524</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#af44d0d6865cf5879408eed29a96b540c">l2didx</a>                       : 14;
<a name="l08525"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ad30fbe98146bba77256eef9f04de5b9c">08525</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ad30fbe98146bba77256eef9f04de5b9c">qdhlf</a>                        : 1;
<a name="l08526"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a25de9c7a40f462e8d2090a43c8bf0a2f">08526</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a25de9c7a40f462e8d2090a43c8bf0a2f">qdnum</a>                        : 3;
<a name="l08527"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9a7010af60f7123aec4e55da2531f250">08527</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9a7010af60f7123aec4e55da2531f250">reserved_18_31</a>               : 14;
<a name="l08528"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a1c2ec091bb0b8384ff28de8da0f7bf31">08528</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a1c2ec091bb0b8384ff28de8da0f7bf31">syn</a>                          : 8;
<a name="l08529"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9f102760bb2438dbc1ce21290d0cae11">08529</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a9f102760bb2438dbc1ce21290d0cae11">reserved_40_57</a>               : 18;
<a name="l08530"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a995dc624ef8842ed44c9248ffa9ef445">08530</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a995dc624ef8842ed44c9248ffa9ef445">fbfsbe</a>                       : 1;
<a name="l08531"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ae6ca00deb35ef04045b51ec137867025">08531</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#ae6ca00deb35ef04045b51ec137867025">sbfsbe</a>                       : 1;
<a name="l08532"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#aee6c5bfc7a93e7ac02c3bff750d268d9">08532</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#aee6c5bfc7a93e7ac02c3bff750d268d9">l2dsbe</a>                       : 1;
<a name="l08533"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a2123bfa92e39c76040f5393c4db3a792">08533</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a2123bfa92e39c76040f5393c4db3a792">fbfdbe</a>                       : 1;
<a name="l08534"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a10782b52b70b1c32977145ba1a48bfba">08534</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a10782b52b70b1c32977145ba1a48bfba">sbfdbe</a>                       : 1;
<a name="l08535"></a><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a4000aef0c90174b3b00439abf227aa1f">08535</a>     uint64_t <a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html#a4000aef0c90174b3b00439abf227aa1f">l2ddbe</a>                       : 1;
<a name="l08536"></a>08536 <span class="preprocessor">#endif</span>
<a name="l08537"></a>08537 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__tqdx__err.html#ad5afe4fb9e1ef93aee83cfa2f95f6574">s</a>;
<a name="l08538"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a4bc0fb77b6b7a021d070ed1d2c7d1eac">08538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#a4bc0fb77b6b7a021d070ed1d2c7d1eac">cn70xx</a>;
<a name="l08539"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a2f0a26cfd068ae8f3271223911d06039">08539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#a2f0a26cfd068ae8f3271223911d06039">cn70xxp1</a>;
<a name="l08540"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a802f29d270c88bdabb523e19c2217b14">08540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#a802f29d270c88bdabb523e19c2217b14">cn73xx</a>;
<a name="l08541"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a7174087b38c129d5b839e52521f395c1">08541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#a7174087b38c129d5b839e52521f395c1">cn78xx</a>;
<a name="l08542"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#a7dfd754c9d4b9e33f17f415e6d125205">08542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#a7dfd754c9d4b9e33f17f415e6d125205">cn78xxp1</a>;
<a name="l08543"></a><a class="code" href="unioncvmx__l2c__tqdx__err.html#aedda527764b003a8111d0ce888d68b63">08543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__tqdx__err_1_1cvmx__l2c__tqdx__err__s.html">cvmx_l2c_tqdx_err_s</a>            <a class="code" href="unioncvmx__l2c__tqdx__err.html#aedda527764b003a8111d0ce888d68b63">cnf75xx</a>;
<a name="l08544"></a>08544 };
<a name="l08545"></a><a class="code" href="cvmx-l2c-defs_8h.html#a153ab850cf00c71b9aeed8990d850e59">08545</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__tqdx__err.html" title="cvmx_l2c_tqd::_err">cvmx_l2c_tqdx_err</a> <a class="code" href="unioncvmx__l2c__tqdx__err.html" title="cvmx_l2c_tqd::_err">cvmx_l2c_tqdx_err_t</a>;
<a name="l08546"></a>08546 <span class="comment"></span>
<a name="l08547"></a>08547 <span class="comment">/**</span>
<a name="l08548"></a>08548 <span class="comment"> * cvmx_l2c_ttg#_bist_status</span>
<a name="l08549"></a>08549 <span class="comment"> */</span>
<a name="l08550"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html">08550</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html" title="cvmx_l2c_ttg::_bist_status">cvmx_l2c_ttgx_bist_status</a> {
<a name="l08551"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#aa8231fe99e580cb0446c93580737c732">08551</a>     uint64_t <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#aa8231fe99e580cb0446c93580737c732">u64</a>;
<a name="l08552"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">08552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">cvmx_l2c_ttgx_bist_status_s</a> {
<a name="l08553"></a>08553 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08554"></a>08554 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a44653cbdd324c99aef882bd273b663c3">reserved_50_63</a>               : 14;
<a name="l08555"></a>08555     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a75b73766bde1bfb739eb1df5add36ba2">xmdmskfl</a>                     : 2;  <span class="comment">/**&lt; BIST failure status for RSTP XMDMSK memories. */</span>
<a name="l08556"></a>08556     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a6974e0abf60be6b5e6b3d5f3254476d6">rtgfl</a>                        : 16; <span class="comment">/**&lt; Reserved. */</span>
<a name="l08557"></a>08557     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a467885f3318af4b3c1a4de06e033937a">reserved_18_31</a>               : 14;
<a name="l08558"></a>08558     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a37194953611f6ac1395f7cd4bbe292b9">lrulfbfl</a>                     : 1;  <span class="comment">/**&lt; Reserved, always zero. */</span>
<a name="l08559"></a>08559     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a3235b786ead007018768bed5587a942a">lrufl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for tag LRU. */</span>
<a name="l08560"></a>08560     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#ac20b0f821402307fea22ef5092085d74">tagfl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for TAG ways. */</span>
<a name="l08561"></a>08561 <span class="preprocessor">#else</span>
<a name="l08562"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#ac20b0f821402307fea22ef5092085d74">08562</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#ac20b0f821402307fea22ef5092085d74">tagfl</a>                        : 16;
<a name="l08563"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a3235b786ead007018768bed5587a942a">08563</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a3235b786ead007018768bed5587a942a">lrufl</a>                        : 1;
<a name="l08564"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a37194953611f6ac1395f7cd4bbe292b9">08564</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a37194953611f6ac1395f7cd4bbe292b9">lrulfbfl</a>                     : 1;
<a name="l08565"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a467885f3318af4b3c1a4de06e033937a">08565</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a467885f3318af4b3c1a4de06e033937a">reserved_18_31</a>               : 14;
<a name="l08566"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a6974e0abf60be6b5e6b3d5f3254476d6">08566</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a6974e0abf60be6b5e6b3d5f3254476d6">rtgfl</a>                        : 16;
<a name="l08567"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a75b73766bde1bfb739eb1df5add36ba2">08567</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a75b73766bde1bfb739eb1df5add36ba2">xmdmskfl</a>                     : 2;
<a name="l08568"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a44653cbdd324c99aef882bd273b663c3">08568</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html#a44653cbdd324c99aef882bd273b663c3">reserved_50_63</a>               : 14;
<a name="l08569"></a>08569 <span class="preprocessor">#endif</span>
<a name="l08570"></a>08570 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a47476ff0c52e92fe0d001a2478609348">s</a>;
<a name="l08571"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html">08571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html">cvmx_l2c_ttgx_bist_status_cn70xx</a> {
<a name="l08572"></a>08572 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08573"></a>08573 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a4d286f91693c4151cfe3b7f22efc9bbf">reserved_48_63</a>               : 16;
<a name="l08574"></a>08574     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a864a651c921699b6dbf79353ccc8cc30">rtgfl</a>                        : 16; <span class="comment">/**&lt; Always zero for 70xx. */</span>
<a name="l08575"></a>08575     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ae327aee0d1d129861cea702722db4748">reserved_18_31</a>               : 14;
<a name="l08576"></a>08576     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ab8e6b18d62c77e290e717745489c0e9b">lrulfbfl</a>                     : 1;  <span class="comment">/**&lt; BIST failure status for LRULFB memory */</span>
<a name="l08577"></a>08577     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a11404ebd8dbbb389bedfd537b62bb527">lrufl</a>                        : 1;  <span class="comment">/**&lt; BIST failure status for tag LRU. */</span>
<a name="l08578"></a>08578     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ad913666d3442905535d9eac592ecd54d">tagfl</a>                        : 16; <span class="comment">/**&lt; BIST failure status for TAG ways. */</span>
<a name="l08579"></a>08579 <span class="preprocessor">#else</span>
<a name="l08580"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ad913666d3442905535d9eac592ecd54d">08580</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ad913666d3442905535d9eac592ecd54d">tagfl</a>                        : 16;
<a name="l08581"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a11404ebd8dbbb389bedfd537b62bb527">08581</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a11404ebd8dbbb389bedfd537b62bb527">lrufl</a>                        : 1;
<a name="l08582"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ab8e6b18d62c77e290e717745489c0e9b">08582</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ab8e6b18d62c77e290e717745489c0e9b">lrulfbfl</a>                     : 1;
<a name="l08583"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ae327aee0d1d129861cea702722db4748">08583</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#ae327aee0d1d129861cea702722db4748">reserved_18_31</a>               : 14;
<a name="l08584"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a864a651c921699b6dbf79353ccc8cc30">08584</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a864a651c921699b6dbf79353ccc8cc30">rtgfl</a>                        : 16;
<a name="l08585"></a><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a4d286f91693c4151cfe3b7f22efc9bbf">08585</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html#a4d286f91693c4151cfe3b7f22efc9bbf">reserved_48_63</a>               : 16;
<a name="l08586"></a>08586 <span class="preprocessor">#endif</span>
<a name="l08587"></a>08587 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a4cf1c9ed76e49f8769ab9a1c06bc7c44">cn70xx</a>;
<a name="l08588"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a18aefedd73ce2c5867578af7d258c471">08588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__cn70xx.html">cvmx_l2c_ttgx_bist_status_cn70xx</a> <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a18aefedd73ce2c5867578af7d258c471">cn70xxp1</a>;
<a name="l08589"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a632f3207daf62a990ea79f6187dca848">08589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">cvmx_l2c_ttgx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a632f3207daf62a990ea79f6187dca848">cn73xx</a>;
<a name="l08590"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a4ac398d1d3bbe767e53b5ee049dc8665">08590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">cvmx_l2c_ttgx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a4ac398d1d3bbe767e53b5ee049dc8665">cn78xx</a>;
<a name="l08591"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a054cc582e4640be9decf172ec2a7c502">08591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">cvmx_l2c_ttgx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#a054cc582e4640be9decf172ec2a7c502">cn78xxp1</a>;
<a name="l08592"></a><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#afbb8dcc0a1f03c7b22183ee2849ccd3c">08592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__bist__status_1_1cvmx__l2c__ttgx__bist__status__s.html">cvmx_l2c_ttgx_bist_status_s</a>    <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html#afbb8dcc0a1f03c7b22183ee2849ccd3c">cnf75xx</a>;
<a name="l08593"></a>08593 };
<a name="l08594"></a><a class="code" href="cvmx-l2c-defs_8h.html#a601e7d726363bc28222d92f8055e91cf">08594</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ttgx__bist__status.html" title="cvmx_l2c_ttg::_bist_status">cvmx_l2c_ttgx_bist_status</a> <a class="code" href="unioncvmx__l2c__ttgx__bist__status.html" title="cvmx_l2c_ttg::_bist_status">cvmx_l2c_ttgx_bist_status_t</a>;
<a name="l08595"></a>08595 <span class="comment"></span>
<a name="l08596"></a>08596 <span class="comment">/**</span>
<a name="l08597"></a>08597 <span class="comment"> * cvmx_l2c_ttg#_err</span>
<a name="l08598"></a>08598 <span class="comment"> *</span>
<a name="l08599"></a>08599 <span class="comment"> * This register records error information for all TAG SBE/DBE/NOWAY errors.</span>
<a name="l08600"></a>08600 <span class="comment"> * The priority of errors (lowest to highest) is NOWAY, SBE, DBE. An error locks [SYN], [WAY],</span>
<a name="l08601"></a>08601 <span class="comment"> * and [L2IDX] for equal or lower priority errors until cleared by software.</span>
<a name="l08602"></a>08602 <span class="comment"> * The syndrome is recorded for DBE errors, though the utility of the value is not clear.</span>
<a name="l08603"></a>08603 <span class="comment"> * A NOWAY error does not change the value of [SYN] field, and leaves [WAY] unpredictable.</span>
<a name="l08604"></a>08604 <span class="comment"> * L2IDX&lt;17:7&gt; is the L2 block index associated with the command which had no way to allocate.</span>
<a name="l08605"></a>08605 <span class="comment"> */</span>
<a name="l08606"></a><a class="code" href="unioncvmx__l2c__ttgx__err.html">08606</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ttgx__err.html" title="cvmx_l2c_ttg::_err">cvmx_l2c_ttgx_err</a> {
<a name="l08607"></a><a class="code" href="unioncvmx__l2c__ttgx__err.html#a86db1fb0e9c259c107b2ecb442ab3e96">08607</a>     uint64_t <a class="code" href="unioncvmx__l2c__ttgx__err.html#a86db1fb0e9c259c107b2ecb442ab3e96">u64</a>;
<a name="l08608"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html">08608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html">cvmx_l2c_ttgx_err_s</a> {
<a name="l08609"></a>08609 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08610"></a>08610 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a5f42585be331f9768305cfc5df4660d0">tagdbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a double-bit TAG ECC error. */</span>
<a name="l08611"></a>08611     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a9579c21d396ecc8740e7a51d3fd8c986">tagsbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a single-bit TAG ECC error. */</span>
<a name="l08612"></a>08612     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10e945daff280bb6944525e69d88e885">noway</a>                        : 1;  <span class="comment">/**&lt; Information refers to a NOWAY error. */</span>
<a name="l08613"></a>08613     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10ea1cc08b99f350f7f3bd0bb7b7d45d">reserved_39_60</a>               : 22;
<a name="l08614"></a>08614     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7a32446d6e098addef4dfd4c524c24b6">syn</a>                          : 7;  <span class="comment">/**&lt; Syndrome for the single-bit error. */</span>
<a name="l08615"></a>08615     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7223f0d92166f5e9490a0e99661b103d">reserved_0_31</a>                : 32;
<a name="l08616"></a>08616 <span class="preprocessor">#else</span>
<a name="l08617"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7223f0d92166f5e9490a0e99661b103d">08617</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7223f0d92166f5e9490a0e99661b103d">reserved_0_31</a>                : 32;
<a name="l08618"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7a32446d6e098addef4dfd4c524c24b6">08618</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a7a32446d6e098addef4dfd4c524c24b6">syn</a>                          : 7;
<a name="l08619"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10ea1cc08b99f350f7f3bd0bb7b7d45d">08619</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10ea1cc08b99f350f7f3bd0bb7b7d45d">reserved_39_60</a>               : 22;
<a name="l08620"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10e945daff280bb6944525e69d88e885">08620</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a10e945daff280bb6944525e69d88e885">noway</a>                        : 1;
<a name="l08621"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a9579c21d396ecc8740e7a51d3fd8c986">08621</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a9579c21d396ecc8740e7a51d3fd8c986">tagsbe</a>                       : 1;
<a name="l08622"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a5f42585be331f9768305cfc5df4660d0">08622</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__s.html#a5f42585be331f9768305cfc5df4660d0">tagdbe</a>                       : 1;
<a name="l08623"></a>08623 <span class="preprocessor">#endif</span>
<a name="l08624"></a>08624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__err.html#a638b02afa0c5cb87266ead9b53fb1df6">s</a>;
<a name="l08625"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html">08625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html">cvmx_l2c_ttgx_err_cn70xx</a> {
<a name="l08626"></a>08626 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08627"></a>08627 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ac4d253dbb5b63166e781edcafb7d31c3">tagdbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a double-bit TAG ECC error. */</span>
<a name="l08628"></a>08628     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#afd58b47dc31ea065f5ff35d3c89f8653">tagsbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a single-bit TAG ECC error. */</span>
<a name="l08629"></a>08629     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a80630260f62f7026d3216b91610499f1">noway</a>                        : 1;  <span class="comment">/**&lt; Information refers to a NOWAY error. */</span>
<a name="l08630"></a>08630     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a1a84f6829da02b7a40a2243e08646323">reserved_39_60</a>               : 22;
<a name="l08631"></a>08631     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6abb93f0e9d52c052944cd342c390639">syn</a>                          : 7;  <span class="comment">/**&lt; Syndrome for the single-bit error. */</span>
<a name="l08632"></a>08632     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a2bdd423d88e86e2c2449a5118a435708">reserved_19_31</a>               : 13;
<a name="l08633"></a>08633     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6158dc74894e3759c137dc57f905f98b">way</a>                          : 2;  <span class="comment">/**&lt; Way of the L2 block containing the error */</span>
<a name="l08634"></a>08634     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a43b2dc222d77a76c81f261d997d53336">l2idx</a>                        : 10; <span class="comment">/**&lt; Index of the L2 block containing the error */</span>
<a name="l08635"></a>08635     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ae000f0e78ca20d27436eb7c2fb92f364">reserved_0_6</a>                 : 7;
<a name="l08636"></a>08636 <span class="preprocessor">#else</span>
<a name="l08637"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ae000f0e78ca20d27436eb7c2fb92f364">08637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ae000f0e78ca20d27436eb7c2fb92f364">reserved_0_6</a>                 : 7;
<a name="l08638"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a43b2dc222d77a76c81f261d997d53336">08638</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a43b2dc222d77a76c81f261d997d53336">l2idx</a>                        : 10;
<a name="l08639"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6158dc74894e3759c137dc57f905f98b">08639</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6158dc74894e3759c137dc57f905f98b">way</a>                          : 2;
<a name="l08640"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a2bdd423d88e86e2c2449a5118a435708">08640</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a2bdd423d88e86e2c2449a5118a435708">reserved_19_31</a>               : 13;
<a name="l08641"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6abb93f0e9d52c052944cd342c390639">08641</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a6abb93f0e9d52c052944cd342c390639">syn</a>                          : 7;
<a name="l08642"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a1a84f6829da02b7a40a2243e08646323">08642</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a1a84f6829da02b7a40a2243e08646323">reserved_39_60</a>               : 22;
<a name="l08643"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a80630260f62f7026d3216b91610499f1">08643</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#a80630260f62f7026d3216b91610499f1">noway</a>                        : 1;
<a name="l08644"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#afd58b47dc31ea065f5ff35d3c89f8653">08644</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#afd58b47dc31ea065f5ff35d3c89f8653">tagsbe</a>                       : 1;
<a name="l08645"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ac4d253dbb5b63166e781edcafb7d31c3">08645</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html#ac4d253dbb5b63166e781edcafb7d31c3">tagdbe</a>                       : 1;
<a name="l08646"></a>08646 <span class="preprocessor">#endif</span>
<a name="l08647"></a>08647 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__err.html#a3e4de7994ca5bb0aea75343f392a73f6">cn70xx</a>;
<a name="l08648"></a><a class="code" href="unioncvmx__l2c__ttgx__err.html#a10aabc875e5d36d9e80dbb4c5e24b467">08648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn70xx.html">cvmx_l2c_ttgx_err_cn70xx</a>       <a class="code" href="unioncvmx__l2c__ttgx__err.html#a10aabc875e5d36d9e80dbb4c5e24b467">cn70xxp1</a>;
<a name="l08649"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html">08649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html">cvmx_l2c_ttgx_err_cn73xx</a> {
<a name="l08650"></a>08650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08651"></a>08651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#abf6c1059779dcc02220af4bca78a9e07">tagdbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a double-bit TAG ECC error. */</span>
<a name="l08652"></a>08652     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a4c539887cb3aa85ba63c04ee43abc619">tagsbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a single-bit TAG ECC error. */</span>
<a name="l08653"></a>08653     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a03cc62434eac62bfa01e7a3afa2db17c">noway</a>                        : 1;  <span class="comment">/**&lt; Information refers to a NOWAY error. */</span>
<a name="l08654"></a>08654     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aab40ff824b0b0bf66efe097788fc1b7d">reserved_39_60</a>               : 22;
<a name="l08655"></a>08655     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a5c7b233dae9b201b576a17494b25bd00">syn</a>                          : 7;  <span class="comment">/**&lt; Syndrome for the single-bit error. */</span>
<a name="l08656"></a>08656     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a3e63a64459be3cbdeb5ff51d5ad4bac7">reserved_22_31</a>               : 10;
<a name="l08657"></a>08657     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aae318a7f3e0206878bd097b9c1dc8777">way</a>                          : 4;  <span class="comment">/**&lt; Way of the L2 block containing the error. */</span>
<a name="l08658"></a>08658     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a0d079d2d5454682da596ffae8254f2c5">l2idx</a>                        : 11; <span class="comment">/**&lt; Index of the L2 block containing the error.</span>
<a name="l08659"></a>08659 <span class="comment">                                                         See L2C_TAD()_INT[TAGSBE] for an important use of this field. */</span>
<a name="l08660"></a>08660     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a923c0b028ae77cfbe075c2f44c3c4d97">reserved_0_6</a>                 : 7;
<a name="l08661"></a>08661 <span class="preprocessor">#else</span>
<a name="l08662"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a923c0b028ae77cfbe075c2f44c3c4d97">08662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a923c0b028ae77cfbe075c2f44c3c4d97">reserved_0_6</a>                 : 7;
<a name="l08663"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a0d079d2d5454682da596ffae8254f2c5">08663</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a0d079d2d5454682da596ffae8254f2c5">l2idx</a>                        : 11;
<a name="l08664"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aae318a7f3e0206878bd097b9c1dc8777">08664</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aae318a7f3e0206878bd097b9c1dc8777">way</a>                          : 4;
<a name="l08665"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a3e63a64459be3cbdeb5ff51d5ad4bac7">08665</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a3e63a64459be3cbdeb5ff51d5ad4bac7">reserved_22_31</a>               : 10;
<a name="l08666"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a5c7b233dae9b201b576a17494b25bd00">08666</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a5c7b233dae9b201b576a17494b25bd00">syn</a>                          : 7;
<a name="l08667"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aab40ff824b0b0bf66efe097788fc1b7d">08667</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#aab40ff824b0b0bf66efe097788fc1b7d">reserved_39_60</a>               : 22;
<a name="l08668"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a03cc62434eac62bfa01e7a3afa2db17c">08668</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a03cc62434eac62bfa01e7a3afa2db17c">noway</a>                        : 1;
<a name="l08669"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a4c539887cb3aa85ba63c04ee43abc619">08669</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#a4c539887cb3aa85ba63c04ee43abc619">tagsbe</a>                       : 1;
<a name="l08670"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#abf6c1059779dcc02220af4bca78a9e07">08670</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html#abf6c1059779dcc02220af4bca78a9e07">tagdbe</a>                       : 1;
<a name="l08671"></a>08671 <span class="preprocessor">#endif</span>
<a name="l08672"></a>08672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__err.html#a1d65f81681dec9988493cd0c2bba0ae5">cn73xx</a>;
<a name="l08673"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html">08673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html">cvmx_l2c_ttgx_err_cn78xx</a> {
<a name="l08674"></a>08674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08675"></a>08675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#abae5e122c134142a712b3e0f6e722915">tagdbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a double-bit TAG ECC error. */</span>
<a name="l08676"></a>08676     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae646d81c5f300d4932afc188b7461990">tagsbe</a>                       : 1;  <span class="comment">/**&lt; Information refers to a single-bit TAG ECC error. */</span>
<a name="l08677"></a>08677     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a18aa00feeda2c88c5d695de0f0d880e7">noway</a>                        : 1;  <span class="comment">/**&lt; Information refers to a NOWAY error. */</span>
<a name="l08678"></a>08678     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#afcbdd7574c7fde1ec481b09e535550cc">reserved_39_60</a>               : 22;
<a name="l08679"></a>08679     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a77748519e319cbdab33e4bc07aa67dad">syn</a>                          : 7;  <span class="comment">/**&lt; Syndrome for the single-bit error. */</span>
<a name="l08680"></a>08680     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae7723ee395cdf1a99ae080240fc12c5a">reserved_24_31</a>               : 8;
<a name="l08681"></a>08681     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a9131b0be658c9c1bb0639885a205646b">way</a>                          : 4;  <span class="comment">/**&lt; Way of the L2 block containing the error. */</span>
<a name="l08682"></a>08682     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a45b9cb7d5dccbefdc58539bc229a8a36">l2idx</a>                        : 13; <span class="comment">/**&lt; Index of the L2 block containing the error. */</span>
<a name="l08683"></a>08683     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a698cc53337cb87c34795002aaea44e30">reserved_0_6</a>                 : 7;
<a name="l08684"></a>08684 <span class="preprocessor">#else</span>
<a name="l08685"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a698cc53337cb87c34795002aaea44e30">08685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a698cc53337cb87c34795002aaea44e30">reserved_0_6</a>                 : 7;
<a name="l08686"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a45b9cb7d5dccbefdc58539bc229a8a36">08686</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a45b9cb7d5dccbefdc58539bc229a8a36">l2idx</a>                        : 13;
<a name="l08687"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a9131b0be658c9c1bb0639885a205646b">08687</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a9131b0be658c9c1bb0639885a205646b">way</a>                          : 4;
<a name="l08688"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae7723ee395cdf1a99ae080240fc12c5a">08688</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae7723ee395cdf1a99ae080240fc12c5a">reserved_24_31</a>               : 8;
<a name="l08689"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a77748519e319cbdab33e4bc07aa67dad">08689</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a77748519e319cbdab33e4bc07aa67dad">syn</a>                          : 7;
<a name="l08690"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#afcbdd7574c7fde1ec481b09e535550cc">08690</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#afcbdd7574c7fde1ec481b09e535550cc">reserved_39_60</a>               : 22;
<a name="l08691"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a18aa00feeda2c88c5d695de0f0d880e7">08691</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#a18aa00feeda2c88c5d695de0f0d880e7">noway</a>                        : 1;
<a name="l08692"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae646d81c5f300d4932afc188b7461990">08692</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#ae646d81c5f300d4932afc188b7461990">tagsbe</a>                       : 1;
<a name="l08693"></a><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#abae5e122c134142a712b3e0f6e722915">08693</a>     uint64_t <a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html#abae5e122c134142a712b3e0f6e722915">tagdbe</a>                       : 1;
<a name="l08694"></a>08694 <span class="preprocessor">#endif</span>
<a name="l08695"></a>08695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ttgx__err.html#ad5409e1d3d8fc32baa102aaabe4695bf">cn78xx</a>;
<a name="l08696"></a><a class="code" href="unioncvmx__l2c__ttgx__err.html#ac7891086b5e9b24773e3ea84b05bda18">08696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn78xx.html">cvmx_l2c_ttgx_err_cn78xx</a>       <a class="code" href="unioncvmx__l2c__ttgx__err.html#ac7891086b5e9b24773e3ea84b05bda18">cn78xxp1</a>;
<a name="l08697"></a><a class="code" href="unioncvmx__l2c__ttgx__err.html#a6e39d11821e94bbc906e178e3519a6e6">08697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ttgx__err_1_1cvmx__l2c__ttgx__err__cn73xx.html">cvmx_l2c_ttgx_err_cn73xx</a>       <a class="code" href="unioncvmx__l2c__ttgx__err.html#a6e39d11821e94bbc906e178e3519a6e6">cnf75xx</a>;
<a name="l08698"></a>08698 };
<a name="l08699"></a><a class="code" href="cvmx-l2c-defs_8h.html#acb55882fbad569765de09aaf73e47439">08699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ttgx__err.html" title="cvmx_l2c_ttg::_err">cvmx_l2c_ttgx_err</a> <a class="code" href="unioncvmx__l2c__ttgx__err.html" title="cvmx_l2c_ttg::_err">cvmx_l2c_ttgx_err_t</a>;
<a name="l08700"></a>08700 <span class="comment"></span>
<a name="l08701"></a>08701 <span class="comment">/**</span>
<a name="l08702"></a>08702 <span class="comment"> * cvmx_l2c_ver_id</span>
<a name="l08703"></a>08703 <span class="comment"> *</span>
<a name="l08704"></a>08704 <span class="comment"> * L2C_VER_ID = L2C Virtualization ID Error Register</span>
<a name="l08705"></a>08705 <span class="comment"> *</span>
<a name="l08706"></a>08706 <span class="comment"> * Description: records virtualization IDs associated with HOLEWR/BIGWR/VRTWR/VRTIDRNG/VRTADRNG interrupts.</span>
<a name="l08707"></a>08707 <span class="comment"> */</span>
<a name="l08708"></a><a class="code" href="unioncvmx__l2c__ver__id.html">08708</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__id.html" title="cvmx_l2c_ver_id">cvmx_l2c_ver_id</a> {
<a name="l08709"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a37f32ca1577557b0a5074599262fd638">08709</a>     uint64_t <a class="code" href="unioncvmx__l2c__ver__id.html#a37f32ca1577557b0a5074599262fd638">u64</a>;
<a name="l08710"></a><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">08710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a> {
<a name="l08711"></a>08711 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08712"></a>08712 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html#a927e36fadb70ac389a5632c7512184b2">mask</a>                         : 64; <span class="comment">/**&lt; Mask of virtualization IDs which had a</span>
<a name="l08713"></a>08713 <span class="comment">                                                         HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08714"></a>08714 <span class="preprocessor">#else</span>
<a name="l08715"></a><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html#a927e36fadb70ac389a5632c7512184b2">08715</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html#a927e36fadb70ac389a5632c7512184b2">mask</a>                         : 64;
<a name="l08716"></a>08716 <span class="preprocessor">#endif</span>
<a name="l08717"></a>08717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__id.html#afc172b7b03446439668988e41a76b4d7">s</a>;
<a name="l08718"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a8dbb0a53e9830e24a5f8565e5b773cee">08718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#a8dbb0a53e9830e24a5f8565e5b773cee">cn61xx</a>;
<a name="l08719"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a469beb8aae8975f9b4b3b95b6325a958">08719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#a469beb8aae8975f9b4b3b95b6325a958">cn63xx</a>;
<a name="l08720"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a8af386d1afad08b707c506ecebf4f213">08720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#a8af386d1afad08b707c506ecebf4f213">cn63xxp1</a>;
<a name="l08721"></a><a class="code" href="unioncvmx__l2c__ver__id.html#ac9a99ee21061cf359fcd9b3f65dbc86c">08721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#ac9a99ee21061cf359fcd9b3f65dbc86c">cn66xx</a>;
<a name="l08722"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a3d8c725f7d52f5e7148040ac919057e5">08722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#a3d8c725f7d52f5e7148040ac919057e5">cn68xx</a>;
<a name="l08723"></a><a class="code" href="unioncvmx__l2c__ver__id.html#af801b7da34e217ac7d2f1997a39f00f6">08723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#af801b7da34e217ac7d2f1997a39f00f6">cn68xxp1</a>;
<a name="l08724"></a><a class="code" href="unioncvmx__l2c__ver__id.html#a374931f72db1f44ca290782b1e9a4c86">08724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__id_1_1cvmx__l2c__ver__id__s.html">cvmx_l2c_ver_id_s</a>              <a class="code" href="unioncvmx__l2c__ver__id.html#a374931f72db1f44ca290782b1e9a4c86">cnf71xx</a>;
<a name="l08725"></a>08725 };
<a name="l08726"></a><a class="code" href="cvmx-l2c-defs_8h.html#a51d1f81f86f49437333f6f2ca17951f0">08726</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__id.html" title="cvmx_l2c_ver_id">cvmx_l2c_ver_id</a> <a class="code" href="unioncvmx__l2c__ver__id.html" title="cvmx_l2c_ver_id">cvmx_l2c_ver_id_t</a>;
<a name="l08727"></a>08727 <span class="comment"></span>
<a name="l08728"></a>08728 <span class="comment">/**</span>
<a name="l08729"></a>08729 <span class="comment"> * cvmx_l2c_ver_iob</span>
<a name="l08730"></a>08730 <span class="comment"> *</span>
<a name="l08731"></a>08731 <span class="comment"> * L2C_VER_IOB = L2C Virtualization ID IOB Error Register</span>
<a name="l08732"></a>08732 <span class="comment"> *</span>
<a name="l08733"></a>08733 <span class="comment"> * Description: records IOBs associated with HOLEWR/BIGWR/VRTWR/VRTIDRNG/VRTADRNG interrupts.</span>
<a name="l08734"></a>08734 <span class="comment"> */</span>
<a name="l08735"></a><a class="code" href="unioncvmx__l2c__ver__iob.html">08735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__iob.html" title="cvmx_l2c_ver_iob">cvmx_l2c_ver_iob</a> {
<a name="l08736"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#a23ad696b6c4246bab4a1dd52218442d2">08736</a>     uint64_t <a class="code" href="unioncvmx__l2c__ver__iob.html#a23ad696b6c4246bab4a1dd52218442d2">u64</a>;
<a name="l08737"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html">08737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html">cvmx_l2c_ver_iob_s</a> {
<a name="l08738"></a>08738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08739"></a>08739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#ae4e849533f3d026130df94f855fcd5c6">reserved_2_63</a>                : 62;
<a name="l08740"></a>08740     uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#a8574c0e05b56085edbea7d9ba59b4c1c">mask</a>                         : 2;  <span class="comment">/**&lt; Mask of IOBs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08741"></a>08741 <span class="preprocessor">#else</span>
<a name="l08742"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#a8574c0e05b56085edbea7d9ba59b4c1c">08742</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#a8574c0e05b56085edbea7d9ba59b4c1c">mask</a>                         : 2;
<a name="l08743"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#ae4e849533f3d026130df94f855fcd5c6">08743</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html#ae4e849533f3d026130df94f855fcd5c6">reserved_2_63</a>                : 62;
<a name="l08744"></a>08744 <span class="preprocessor">#endif</span>
<a name="l08745"></a>08745 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__iob.html#a2ecc088f51cb1e3dff55c9085fe40ede">s</a>;
<a name="l08746"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">08746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">cvmx_l2c_ver_iob_cn61xx</a> {
<a name="l08747"></a>08747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08748"></a>08748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#a422c254180dd16ca5f6cbad1d3dc0fe7">reserved_1_63</a>                : 63;
<a name="l08749"></a>08749     uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#ac9588dc3801b28826356906fc425a0c7">mask</a>                         : 1;  <span class="comment">/**&lt; Mask of IOBs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08750"></a>08750 <span class="preprocessor">#else</span>
<a name="l08751"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#ac9588dc3801b28826356906fc425a0c7">08751</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#ac9588dc3801b28826356906fc425a0c7">mask</a>                         : 1;
<a name="l08752"></a><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#a422c254180dd16ca5f6cbad1d3dc0fe7">08752</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html#a422c254180dd16ca5f6cbad1d3dc0fe7">reserved_1_63</a>                : 63;
<a name="l08753"></a>08753 <span class="preprocessor">#endif</span>
<a name="l08754"></a>08754 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__iob.html#a6cac20eabb644552553f91e564965a9d">cn61xx</a>;
<a name="l08755"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#a490eed188e70eb4f7e9d02b752a9189a">08755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">cvmx_l2c_ver_iob_cn61xx</a>        <a class="code" href="unioncvmx__l2c__ver__iob.html#a490eed188e70eb4f7e9d02b752a9189a">cn63xx</a>;
<a name="l08756"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#ac74a1cf54fdee1f1ecd8e75c8166ff9c">08756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">cvmx_l2c_ver_iob_cn61xx</a>        <a class="code" href="unioncvmx__l2c__ver__iob.html#ac74a1cf54fdee1f1ecd8e75c8166ff9c">cn63xxp1</a>;
<a name="l08757"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#a51af5d80a5940cb969029a2ff9034bb1">08757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">cvmx_l2c_ver_iob_cn61xx</a>        <a class="code" href="unioncvmx__l2c__ver__iob.html#a51af5d80a5940cb969029a2ff9034bb1">cn66xx</a>;
<a name="l08758"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#a035ee6ad45dc83c3da893defe888a27b">08758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html">cvmx_l2c_ver_iob_s</a>             <a class="code" href="unioncvmx__l2c__ver__iob.html#a035ee6ad45dc83c3da893defe888a27b">cn68xx</a>;
<a name="l08759"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#ad6fd8996af1b032d3bcd19a7a8e6ec25">08759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__s.html">cvmx_l2c_ver_iob_s</a>             <a class="code" href="unioncvmx__l2c__ver__iob.html#ad6fd8996af1b032d3bcd19a7a8e6ec25">cn68xxp1</a>;
<a name="l08760"></a><a class="code" href="unioncvmx__l2c__ver__iob.html#ac15a7501a54302ddb8481131ed8f79f6">08760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__iob_1_1cvmx__l2c__ver__iob__cn61xx.html">cvmx_l2c_ver_iob_cn61xx</a>        <a class="code" href="unioncvmx__l2c__ver__iob.html#ac15a7501a54302ddb8481131ed8f79f6">cnf71xx</a>;
<a name="l08761"></a>08761 };
<a name="l08762"></a><a class="code" href="cvmx-l2c-defs_8h.html#a8f6e692eccea0b1edcd50ce9d7053ace">08762</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__iob.html" title="cvmx_l2c_ver_iob">cvmx_l2c_ver_iob</a> <a class="code" href="unioncvmx__l2c__ver__iob.html" title="cvmx_l2c_ver_iob">cvmx_l2c_ver_iob_t</a>;
<a name="l08763"></a>08763 <span class="comment"></span>
<a name="l08764"></a>08764 <span class="comment">/**</span>
<a name="l08765"></a>08765 <span class="comment"> * cvmx_l2c_ver_msc</span>
<a name="l08766"></a>08766 <span class="comment"> *</span>
<a name="l08767"></a>08767 <span class="comment"> * L2C_VER_MSC = L2C Virtualization Miscellaneous Error Register (not in 63xx pass 1.x)</span>
<a name="l08768"></a>08768 <span class="comment"> *</span>
<a name="l08769"></a>08769 <span class="comment"> * Description: records type of command associated with HOLEWR/BIGWR/VRTWR/VRTIDRNG/VRTADRNG interrupts</span>
<a name="l08770"></a>08770 <span class="comment"> */</span>
<a name="l08771"></a><a class="code" href="unioncvmx__l2c__ver__msc.html">08771</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__msc.html" title="cvmx_l2c_ver_msc">cvmx_l2c_ver_msc</a> {
<a name="l08772"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#a30804f9fe71ab3d0291d43cf18710b1f">08772</a>     uint64_t <a class="code" href="unioncvmx__l2c__ver__msc.html#a30804f9fe71ab3d0291d43cf18710b1f">u64</a>;
<a name="l08773"></a><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">08773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a> {
<a name="l08774"></a>08774 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08775"></a>08775 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a0b5a7ad6c82792d2702ad573eca81b94">reserved_2_63</a>                : 62;
<a name="l08776"></a>08776     uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a1e30f0aff892bf9eacd84ff57593a84b">invl2</a>                        : 1;  <span class="comment">/**&lt; If set, a INVL2 caused HOLEWR/BIGWR/VRT* to set */</span>
<a name="l08777"></a>08777     uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#af3ed0651a5a585d05eb363dc2af3e279">dwb</a>                          : 1;  <span class="comment">/**&lt; If set, a DWB caused HOLEWR/BIGWR/VRT* to set */</span>
<a name="l08778"></a>08778 <span class="preprocessor">#else</span>
<a name="l08779"></a><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#af3ed0651a5a585d05eb363dc2af3e279">08779</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#af3ed0651a5a585d05eb363dc2af3e279">dwb</a>                          : 1;
<a name="l08780"></a><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a1e30f0aff892bf9eacd84ff57593a84b">08780</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a1e30f0aff892bf9eacd84ff57593a84b">invl2</a>                        : 1;
<a name="l08781"></a><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a0b5a7ad6c82792d2702ad573eca81b94">08781</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html#a0b5a7ad6c82792d2702ad573eca81b94">reserved_2_63</a>                : 62;
<a name="l08782"></a>08782 <span class="preprocessor">#endif</span>
<a name="l08783"></a>08783 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__msc.html#a47032881579f36e8392357d4d6b723c5">s</a>;
<a name="l08784"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#a65dd86a5af4829cfa70c4b57b409864e">08784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#a65dd86a5af4829cfa70c4b57b409864e">cn61xx</a>;
<a name="l08785"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#ae7d64c81926f96d7d3477e6263ae7f96">08785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#ae7d64c81926f96d7d3477e6263ae7f96">cn63xx</a>;
<a name="l08786"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#afa56e4326dbec9337e06709a5304e58f">08786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#afa56e4326dbec9337e06709a5304e58f">cn66xx</a>;
<a name="l08787"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#a36df5e92239d3496d195df4b97664a76">08787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#a36df5e92239d3496d195df4b97664a76">cn68xx</a>;
<a name="l08788"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#a7c4fdef2c84b3077bd5038ae1cc24a0e">08788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#a7c4fdef2c84b3077bd5038ae1cc24a0e">cn68xxp1</a>;
<a name="l08789"></a><a class="code" href="unioncvmx__l2c__ver__msc.html#aa698e39eee53e322e19946d1f7d2b9d3">08789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__msc_1_1cvmx__l2c__ver__msc__s.html">cvmx_l2c_ver_msc_s</a>             <a class="code" href="unioncvmx__l2c__ver__msc.html#aa698e39eee53e322e19946d1f7d2b9d3">cnf71xx</a>;
<a name="l08790"></a>08790 };
<a name="l08791"></a><a class="code" href="cvmx-l2c-defs_8h.html#a9e8572f4adf945fc311bae204b9e6eac">08791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__msc.html" title="cvmx_l2c_ver_msc">cvmx_l2c_ver_msc</a> <a class="code" href="unioncvmx__l2c__ver__msc.html" title="cvmx_l2c_ver_msc">cvmx_l2c_ver_msc_t</a>;
<a name="l08792"></a>08792 <span class="comment"></span>
<a name="l08793"></a>08793 <span class="comment">/**</span>
<a name="l08794"></a>08794 <span class="comment"> * cvmx_l2c_ver_pp</span>
<a name="l08795"></a>08795 <span class="comment"> *</span>
<a name="l08796"></a>08796 <span class="comment"> * L2C_VER_PP = L2C Virtualization ID PP Error Register</span>
<a name="l08797"></a>08797 <span class="comment"> *</span>
<a name="l08798"></a>08798 <span class="comment"> * Description: records PPs associated with HOLEWR/BIGWR/VRTWR/VRTIDRNG/VRTADRNG interrupts.</span>
<a name="l08799"></a>08799 <span class="comment"> */</span>
<a name="l08800"></a><a class="code" href="unioncvmx__l2c__ver__pp.html">08800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__pp.html" title="cvmx_l2c_ver_pp">cvmx_l2c_ver_pp</a> {
<a name="l08801"></a><a class="code" href="unioncvmx__l2c__ver__pp.html#a2a8d779514ecab6dedef5b5e187cdb3e">08801</a>     uint64_t <a class="code" href="unioncvmx__l2c__ver__pp.html#a2a8d779514ecab6dedef5b5e187cdb3e">u64</a>;
<a name="l08802"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html">08802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html">cvmx_l2c_ver_pp_s</a> {
<a name="l08803"></a>08803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08804"></a>08804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#abf95abe253241395763a59cfb6f1e86d">reserved_32_63</a>               : 32;
<a name="l08805"></a>08805     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#a122479c215b06913eaa56161a9f32b3f">mask</a>                         : 32; <span class="comment">/**&lt; Mask of PPs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08806"></a>08806 <span class="preprocessor">#else</span>
<a name="l08807"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#a122479c215b06913eaa56161a9f32b3f">08807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#a122479c215b06913eaa56161a9f32b3f">mask</a>                         : 32;
<a name="l08808"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#abf95abe253241395763a59cfb6f1e86d">08808</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html#abf95abe253241395763a59cfb6f1e86d">reserved_32_63</a>               : 32;
<a name="l08809"></a>08809 <span class="preprocessor">#endif</span>
<a name="l08810"></a>08810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__pp.html#aeca54fd0297653d1a65de413fdeb7903">s</a>;
<a name="l08811"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html">08811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html">cvmx_l2c_ver_pp_cn61xx</a> {
<a name="l08812"></a>08812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08813"></a>08813 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#ae6d07007499984c9024402b1f719ea32">reserved_4_63</a>                : 60;
<a name="l08814"></a>08814     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#af3029b6effd880d4e6fb92c07ddd30ef">mask</a>                         : 4;  <span class="comment">/**&lt; Mask of PPs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08815"></a>08815 <span class="preprocessor">#else</span>
<a name="l08816"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#af3029b6effd880d4e6fb92c07ddd30ef">08816</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#af3029b6effd880d4e6fb92c07ddd30ef">mask</a>                         : 4;
<a name="l08817"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#ae6d07007499984c9024402b1f719ea32">08817</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html#ae6d07007499984c9024402b1f719ea32">reserved_4_63</a>                : 60;
<a name="l08818"></a>08818 <span class="preprocessor">#endif</span>
<a name="l08819"></a>08819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__pp.html#aa3b6ae31fdd1923b63d585716ee65c63">cn61xx</a>;
<a name="l08820"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html">08820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html">cvmx_l2c_ver_pp_cn63xx</a> {
<a name="l08821"></a>08821 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08822"></a>08822 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#a0926f3471d3d9ea63ed8a76bf4863221">reserved_6_63</a>                : 58;
<a name="l08823"></a>08823     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#ae364acc9d8d58ff77ff0d33e2057d5df">mask</a>                         : 6;  <span class="comment">/**&lt; Mask of PPs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08824"></a>08824 <span class="preprocessor">#else</span>
<a name="l08825"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#ae364acc9d8d58ff77ff0d33e2057d5df">08825</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#ae364acc9d8d58ff77ff0d33e2057d5df">mask</a>                         : 6;
<a name="l08826"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#a0926f3471d3d9ea63ed8a76bf4863221">08826</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html#a0926f3471d3d9ea63ed8a76bf4863221">reserved_6_63</a>                : 58;
<a name="l08827"></a>08827 <span class="preprocessor">#endif</span>
<a name="l08828"></a>08828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__pp.html#a12e8d69262141696dba9b93597b8f63c">cn63xx</a>;
<a name="l08829"></a><a class="code" href="unioncvmx__l2c__ver__pp.html#af7db3c1f303f5578134ac53928f214f0">08829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn63xx.html">cvmx_l2c_ver_pp_cn63xx</a>         <a class="code" href="unioncvmx__l2c__ver__pp.html#af7db3c1f303f5578134ac53928f214f0">cn63xxp1</a>;
<a name="l08830"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html">08830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html">cvmx_l2c_ver_pp_cn66xx</a> {
<a name="l08831"></a>08831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08832"></a>08832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab16148b7cad65ec87402ad4770e71ea1">reserved_10_63</a>               : 54;
<a name="l08833"></a>08833     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab8d33d66a7a8d6fddf1ee63d6e3f3523">mask</a>                         : 10; <span class="comment">/**&lt; Mask of PPs which had a HOLEWR/BIGWR/VRTWR error */</span>
<a name="l08834"></a>08834 <span class="preprocessor">#else</span>
<a name="l08835"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab8d33d66a7a8d6fddf1ee63d6e3f3523">08835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab8d33d66a7a8d6fddf1ee63d6e3f3523">mask</a>                         : 10;
<a name="l08836"></a><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab16148b7cad65ec87402ad4770e71ea1">08836</a>     uint64_t <a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn66xx.html#ab16148b7cad65ec87402ad4770e71ea1">reserved_10_63</a>               : 54;
<a name="l08837"></a>08837 <span class="preprocessor">#endif</span>
<a name="l08838"></a>08838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__ver__pp.html#a009c448c7447d433cefb27fb664df31d">cn66xx</a>;
<a name="l08839"></a><a class="code" href="unioncvmx__l2c__ver__pp.html#abd852128124931729794d9f6b6f9e09f">08839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html">cvmx_l2c_ver_pp_s</a>              <a class="code" href="unioncvmx__l2c__ver__pp.html#abd852128124931729794d9f6b6f9e09f">cn68xx</a>;
<a name="l08840"></a><a class="code" href="unioncvmx__l2c__ver__pp.html#afec4d35dff86c4d9d71da6c9623bffa0">08840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__s.html">cvmx_l2c_ver_pp_s</a>              <a class="code" href="unioncvmx__l2c__ver__pp.html#afec4d35dff86c4d9d71da6c9623bffa0">cn68xxp1</a>;
<a name="l08841"></a><a class="code" href="unioncvmx__l2c__ver__pp.html#aaac46ce603d858a77c3c9e4e2fb14128">08841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__ver__pp_1_1cvmx__l2c__ver__pp__cn61xx.html">cvmx_l2c_ver_pp_cn61xx</a>         <a class="code" href="unioncvmx__l2c__ver__pp.html#aaac46ce603d858a77c3c9e4e2fb14128">cnf71xx</a>;
<a name="l08842"></a>08842 };
<a name="l08843"></a><a class="code" href="cvmx-l2c-defs_8h.html#aae6cf7ba2fd6cc9684d75ce1f70fffcb">08843</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__ver__pp.html" title="cvmx_l2c_ver_pp">cvmx_l2c_ver_pp</a> <a class="code" href="unioncvmx__l2c__ver__pp.html" title="cvmx_l2c_ver_pp">cvmx_l2c_ver_pp_t</a>;
<a name="l08844"></a>08844 <span class="comment"></span>
<a name="l08845"></a>08845 <span class="comment">/**</span>
<a name="l08846"></a>08846 <span class="comment"> * cvmx_l2c_virtid_iob#</span>
<a name="l08847"></a>08847 <span class="comment"> *</span>
<a name="l08848"></a>08848 <span class="comment"> * L2C_VIRTID_IOB = L2C IOB virtualization ID</span>
<a name="l08849"></a>08849 <span class="comment"> *</span>
<a name="l08850"></a>08850 <span class="comment"> * Description:</span>
<a name="l08851"></a>08851 <span class="comment"> */</span>
<a name="l08852"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html">08852</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__virtid__iobx.html" title="cvmx_l2c_virtid_iob#">cvmx_l2c_virtid_iobx</a> {
<a name="l08853"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a3714ec4795527c0dd75b840313a8b816">08853</a>     uint64_t <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a3714ec4795527c0dd75b840313a8b816">u64</a>;
<a name="l08854"></a><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">08854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a> {
<a name="l08855"></a>08855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08856"></a>08856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a303fe24d4d40ffeae7eb559bb7ba8492">reserved_14_63</a>               : 50;
<a name="l08857"></a>08857     uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a076ccca389d92b371124a9c7058571f5">dwbid</a>                        : 6;  <span class="comment">/**&lt; Virtualization ID to use for DWB commands */</span>
<a name="l08858"></a>08858     uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a416cee409022e4908f0cca6122074b42">reserved_6_7</a>                 : 2;
<a name="l08859"></a>08859     uint64_t <span class="keywordtype">id</span>                           : 6;  <span class="comment">/**&lt; Virtualization ID to use for non-DWB commands */</span>
<a name="l08860"></a>08860 <span class="preprocessor">#else</span>
<a name="l08861"></a><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a716a9c6263ba758a1f1a4284563158d8">08861</a> <span class="preprocessor"></span>    uint64_t <span class="keywordtype">id</span>                           : 6;
<a name="l08862"></a><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a416cee409022e4908f0cca6122074b42">08862</a>     uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a416cee409022e4908f0cca6122074b42">reserved_6_7</a>                 : 2;
<a name="l08863"></a><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a076ccca389d92b371124a9c7058571f5">08863</a>     uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a076ccca389d92b371124a9c7058571f5">dwbid</a>                        : 6;
<a name="l08864"></a><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a303fe24d4d40ffeae7eb559bb7ba8492">08864</a>     uint64_t <a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html#a303fe24d4d40ffeae7eb559bb7ba8492">reserved_14_63</a>               : 50;
<a name="l08865"></a>08865 <span class="preprocessor">#endif</span>
<a name="l08866"></a>08866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__virtid__iobx.html#abd24c754fe7ee15ac5a1be230f2fc495">s</a>;
<a name="l08867"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a5e2022ed522232a5e6ee1f7cd7664032">08867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a5e2022ed522232a5e6ee1f7cd7664032">cn61xx</a>;
<a name="l08868"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a82fa468aa98fd7a97efe9ad74cff93aa">08868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a82fa468aa98fd7a97efe9ad74cff93aa">cn63xx</a>;
<a name="l08869"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#ae357de683fdef97fb71e5d186ce6944e">08869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#ae357de683fdef97fb71e5d186ce6944e">cn63xxp1</a>;
<a name="l08870"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a8dbf4bdeba16ee694f3d807bd2fcbeac">08870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a8dbf4bdeba16ee694f3d807bd2fcbeac">cn66xx</a>;
<a name="l08871"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a2f6f694a45fed8379e2819c0be517b6c">08871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a2f6f694a45fed8379e2819c0be517b6c">cn68xx</a>;
<a name="l08872"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a30734e84a812e509a185ef03cfbaeeae">08872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a30734e84a812e509a185ef03cfbaeeae">cn68xxp1</a>;
<a name="l08873"></a><a class="code" href="unioncvmx__l2c__virtid__iobx.html#a702328f7a9027d008a2dd8dfe4955a5d">08873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__iobx_1_1cvmx__l2c__virtid__iobx__s.html">cvmx_l2c_virtid_iobx_s</a>         <a class="code" href="unioncvmx__l2c__virtid__iobx.html#a702328f7a9027d008a2dd8dfe4955a5d">cnf71xx</a>;
<a name="l08874"></a>08874 };
<a name="l08875"></a><a class="code" href="cvmx-l2c-defs_8h.html#aba9942752ab8704034b33ea1c3057e08">08875</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__virtid__iobx.html" title="cvmx_l2c_virtid_iob#">cvmx_l2c_virtid_iobx</a> <a class="code" href="unioncvmx__l2c__virtid__iobx.html" title="cvmx_l2c_virtid_iob#">cvmx_l2c_virtid_iobx_t</a>;
<a name="l08876"></a>08876 <span class="comment"></span>
<a name="l08877"></a>08877 <span class="comment">/**</span>
<a name="l08878"></a>08878 <span class="comment"> * cvmx_l2c_virtid_pp#</span>
<a name="l08879"></a>08879 <span class="comment"> *</span>
<a name="l08880"></a>08880 <span class="comment"> * L2C_VIRTID_PP = L2C PP virtualization ID</span>
<a name="l08881"></a>08881 <span class="comment"> *</span>
<a name="l08882"></a>08882 <span class="comment"> * Description:</span>
<a name="l08883"></a>08883 <span class="comment"> */</span>
<a name="l08884"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html">08884</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__virtid__ppx.html" title="cvmx_l2c_virtid_pp#">cvmx_l2c_virtid_ppx</a> {
<a name="l08885"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#ad58fd58c11e70845e362afe3a28b8b23">08885</a>     uint64_t <a class="code" href="unioncvmx__l2c__virtid__ppx.html#ad58fd58c11e70845e362afe3a28b8b23">u64</a>;
<a name="l08886"></a><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">08886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a> {
<a name="l08887"></a>08887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08888"></a>08888 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html#a788207b0918f9096b0ccbf0d22a6db57">reserved_6_63</a>                : 58;
<a name="l08889"></a>08889     uint64_t <span class="keywordtype">id</span>                           : 6;  <span class="comment">/**&lt; Virtualization ID to use for this PP. */</span>
<a name="l08890"></a>08890 <span class="preprocessor">#else</span>
<a name="l08891"></a><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html#ad69e15af8c032c11760dfd9c1e82d5ee">08891</a> <span class="preprocessor"></span>    uint64_t <span class="keywordtype">id</span>                           : 6;
<a name="l08892"></a><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html#a788207b0918f9096b0ccbf0d22a6db57">08892</a>     uint64_t <a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html#a788207b0918f9096b0ccbf0d22a6db57">reserved_6_63</a>                : 58;
<a name="l08893"></a>08893 <span class="preprocessor">#endif</span>
<a name="l08894"></a>08894 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__virtid__ppx.html#a591d631013f4494b05c7c3117cd38b96">s</a>;
<a name="l08895"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#a7b78396bfe8dc47ce3bb50d167410685">08895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#a7b78396bfe8dc47ce3bb50d167410685">cn61xx</a>;
<a name="l08896"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#a8b7809891f0634243549c9376208ac61">08896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#a8b7809891f0634243549c9376208ac61">cn63xx</a>;
<a name="l08897"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#aedf1dd5481cc2b5aff00c2cfd9c262e3">08897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#aedf1dd5481cc2b5aff00c2cfd9c262e3">cn63xxp1</a>;
<a name="l08898"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#ab536eae6c24b08f2cc4266db314826d2">08898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#ab536eae6c24b08f2cc4266db314826d2">cn66xx</a>;
<a name="l08899"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#a1035e8316592eaa335e8285d5bf2a3bf">08899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#a1035e8316592eaa335e8285d5bf2a3bf">cn68xx</a>;
<a name="l08900"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#ae18f6af901259ab32c3d1bb34e859df2">08900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#ae18f6af901259ab32c3d1bb34e859df2">cn68xxp1</a>;
<a name="l08901"></a><a class="code" href="unioncvmx__l2c__virtid__ppx.html#a232ae0af578cc9e8cec256dd695e1bbe">08901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__virtid__ppx_1_1cvmx__l2c__virtid__ppx__s.html">cvmx_l2c_virtid_ppx_s</a>          <a class="code" href="unioncvmx__l2c__virtid__ppx.html#a232ae0af578cc9e8cec256dd695e1bbe">cnf71xx</a>;
<a name="l08902"></a>08902 };
<a name="l08903"></a><a class="code" href="cvmx-l2c-defs_8h.html#ac4648cf3f4cabbf304165345f3fc62c3">08903</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__virtid__ppx.html" title="cvmx_l2c_virtid_pp#">cvmx_l2c_virtid_ppx</a> <a class="code" href="unioncvmx__l2c__virtid__ppx.html" title="cvmx_l2c_virtid_pp#">cvmx_l2c_virtid_ppx_t</a>;
<a name="l08904"></a>08904 <span class="comment"></span>
<a name="l08905"></a>08905 <span class="comment">/**</span>
<a name="l08906"></a>08906 <span class="comment"> * cvmx_l2c_vrt_ctl</span>
<a name="l08907"></a>08907 <span class="comment"> *</span>
<a name="l08908"></a>08908 <span class="comment"> * L2C_VRT_CTL = L2C Virtualization control register</span>
<a name="l08909"></a>08909 <span class="comment"> *</span>
<a name="l08910"></a>08910 <span class="comment"> */</span>
<a name="l08911"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html">08911</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__vrt__ctl.html" title="cvmx_l2c_vrt_ctl">cvmx_l2c_vrt_ctl</a> {
<a name="l08912"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a24330430bf35fbf85b477640d551b52a">08912</a>     uint64_t <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a24330430bf35fbf85b477640d551b52a">u64</a>;
<a name="l08913"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">08913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a> {
<a name="l08914"></a>08914 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08915"></a>08915 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a5c4814b6800c41d7bd6d4391fbb429af">reserved_9_63</a>                : 55;
<a name="l08916"></a>08916     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a15cc9796e50276f0b36adeb93776740d">ooberr</a>                       : 1;  <span class="comment">/**&lt; Whether out of bounds writes are an error</span>
<a name="l08917"></a>08917 <span class="comment">                                                         Determines virtualization hardware behavior for</span>
<a name="l08918"></a>08918 <span class="comment">                                                         a store to an L2/DRAM address larger than</span>
<a name="l08919"></a>08919 <span class="comment">                                                         indicated by MEMSZ. If OOBERR is set, all these</span>
<a name="l08920"></a>08920 <span class="comment">                                                         stores (from any virtualization ID) are blocked. If</span>
<a name="l08921"></a>08921 <span class="comment">                                                         OOBERR is clear, none of these stores are blocked. */</span>
<a name="l08922"></a>08922     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a8f78d72781841907cb6e58218193325a">reserved_7_7</a>                 : 1;
<a name="l08923"></a>08923     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a66b46673f002a5733bf6a613d9337904">memsz</a>                        : 3;  <span class="comment">/**&lt; Memory space coverage of L2C_VRT_MEM (encoded)</span>
<a name="l08924"></a>08924 <span class="comment">                                                         0 = 1GB</span>
<a name="l08925"></a>08925 <span class="comment">                                                         1 = 2GB</span>
<a name="l08926"></a>08926 <span class="comment">                                                         2 = 4GB</span>
<a name="l08927"></a>08927 <span class="comment">                                                         3 = 8GB</span>
<a name="l08928"></a>08928 <span class="comment">                                                         4 = 16GB</span>
<a name="l08929"></a>08929 <span class="comment">                                                         5 = 32GB</span>
<a name="l08930"></a>08930 <span class="comment">                                                         6 = 64GB (**reserved in 63xx**)</span>
<a name="l08931"></a>08931 <span class="comment">                                                         7 = 128GB (**reserved in 63xx**) */</span>
<a name="l08932"></a>08932     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a2cd77d8defae82e17eb20c57865a67b7">numid</a>                        : 3;  <span class="comment">/**&lt; Number of allowed virtualization IDs (encoded)</span>
<a name="l08933"></a>08933 <span class="comment">                                                             0 = 2</span>
<a name="l08934"></a>08934 <span class="comment">                                                             1 = 4</span>
<a name="l08935"></a>08935 <span class="comment">                                                             2 = 8</span>
<a name="l08936"></a>08936 <span class="comment">                                                             3 = 16</span>
<a name="l08937"></a>08937 <span class="comment">                                                             4 = 32</span>
<a name="l08938"></a>08938 <span class="comment">                                                             5 = 64</span>
<a name="l08939"></a>08939 <span class="comment">                                                             6,7 illegal</span>
<a name="l08940"></a>08940 <span class="comment">                                                         Violations of this limit causes</span>
<a name="l08941"></a>08941 <span class="comment">                                                         L2C to set L2C_INT_REG[VRTIDRNG]. */</span>
<a name="l08942"></a>08942     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#ac0fea1f4d450d116b5b036bbd2139782">enable</a>                       : 1;  <span class="comment">/**&lt; Global virtualization enable</span>
<a name="l08943"></a>08943 <span class="comment">                                                         When ENABLE is clear, stores are never blocked by</span>
<a name="l08944"></a>08944 <span class="comment">                                                         the L2C virtualization hardware and none of NUMID,</span>
<a name="l08945"></a>08945 <span class="comment">                                                         MEMSZ, OOBERR are used. */</span>
<a name="l08946"></a>08946 <span class="preprocessor">#else</span>
<a name="l08947"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#ac0fea1f4d450d116b5b036bbd2139782">08947</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#ac0fea1f4d450d116b5b036bbd2139782">enable</a>                       : 1;
<a name="l08948"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a2cd77d8defae82e17eb20c57865a67b7">08948</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a2cd77d8defae82e17eb20c57865a67b7">numid</a>                        : 3;
<a name="l08949"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a66b46673f002a5733bf6a613d9337904">08949</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a66b46673f002a5733bf6a613d9337904">memsz</a>                        : 3;
<a name="l08950"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a8f78d72781841907cb6e58218193325a">08950</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a8f78d72781841907cb6e58218193325a">reserved_7_7</a>                 : 1;
<a name="l08951"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a15cc9796e50276f0b36adeb93776740d">08951</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a15cc9796e50276f0b36adeb93776740d">ooberr</a>                       : 1;
<a name="l08952"></a><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a5c4814b6800c41d7bd6d4391fbb429af">08952</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html#a5c4814b6800c41d7bd6d4391fbb429af">reserved_9_63</a>                : 55;
<a name="l08953"></a>08953 <span class="preprocessor">#endif</span>
<a name="l08954"></a>08954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a7160b2b55b39b96ae571ad0d1f499907">s</a>;
<a name="l08955"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a5ba984926100c3a9708462eb97951bc5">08955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a5ba984926100c3a9708462eb97951bc5">cn61xx</a>;
<a name="l08956"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#ae3c853b657d64b309c6add31dfda7058">08956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#ae3c853b657d64b309c6add31dfda7058">cn63xx</a>;
<a name="l08957"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a2550a132f09356ae96550c96fffc8a6c">08957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a2550a132f09356ae96550c96fffc8a6c">cn63xxp1</a>;
<a name="l08958"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a4bbe0affadf313742d339add8516d1c8">08958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a4bbe0affadf313742d339add8516d1c8">cn66xx</a>;
<a name="l08959"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a65bc7307e914a61a87395048a328a381">08959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a65bc7307e914a61a87395048a328a381">cn68xx</a>;
<a name="l08960"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#a002be4ea6f817c04e8bd059c10ca20bd">08960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#a002be4ea6f817c04e8bd059c10ca20bd">cn68xxp1</a>;
<a name="l08961"></a><a class="code" href="unioncvmx__l2c__vrt__ctl.html#ace37f80d498705177c61c99829ff74ac">08961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__ctl_1_1cvmx__l2c__vrt__ctl__s.html">cvmx_l2c_vrt_ctl_s</a>             <a class="code" href="unioncvmx__l2c__vrt__ctl.html#ace37f80d498705177c61c99829ff74ac">cnf71xx</a>;
<a name="l08962"></a>08962 };
<a name="l08963"></a><a class="code" href="cvmx-l2c-defs_8h.html#a3b1b3bc4d643d42098e658ce78937431">08963</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__vrt__ctl.html" title="cvmx_l2c_vrt_ctl">cvmx_l2c_vrt_ctl</a> <a class="code" href="unioncvmx__l2c__vrt__ctl.html" title="cvmx_l2c_vrt_ctl">cvmx_l2c_vrt_ctl_t</a>;
<a name="l08964"></a>08964 <span class="comment"></span>
<a name="l08965"></a>08965 <span class="comment">/**</span>
<a name="l08966"></a>08966 <span class="comment"> * cvmx_l2c_vrt_mem#</span>
<a name="l08967"></a>08967 <span class="comment"> *</span>
<a name="l08968"></a>08968 <span class="comment"> * L2C_VRT_MEM = L2C Virtualization Memory</span>
<a name="l08969"></a>08969 <span class="comment"> *</span>
<a name="l08970"></a>08970 <span class="comment"> * Description: Virtualization memory mapped region.  There are 1024 32b</span>
<a name="l08971"></a>08971 <span class="comment"> * byte-parity protected entries.</span>
<a name="l08972"></a>08972 <span class="comment"> *</span>
<a name="l08973"></a>08973 <span class="comment"> * Notes:</span>
<a name="l08974"></a>08974 <span class="comment"> * When a DATA bit is set in L2C_VRT_MEM when L2C virtualization is enabled, L2C</span>
<a name="l08975"></a>08975 <span class="comment"> * prevents the selected virtual machine from storing to the selected L2/DRAM region.</span>
<a name="l08976"></a>08976 <span class="comment"> * L2C uses L2C_VRT_MEM to block stores when:</span>
<a name="l08977"></a>08977 <span class="comment"> *  - L2C_VRT_CTL[ENABLE] is set, and</span>
<a name="l08978"></a>08978 <span class="comment"> *  - the address of the store exists in L2C+LMC internal L2/DRAM Address space</span>
<a name="l08979"></a>08979 <span class="comment"> *    and is within the L2C_VRT_CTL[MEMSZ] bounds, and</span>
<a name="l08980"></a>08980 <span class="comment"> *  - the virtID of the store is within the L2C_VRT_CTL[NUMID] bounds</span>
<a name="l08981"></a>08981 <span class="comment"> *</span>
<a name="l08982"></a>08982 <span class="comment"> * L2C_VRT_MEM is never used for these L2C transactions which are always allowed:</span>
<a name="l08983"></a>08983 <span class="comment"> *   - L2C CMI L2/DRAM transactions that cannot modify L2/DRAM, and</span>
<a name="l08984"></a>08984 <span class="comment"> *   - any L2/DRAM transaction originated from L2C_XMC_CMD</span>
<a name="l08985"></a>08985 <span class="comment"> *</span>
<a name="l08986"></a>08986 <span class="comment"> * L2C_VRT_MEM contains one DATA bit per L2C+LMC internal L2/DRAM region and virtID indicating whether the store</span>
<a name="l08987"></a>08987 <span class="comment"> * to the region is allowed. The granularity of the checking is the region size, which is:</span>
<a name="l08988"></a>08988 <span class="comment"> *       2 ^^ (L2C_VRT_CTL[NUMID]+L2C_VRT_CTL[MEMSZ]+16)</span>
<a name="l08989"></a>08989 <span class="comment"> * which ranges from a minimum of 64KB to a maximum of 256MB, depending on the size</span>
<a name="l08990"></a>08990 <span class="comment"> * of L2/DRAM that is protected and the number of virtual machines.</span>
<a name="l08991"></a>08991 <span class="comment"> *</span>
<a name="l08992"></a>08992 <span class="comment"> * The L2C_VRT_MEM DATA bit that L2C uses is:</span>
<a name="l08993"></a>08993 <span class="comment"> *</span>
<a name="l08994"></a>08994 <span class="comment"> *   l2c_vrt_mem_bit_index = address &gt;&gt; (L2C_VRT_CTL[MEMSZ]+L2C_VRT_CTL[NUMID]+16); // address is a byte address</span>
<a name="l08995"></a>08995 <span class="comment"> *   l2c_vrt_mem_bit_index = l2c_vrt_mem_bit_index | (virtID &lt;&lt; (14-L2C_VRT_CTL[NUMID]));</span>
<a name="l08996"></a>08996 <span class="comment"> *</span>
<a name="l08997"></a>08997 <span class="comment"> *   L2C_VRT_MEM(l2c_vrt_mem_bit_index &gt;&gt; 5)[DATA&lt;l2c_vrt_mem_bit_index &amp; 0x1F&gt;] is used</span>
<a name="l08998"></a>08998 <span class="comment"> *</span>
<a name="l08999"></a>08999 <span class="comment"> * A specific example:</span>
<a name="l09000"></a>09000 <span class="comment"> *</span>
<a name="l09001"></a>09001 <span class="comment"> *   L2C_VRT_CTL[NUMID]=2 (i.e. 8 virtual machine ID&apos;s used)</span>
<a name="l09002"></a>09002 <span class="comment"> *   L2C_VRT_CTL[MEMSZ]=4 (i.e. L2C_VRT_MEM covers 16 GB)</span>
<a name="l09003"></a>09003 <span class="comment"> *</span>
<a name="l09004"></a>09004 <span class="comment"> *   L2/DRAM region size (granularity) is 4MB</span>
<a name="l09005"></a>09005 <span class="comment"> *</span>
<a name="l09006"></a>09006 <span class="comment"> *   l2c_vrt_mem_bit_index&lt;14:12&gt; = virtID&lt;2:0&gt;</span>
<a name="l09007"></a>09007 <span class="comment"> *   l2c_vrt_mem_bit_index&lt;11:0&gt; = address&lt;33:22&gt;</span>
<a name="l09008"></a>09008 <span class="comment"> *</span>
<a name="l09009"></a>09009 <span class="comment"> *   For L2/DRAM physical address 0x51000000 with virtID=5:</span>
<a name="l09010"></a>09010 <span class="comment"> *      L2C_VRT_MEM648[DATA&lt;4&gt;] determines when the store is allowed (648 is decimal, not hex)</span>
<a name="l09011"></a>09011 <span class="comment"> */</span>
<a name="l09012"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html">09012</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__vrt__memx.html" title="cvmx_l2c_vrt_mem#">cvmx_l2c_vrt_memx</a> {
<a name="l09013"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a1e262c4d4500a32cb970c2e8f09d61c8">09013</a>     uint64_t <a class="code" href="unioncvmx__l2c__vrt__memx.html#a1e262c4d4500a32cb970c2e8f09d61c8">u64</a>;
<a name="l09014"></a><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">09014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a> {
<a name="l09015"></a>09015 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09016"></a>09016 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a0573f0e9d3317b6b56f85e2bae58d30b">reserved_36_63</a>               : 28;
<a name="l09017"></a>09017     uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a827cab73e4a788bba25bab7f95ec050e">parity</a>                       : 4;  <span class="comment">/**&lt; Parity to write into (or read from) the</span>
<a name="l09018"></a>09018 <span class="comment">                                                         virtualization memory.</span>
<a name="l09019"></a>09019 <span class="comment">                                                         PARITY&lt;i&gt; is the even parity of DATA&lt;(i*8)+7:i*8&gt; */</span>
<a name="l09020"></a>09020     uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a629cf45cb7e4b544a0889f44b7414521">data</a>                         : 32; <span class="comment">/**&lt; Data to write into (or read from) the</span>
<a name="l09021"></a>09021 <span class="comment">                                                         virtualization memory. */</span>
<a name="l09022"></a>09022 <span class="preprocessor">#else</span>
<a name="l09023"></a><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a629cf45cb7e4b544a0889f44b7414521">09023</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a629cf45cb7e4b544a0889f44b7414521">data</a>                         : 32;
<a name="l09024"></a><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a827cab73e4a788bba25bab7f95ec050e">09024</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a827cab73e4a788bba25bab7f95ec050e">parity</a>                       : 4;
<a name="l09025"></a><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a0573f0e9d3317b6b56f85e2bae58d30b">09025</a>     uint64_t <a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html#a0573f0e9d3317b6b56f85e2bae58d30b">reserved_36_63</a>               : 28;
<a name="l09026"></a>09026 <span class="preprocessor">#endif</span>
<a name="l09027"></a>09027 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__vrt__memx.html#a453410bc38f567302fd0ab2379b4a8c2">s</a>;
<a name="l09028"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a217a68315ad577b3252ac86a565927a2">09028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a217a68315ad577b3252ac86a565927a2">cn61xx</a>;
<a name="l09029"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a6faaaba72325aae3badf0490fe1ac695">09029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a6faaaba72325aae3badf0490fe1ac695">cn63xx</a>;
<a name="l09030"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a7ced1b9a0235efd812aad4f4f8317d5e">09030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a7ced1b9a0235efd812aad4f4f8317d5e">cn63xxp1</a>;
<a name="l09031"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a9ce849b7d31426e911f5da3ae0ec61c2">09031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a9ce849b7d31426e911f5da3ae0ec61c2">cn66xx</a>;
<a name="l09032"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a18d1125f82e2bd1ea859763178d8b7cb">09032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a18d1125f82e2bd1ea859763178d8b7cb">cn68xx</a>;
<a name="l09033"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#a549d53c676365a7c944e8b304cd0e8e1">09033</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#a549d53c676365a7c944e8b304cd0e8e1">cn68xxp1</a>;
<a name="l09034"></a><a class="code" href="unioncvmx__l2c__vrt__memx.html#afad1c5e9c48625b16de2d23569cc24de">09034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__vrt__memx_1_1cvmx__l2c__vrt__memx__s.html">cvmx_l2c_vrt_memx_s</a>            <a class="code" href="unioncvmx__l2c__vrt__memx.html#afad1c5e9c48625b16de2d23569cc24de">cnf71xx</a>;
<a name="l09035"></a>09035 };
<a name="l09036"></a><a class="code" href="cvmx-l2c-defs_8h.html#ab049e8aeedc74a609946c70e220c9bfa">09036</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__vrt__memx.html" title="cvmx_l2c_vrt_mem#">cvmx_l2c_vrt_memx</a> <a class="code" href="unioncvmx__l2c__vrt__memx.html" title="cvmx_l2c_vrt_mem#">cvmx_l2c_vrt_memx_t</a>;
<a name="l09037"></a>09037 <span class="comment"></span>
<a name="l09038"></a>09038 <span class="comment">/**</span>
<a name="l09039"></a>09039 <span class="comment"> * cvmx_l2c_wpar_iob#</span>
<a name="l09040"></a>09040 <span class="comment"> *</span>
<a name="l09041"></a>09041 <span class="comment"> * L2C_WPAR_IOB = L2C IOB way partitioning</span>
<a name="l09042"></a>09042 <span class="comment"> *</span>
<a name="l09043"></a>09043 <span class="comment"> *</span>
<a name="l09044"></a>09044 <span class="comment"> * Notes:</span>
<a name="l09045"></a>09045 <span class="comment"> * (1) The read value of MASK will include bits set because of the L2C cripple fuses.</span>
<a name="l09046"></a>09046 <span class="comment"> *</span>
<a name="l09047"></a>09047 <span class="comment"> */</span>
<a name="l09048"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html">09048</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__wpar__iobx.html" title="cvmx_l2c_wpar_iob#">cvmx_l2c_wpar_iobx</a> {
<a name="l09049"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#affb118c921b1ba63aae621eb1b2c5763">09049</a>     uint64_t <a class="code" href="unioncvmx__l2c__wpar__iobx.html#affb118c921b1ba63aae621eb1b2c5763">u64</a>;
<a name="l09050"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">09050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a> {
<a name="l09051"></a>09051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09052"></a>09052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a30cfc94d6d6de920e6c7c2effa139128">reserved_16_63</a>               : 48;
<a name="l09053"></a>09053     uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a1384221e73115f35c8ae551f686ce675">mask</a>                         : 16; <span class="comment">/**&lt; Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set</span>
<a name="l09054"></a>09054 <span class="comment">                                                         because of the L2C cripple fuses. */</span>
<a name="l09055"></a>09055 <span class="preprocessor">#else</span>
<a name="l09056"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a1384221e73115f35c8ae551f686ce675">09056</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a1384221e73115f35c8ae551f686ce675">mask</a>                         : 16;
<a name="l09057"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a30cfc94d6d6de920e6c7c2effa139128">09057</a>     uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html#a30cfc94d6d6de920e6c7c2effa139128">reserved_16_63</a>               : 48;
<a name="l09058"></a>09058 <span class="preprocessor">#endif</span>
<a name="l09059"></a>09059 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__wpar__iobx.html#acb5174b0586479d690a02cd44c81193d">s</a>;
<a name="l09060"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a863dba6151684030695c84a67017b31f">09060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a863dba6151684030695c84a67017b31f">cn61xx</a>;
<a name="l09061"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a982cab78c5df907ad630db0811353265">09061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a982cab78c5df907ad630db0811353265">cn63xx</a>;
<a name="l09062"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a3c22190ef03721043614c4d71ccd79c5">09062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a3c22190ef03721043614c4d71ccd79c5">cn63xxp1</a>;
<a name="l09063"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#ae2232a89806b650c8c28099feea80cf3">09063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#ae2232a89806b650c8c28099feea80cf3">cn66xx</a>;
<a name="l09064"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a02428dfb1f39c7f4bb7131c898ec9486">09064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a02428dfb1f39c7f4bb7131c898ec9486">cn68xx</a>;
<a name="l09065"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a17623ba362ed84e4c44b79757724b2d6">09065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a17623ba362ed84e4c44b79757724b2d6">cn68xxp1</a>;
<a name="l09066"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html">09066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html">cvmx_l2c_wpar_iobx_cn70xx</a> {
<a name="l09067"></a>09067 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09068"></a>09068 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#ae95376a3ce36cd1895658d0e6b89b50d">reserved_4_63</a>                : 60;
<a name="l09069"></a>09069     uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#a700d3b677ba9ba2cf25083f1429a3d7f">mask</a>                         : 4;  <span class="comment">/**&lt; Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set</span>
<a name="l09070"></a>09070 <span class="comment">                                                         because of the L2C cripple fuses. */</span>
<a name="l09071"></a>09071 <span class="preprocessor">#else</span>
<a name="l09072"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#a700d3b677ba9ba2cf25083f1429a3d7f">09072</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#a700d3b677ba9ba2cf25083f1429a3d7f">mask</a>                         : 4;
<a name="l09073"></a><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#ae95376a3ce36cd1895658d0e6b89b50d">09073</a>     uint64_t <a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html#ae95376a3ce36cd1895658d0e6b89b50d">reserved_4_63</a>                : 60;
<a name="l09074"></a>09074 <span class="preprocessor">#endif</span>
<a name="l09075"></a>09075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__wpar__iobx.html#aac5dd69a4993479ae7638c8f50752599">cn70xx</a>;
<a name="l09076"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a7aee347403767fc3533d22c230fa817f">09076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__cn70xx.html">cvmx_l2c_wpar_iobx_cn70xx</a>      <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a7aee347403767fc3533d22c230fa817f">cn70xxp1</a>;
<a name="l09077"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a1b732cbc77f7d4b011349f1d1f29f976">09077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a1b732cbc77f7d4b011349f1d1f29f976">cn73xx</a>;
<a name="l09078"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a8bf126fdd00f4df60f6e8df17c56514f">09078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a8bf126fdd00f4df60f6e8df17c56514f">cn78xx</a>;
<a name="l09079"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#ac0b810c9a8057778703d4dd4c9f6f277">09079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#ac0b810c9a8057778703d4dd4c9f6f277">cn78xxp1</a>;
<a name="l09080"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#af906e8501e510d7ef8f09f7cd23f83be">09080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#af906e8501e510d7ef8f09f7cd23f83be">cnf71xx</a>;
<a name="l09081"></a><a class="code" href="unioncvmx__l2c__wpar__iobx.html#a72020ef0ce6943da377c53133f05cabc">09081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__iobx_1_1cvmx__l2c__wpar__iobx__s.html">cvmx_l2c_wpar_iobx_s</a>           <a class="code" href="unioncvmx__l2c__wpar__iobx.html#a72020ef0ce6943da377c53133f05cabc">cnf75xx</a>;
<a name="l09082"></a>09082 };
<a name="l09083"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad059195911d83067308fc572ef667cfe">09083</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__wpar__iobx.html" title="cvmx_l2c_wpar_iob#">cvmx_l2c_wpar_iobx</a> <a class="code" href="unioncvmx__l2c__wpar__iobx.html" title="cvmx_l2c_wpar_iob#">cvmx_l2c_wpar_iobx_t</a>;
<a name="l09084"></a>09084 <span class="comment"></span>
<a name="l09085"></a>09085 <span class="comment">/**</span>
<a name="l09086"></a>09086 <span class="comment"> * cvmx_l2c_wpar_pp#</span>
<a name="l09087"></a>09087 <span class="comment"> *</span>
<a name="l09088"></a>09088 <span class="comment"> * L2C_WPAR_PP = L2C PP way partitioning</span>
<a name="l09089"></a>09089 <span class="comment"> *</span>
<a name="l09090"></a>09090 <span class="comment"> *</span>
<a name="l09091"></a>09091 <span class="comment"> * Notes:</span>
<a name="l09092"></a>09092 <span class="comment"> * (1) The read value of MASK will include bits set because of the L2C cripple fuses.</span>
<a name="l09093"></a>09093 <span class="comment"> *</span>
<a name="l09094"></a>09094 <span class="comment"> */</span>
<a name="l09095"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html">09095</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__wpar__ppx.html" title="cvmx_l2c_wpar_pp#">cvmx_l2c_wpar_ppx</a> {
<a name="l09096"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#ac01f7e58d7352e0ca278565dcd62dc52">09096</a>     uint64_t <a class="code" href="unioncvmx__l2c__wpar__ppx.html#ac01f7e58d7352e0ca278565dcd62dc52">u64</a>;
<a name="l09097"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">09097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a> {
<a name="l09098"></a>09098 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09099"></a>09099 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a6c01fad49149adcc558c7289d2d95713">reserved_16_63</a>               : 48;
<a name="l09100"></a>09100     uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a332982bd718370a425fc2536f434177c">mask</a>                         : 16; <span class="comment">/**&lt; Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set</span>
<a name="l09101"></a>09101 <span class="comment">                                                         because of the L2C cripple fuses. */</span>
<a name="l09102"></a>09102 <span class="preprocessor">#else</span>
<a name="l09103"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a332982bd718370a425fc2536f434177c">09103</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a332982bd718370a425fc2536f434177c">mask</a>                         : 16;
<a name="l09104"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a6c01fad49149adcc558c7289d2d95713">09104</a>     uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html#a6c01fad49149adcc558c7289d2d95713">reserved_16_63</a>               : 48;
<a name="l09105"></a>09105 <span class="preprocessor">#endif</span>
<a name="l09106"></a>09106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a755584865da74b13c84151829d8c0cc4">s</a>;
<a name="l09107"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a22698552774648d77bab949299be8399">09107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a22698552774648d77bab949299be8399">cn61xx</a>;
<a name="l09108"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a01a54b7b23801a015037b537a0e30908">09108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a01a54b7b23801a015037b537a0e30908">cn63xx</a>;
<a name="l09109"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#afc302a8100d968b04f8976d97af9075a">09109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#afc302a8100d968b04f8976d97af9075a">cn63xxp1</a>;
<a name="l09110"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a0d744ccca0427038e92776f7d4ebb2c4">09110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a0d744ccca0427038e92776f7d4ebb2c4">cn66xx</a>;
<a name="l09111"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#ade6485d45a962542e95115f2d7de82b2">09111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#ade6485d45a962542e95115f2d7de82b2">cn68xx</a>;
<a name="l09112"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a9ba6ca5c4fa2dd7c7786522226e41abd">09112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a9ba6ca5c4fa2dd7c7786522226e41abd">cn68xxp1</a>;
<a name="l09113"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html">09113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html">cvmx_l2c_wpar_ppx_cn70xx</a> {
<a name="l09114"></a>09114 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09115"></a>09115 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a9fbf88ea2cf43e52e3f2b585fbce0e82">reserved_4_63</a>                : 60;
<a name="l09116"></a>09116     uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a03a8cf0afa24ea717235efab0f939f2e">mask</a>                         : 4;  <span class="comment">/**&lt; Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set</span>
<a name="l09117"></a>09117 <span class="comment">                                                         because of the L2C cripple fuses. */</span>
<a name="l09118"></a>09118 <span class="preprocessor">#else</span>
<a name="l09119"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a03a8cf0afa24ea717235efab0f939f2e">09119</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a03a8cf0afa24ea717235efab0f939f2e">mask</a>                         : 4;
<a name="l09120"></a><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a9fbf88ea2cf43e52e3f2b585fbce0e82">09120</a>     uint64_t <a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html#a9fbf88ea2cf43e52e3f2b585fbce0e82">reserved_4_63</a>                : 60;
<a name="l09121"></a>09121 <span class="preprocessor">#endif</span>
<a name="l09122"></a>09122 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__wpar__ppx.html#afcf0d01715c13e471bffd9274844d860">cn70xx</a>;
<a name="l09123"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#ad510e31f4dc3b7ec1b0fcb75874ef5dd">09123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__cn70xx.html">cvmx_l2c_wpar_ppx_cn70xx</a>       <a class="code" href="unioncvmx__l2c__wpar__ppx.html#ad510e31f4dc3b7ec1b0fcb75874ef5dd">cn70xxp1</a>;
<a name="l09124"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a3be9b48cf9bb846bdf7dad3abe95149b">09124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a3be9b48cf9bb846bdf7dad3abe95149b">cn73xx</a>;
<a name="l09125"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#afb91cd926f5b91ee01cede4ba91c0201">09125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#afb91cd926f5b91ee01cede4ba91c0201">cn78xx</a>;
<a name="l09126"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a95a2064f34d57adcc14e3a14e24d5cea">09126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a95a2064f34d57adcc14e3a14e24d5cea">cn78xxp1</a>;
<a name="l09127"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#a3752ac390a1f3dfe14cbbd15a8b2bc07">09127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#a3752ac390a1f3dfe14cbbd15a8b2bc07">cnf71xx</a>;
<a name="l09128"></a><a class="code" href="unioncvmx__l2c__wpar__ppx.html#ab7843dea34e9353e34e8ef8f718ac065">09128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__wpar__ppx_1_1cvmx__l2c__wpar__ppx__s.html">cvmx_l2c_wpar_ppx_s</a>            <a class="code" href="unioncvmx__l2c__wpar__ppx.html#ab7843dea34e9353e34e8ef8f718ac065">cnf75xx</a>;
<a name="l09129"></a>09129 };
<a name="l09130"></a><a class="code" href="cvmx-l2c-defs_8h.html#a91a8ca61b628ef6a0e0670e581b52be5">09130</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__wpar__ppx.html" title="cvmx_l2c_wpar_pp#">cvmx_l2c_wpar_ppx</a> <a class="code" href="unioncvmx__l2c__wpar__ppx.html" title="cvmx_l2c_wpar_pp#">cvmx_l2c_wpar_ppx_t</a>;
<a name="l09131"></a>09131 <span class="comment"></span>
<a name="l09132"></a>09132 <span class="comment">/**</span>
<a name="l09133"></a>09133 <span class="comment"> * cvmx_l2c_xmc#_pfc</span>
<a name="l09134"></a>09134 <span class="comment"> *</span>
<a name="l09135"></a>09135 <span class="comment"> * L2C_XMC_PFC = L2C XMC Performance Counter(s)</span>
<a name="l09136"></a>09136 <span class="comment"> *</span>
<a name="l09137"></a>09137 <span class="comment"> */</span>
<a name="l09138"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html">09138</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmcx__pfc.html" title="cvmx_l2c_xmc::_pfc">cvmx_l2c_xmcx_pfc</a> {
<a name="l09139"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ac054372452d16f798466d9fa986076b5">09139</a>     uint64_t <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ac054372452d16f798466d9fa986076b5">u64</a>;
<a name="l09140"></a><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">09140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a> {
<a name="l09141"></a>09141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09142"></a>09142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html#ad5d49858042b6cf417e485b2b96964d9">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l09143"></a>09143 <span class="preprocessor">#else</span>
<a name="l09144"></a><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html#ad5d49858042b6cf417e485b2b96964d9">09144</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html#ad5d49858042b6cf417e485b2b96964d9">count</a>                        : 64;
<a name="l09145"></a>09145 <span class="preprocessor">#endif</span>
<a name="l09146"></a>09146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a503dfd0c17db898d702d9b71a3218a6a">s</a>;
<a name="l09147"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#adfffe7407943f16f284d596cb635f1d3">09147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#adfffe7407943f16f284d596cb635f1d3">cn61xx</a>;
<a name="l09148"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a6b727e7fb8a274328ec2363bc5f2363c">09148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a6b727e7fb8a274328ec2363bc5f2363c">cn63xx</a>;
<a name="l09149"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a42a6189d8268716d97fd3b65f99ac679">09149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a42a6189d8268716d97fd3b65f99ac679">cn63xxp1</a>;
<a name="l09150"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a5da44cf1696743d75c5fe1f719bf1d29">09150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a5da44cf1696743d75c5fe1f719bf1d29">cn66xx</a>;
<a name="l09151"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ae488f3b444901704884034c4ff76ae21">09151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ae488f3b444901704884034c4ff76ae21">cn68xx</a>;
<a name="l09152"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a8298c82882b2453fe2a2f3590818a71a">09152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a8298c82882b2453fe2a2f3590818a71a">cn68xxp1</a>;
<a name="l09153"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a1e7f3e7539433f2a974209daeeb399f9">09153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a1e7f3e7539433f2a974209daeeb399f9">cn70xx</a>;
<a name="l09154"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a51aaba8330cf61a0aa40f119680402ea">09154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a51aaba8330cf61a0aa40f119680402ea">cn70xxp1</a>;
<a name="l09155"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a3255270449bc9565e3d3d50d873683a7">09155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a3255270449bc9565e3d3d50d873683a7">cn73xx</a>;
<a name="l09156"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a911d6a122b2c3cf652404aff886da328">09156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#a911d6a122b2c3cf652404aff886da328">cn78xx</a>;
<a name="l09157"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ad8b59003b771631466f5fa5f353e79ed">09157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ad8b59003b771631466f5fa5f353e79ed">cn78xxp1</a>;
<a name="l09158"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#adafa4de125e4bbbab430f46112068da3">09158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#adafa4de125e4bbbab430f46112068da3">cnf71xx</a>;
<a name="l09159"></a><a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ad13f3387bb06aec1b50de7d37dc50bc7">09159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmcx__pfc_1_1cvmx__l2c__xmcx__pfc__s.html">cvmx_l2c_xmcx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmcx__pfc.html#ad13f3387bb06aec1b50de7d37dc50bc7">cnf75xx</a>;
<a name="l09160"></a>09160 };
<a name="l09161"></a><a class="code" href="cvmx-l2c-defs_8h.html#ad214c7afc0990b317ff0337c314895dd">09161</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmcx__pfc.html" title="cvmx_l2c_xmc::_pfc">cvmx_l2c_xmcx_pfc</a> <a class="code" href="unioncvmx__l2c__xmcx__pfc.html" title="cvmx_l2c_xmc::_pfc">cvmx_l2c_xmcx_pfc_t</a>;
<a name="l09162"></a>09162 <span class="comment"></span>
<a name="l09163"></a>09163 <span class="comment">/**</span>
<a name="l09164"></a>09164 <span class="comment"> * cvmx_l2c_xmc_cmd</span>
<a name="l09165"></a>09165 <span class="comment"> *</span>
<a name="l09166"></a>09166 <span class="comment"> * Note the following:</span>
<a name="l09167"></a>09167 <span class="comment"> * The ADD bus command chosen must not be a IOB-destined command or operation is UNDEFINED.</span>
<a name="l09168"></a>09168 <span class="comment"> *</span>
<a name="l09169"></a>09169 <span class="comment"> * The ADD bus command will have SID forced to IOB, DID forced to L2C, no virtualization checks</span>
<a name="l09170"></a>09170 <span class="comment"> * performed (always pass), and xmdmsk forced to 0. Note that this implies that commands that</span>
<a name="l09171"></a>09171 <span class="comment"> * REQUIRE a STORE cycle (STP, STC, SAA, FAA, FAS) should not be used or the results are</span>
<a name="l09172"></a>09172 <span class="comment"> * unpredictable. The sid = IOB means that the way partitioning used for the command is</span>
<a name="l09173"></a>09173 <span class="comment"> * L2C_WPAR_IOB(). Neither L2C_QOS_IOB() nor L2C_QOS_PP() are used for these</span>
<a name="l09174"></a>09174 <span class="comment"> * commands.</span>
<a name="l09175"></a>09175 <span class="comment"> *</span>
<a name="l09176"></a>09176 <span class="comment"> * Any FILL responses generated by the ADD bus command are ignored. Generated STINs, however,</span>
<a name="l09177"></a>09177 <span class="comment"> * will correctly invalidate the required cores.</span>
<a name="l09178"></a>09178 <span class="comment"> *</span>
<a name="l09179"></a>09179 <span class="comment"> * A write that arrives while [INUSE] is set will block until [INUSE] clears. This</span>
<a name="l09180"></a>09180 <span class="comment"> * gives software two options when needing to issue a stream of write operations to L2C_XMC_CMD:</span>
<a name="l09181"></a>09181 <span class="comment"> * polling on [INUSE], or allowing hardware to handle the interlock -- at the expense of</span>
<a name="l09182"></a>09182 <span class="comment"> * locking up the RSL bus for potentially tens of cycles at a time while waiting for an available</span>
<a name="l09183"></a>09183 <span class="comment"> * LFB/VAB entry. Note that when [INUSE] clears, the only ordering it implies is that</span>
<a name="l09184"></a>09184 <span class="comment"> * software can send another ADD bus command. Subsequent commands may complete out of order</span>
<a name="l09185"></a>09185 <span class="comment"> * relative to earlier commands.</span>
<a name="l09186"></a>09186 <span class="comment"> *</span>
<a name="l09187"></a>09187 <span class="comment"> * The address written to L2C_XMC_CMD is a physical address. L2C performs hole removal and index</span>
<a name="l09188"></a>09188 <span class="comment"> * aliasing (if enabled) on the written address and uses that for the command. This hole</span>
<a name="l09189"></a>09189 <span class="comment"> * removed/index aliased address is what is returned on a read of the L2C_XMC_CMD register.</span>
<a name="l09190"></a>09190 <span class="comment"> */</span>
<a name="l09191"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html">09191</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmc__cmd.html" title="cvmx_l2c_xmc_cmd">cvmx_l2c_xmc_cmd</a> {
<a name="l09192"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a4bce59f40a513d2084fea64d2ecb94a1">09192</a>     uint64_t <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a4bce59f40a513d2084fea64d2ecb94a1">u64</a>;
<a name="l09193"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html">09193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html">cvmx_l2c_xmc_cmd_s</a> {
<a name="l09194"></a>09194 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09195"></a>09195 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#ac0055466c4b0d3174a25fefac73dba8d">inuse</a>                        : 1;  <span class="comment">/**&lt; Set to 1 by hardware upon receiving a write; cleared when command has issued (not</span>
<a name="l09196"></a>09196 <span class="comment">                                                         necessarily completed, but ordered relative to other traffic) and hardware can accept</span>
<a name="l09197"></a>09197 <span class="comment">                                                         another command. */</span>
<a name="l09198"></a>09198     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a02788dd4dbd0b0918971dfbffa2ee538">reserved_47_62</a>               : 16;
<a name="l09199"></a>09199     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a1ca30073dfaee356e9a1cd628416fffc">qos</a>                          : 3;  <span class="comment">/**&lt; QOS level to use for simulated ADD bus request. */</span>
<a name="l09200"></a>09200     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a278e52f6bd24b57e9a8c10b98e6cde41">node</a>                         : 4;  <span class="comment">/**&lt; Ignored because CCPI is not present. Will return the value written, but the</span>
<a name="l09201"></a>09201 <span class="comment">                                                         simulated ADD bus request will use a node of 0. */</span>
<a name="l09202"></a>09202     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a747c05eaa64bb014bba489cb271e8398">addr</a>                         : 40; <span class="comment">/**&lt; Address to use for simulated ADD bus request. (The address written to L2C_XMC_CMD is a</span>
<a name="l09203"></a>09203 <span class="comment">                                                         physical address. L2C performs hole removal and index aliasing (if enabled) on the written</span>
<a name="l09204"></a>09204 <span class="comment">                                                         address and uses that for the command. This hole-removed/index-aliased address is what is</span>
<a name="l09205"></a>09205 <span class="comment">                                                         returned on a read of L2C_XMC_CMD.) */</span>
<a name="l09206"></a>09206 <span class="preprocessor">#else</span>
<a name="l09207"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a747c05eaa64bb014bba489cb271e8398">09207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a747c05eaa64bb014bba489cb271e8398">addr</a>                         : 40;
<a name="l09208"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a278e52f6bd24b57e9a8c10b98e6cde41">09208</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a278e52f6bd24b57e9a8c10b98e6cde41">node</a>                         : 4;
<a name="l09209"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a1ca30073dfaee356e9a1cd628416fffc">09209</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a1ca30073dfaee356e9a1cd628416fffc">qos</a>                          : 3;
<a name="l09210"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a02788dd4dbd0b0918971dfbffa2ee538">09210</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#a02788dd4dbd0b0918971dfbffa2ee538">reserved_47_62</a>               : 16;
<a name="l09211"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#ac0055466c4b0d3174a25fefac73dba8d">09211</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__s.html#ac0055466c4b0d3174a25fefac73dba8d">inuse</a>                        : 1;
<a name="l09212"></a>09212 <span class="preprocessor">#endif</span>
<a name="l09213"></a>09213 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a0fe4be5b9404918f6ac9275e38ded912">s</a>;
<a name="l09214"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">09214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a> {
<a name="l09215"></a>09215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09216"></a>09216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#ae933a2abe673d81f71324664ae409c94">inuse</a>                        : 1;  <span class="comment">/**&lt; Set to 1 by HW upon receiving a write, cleared when</span>
<a name="l09217"></a>09217 <span class="comment">                                                         command has issued (not necessarily completed, but</span>
<a name="l09218"></a>09218 <span class="comment">                                                         ordered relative to other traffic) and HW can accept</span>
<a name="l09219"></a>09219 <span class="comment">                                                         another command. */</span>
<a name="l09220"></a>09220     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a806cb6fc1313737cf02a1c3946f414fd">cmd</a>                          : 6;  <span class="comment">/**&lt; Command to use for simulated XMC request</span>
<a name="l09221"></a>09221 <span class="comment">                                                         a new request can be accepted */</span>
<a name="l09222"></a>09222     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a2356ea0861c07b9438559b3b305ac148">reserved_38_56</a>               : 19;
<a name="l09223"></a>09223     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#aaecb9a3e46065369d3416df3f5184c82">addr</a>                         : 38; <span class="comment">/**&lt; Address to use for simulated XMC request (see Note 6) */</span>
<a name="l09224"></a>09224 <span class="preprocessor">#else</span>
<a name="l09225"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#aaecb9a3e46065369d3416df3f5184c82">09225</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#aaecb9a3e46065369d3416df3f5184c82">addr</a>                         : 38;
<a name="l09226"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a2356ea0861c07b9438559b3b305ac148">09226</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a2356ea0861c07b9438559b3b305ac148">reserved_38_56</a>               : 19;
<a name="l09227"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a806cb6fc1313737cf02a1c3946f414fd">09227</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#a806cb6fc1313737cf02a1c3946f414fd">cmd</a>                          : 6;
<a name="l09228"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#ae933a2abe673d81f71324664ae409c94">09228</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html#ae933a2abe673d81f71324664ae409c94">inuse</a>                        : 1;
<a name="l09229"></a>09229 <span class="preprocessor">#endif</span>
<a name="l09230"></a>09230 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a8317a658427a6055d97cd22d1a4314cb">cn61xx</a>;
<a name="l09231"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#ab1155adbbb670595ca3b5e24e498190b">09231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#ab1155adbbb670595ca3b5e24e498190b">cn63xx</a>;
<a name="l09232"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a6545ce0e42f849c76812c902c24160db">09232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a6545ce0e42f849c76812c902c24160db">cn63xxp1</a>;
<a name="l09233"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#ac495603bdffd5c47539965733f781dc0">09233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#ac495603bdffd5c47539965733f781dc0">cn66xx</a>;
<a name="l09234"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a296341e06eb7c1cd6238ea9382b6fc3e">09234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a296341e06eb7c1cd6238ea9382b6fc3e">cn68xx</a>;
<a name="l09235"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a20f29d2a9068e899342969a72eed510c">09235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a20f29d2a9068e899342969a72eed510c">cn68xxp1</a>;
<a name="l09236"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">09236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a> {
<a name="l09237"></a>09237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09238"></a>09238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac5f9902fb96df072f20fd76b7b1435ab">inuse</a>                        : 1;  <span class="comment">/**&lt; Set to 1 by hardware upon receiving a write; cleared when command has issued (not</span>
<a name="l09239"></a>09239 <span class="comment">                                                         necessarily completed, but ordered relative to other traffic) and hardware can accept</span>
<a name="l09240"></a>09240 <span class="comment">                                                         another command. */</span>
<a name="l09241"></a>09241     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ad1af707eff291de6ddf6602aaa50eda8">cmd</a>                          : 7;  <span class="comment">/**&lt; Command to use for simulated ADD bus request. A new request can be accepted. */</span>
<a name="l09242"></a>09242     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a258b5362b1e187d984232137b789d999">reserved_47_55</a>               : 9;
<a name="l09243"></a>09243     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a3ae39079b65993ca4b65ccf14a525aa9">qos</a>                          : 3;  <span class="comment">/**&lt; QOS level to use for simulated ADD bus request. */</span>
<a name="l09244"></a>09244     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a8a0678d2247c4a35831ea11a7ba52359">node</a>                         : 4;  <span class="comment">/**&lt; Must be zero. */</span>
<a name="l09245"></a>09245     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac9ca9895fc02d827d8190703230e9a0c">addr</a>                         : 40; <span class="comment">/**&lt; Address to use for simulated ADD bus request. (The address written to L2C_XMC_CMD is a</span>
<a name="l09246"></a>09246 <span class="comment">                                                         physical address. L2C performs hole removal and index aliasing (if enabled) on the written</span>
<a name="l09247"></a>09247 <span class="comment">                                                         address and uses that for the command. This hole-removed/index-aliased address is what is</span>
<a name="l09248"></a>09248 <span class="comment">                                                         returned on a read of L2C_XMC_CMD.) */</span>
<a name="l09249"></a>09249 <span class="preprocessor">#else</span>
<a name="l09250"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac9ca9895fc02d827d8190703230e9a0c">09250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac9ca9895fc02d827d8190703230e9a0c">addr</a>                         : 40;
<a name="l09251"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a8a0678d2247c4a35831ea11a7ba52359">09251</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a8a0678d2247c4a35831ea11a7ba52359">node</a>                         : 4;
<a name="l09252"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a3ae39079b65993ca4b65ccf14a525aa9">09252</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a3ae39079b65993ca4b65ccf14a525aa9">qos</a>                          : 3;
<a name="l09253"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a258b5362b1e187d984232137b789d999">09253</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#a258b5362b1e187d984232137b789d999">reserved_47_55</a>               : 9;
<a name="l09254"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ad1af707eff291de6ddf6602aaa50eda8">09254</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ad1af707eff291de6ddf6602aaa50eda8">cmd</a>                          : 7;
<a name="l09255"></a><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac5f9902fb96df072f20fd76b7b1435ab">09255</a>     uint64_t <a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html#ac5f9902fb96df072f20fd76b7b1435ab">inuse</a>                        : 1;
<a name="l09256"></a>09256 <span class="preprocessor">#endif</span>
<a name="l09257"></a>09257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__xmc__cmd.html#aea7c75633e49612cd4d7ab3c499cd591">cn70xx</a>;
<a name="l09258"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#af9e027cf99bca6fd7b28bdcacdd38c20">09258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#af9e027cf99bca6fd7b28bdcacdd38c20">cn70xxp1</a>;
<a name="l09259"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a4ec9eab6c81bf4112aa12af1e7d2dba5">09259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a4ec9eab6c81bf4112aa12af1e7d2dba5">cn73xx</a>;
<a name="l09260"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#a765d31b34a5078e8cffc17ebd22a2511">09260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#a765d31b34a5078e8cffc17ebd22a2511">cn78xx</a>;
<a name="l09261"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#ae45475afe83c1357a298d0f8c8b5895c">09261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#ae45475afe83c1357a298d0f8c8b5895c">cn78xxp1</a>;
<a name="l09262"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#aa319d7a44eaa69619e4ccfc61309710d">09262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn61xx.html">cvmx_l2c_xmc_cmd_cn61xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#aa319d7a44eaa69619e4ccfc61309710d">cnf71xx</a>;
<a name="l09263"></a><a class="code" href="unioncvmx__l2c__xmc__cmd.html#ad0e705160abeddb9c679b773fe4aeb9d">09263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmc__cmd_1_1cvmx__l2c__xmc__cmd__cn70xx.html">cvmx_l2c_xmc_cmd_cn70xx</a>        <a class="code" href="unioncvmx__l2c__xmc__cmd.html#ad0e705160abeddb9c679b773fe4aeb9d">cnf75xx</a>;
<a name="l09264"></a>09264 };
<a name="l09265"></a><a class="code" href="cvmx-l2c-defs_8h.html#a6cf55ba97b4c244ec63cfee972d6bef1">09265</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmc__cmd.html" title="cvmx_l2c_xmc_cmd">cvmx_l2c_xmc_cmd</a> <a class="code" href="unioncvmx__l2c__xmc__cmd.html" title="cvmx_l2c_xmc_cmd">cvmx_l2c_xmc_cmd_t</a>;
<a name="l09266"></a>09266 <span class="comment"></span>
<a name="l09267"></a>09267 <span class="comment">/**</span>
<a name="l09268"></a>09268 <span class="comment"> * cvmx_l2c_xmd#_pfc</span>
<a name="l09269"></a>09269 <span class="comment"> *</span>
<a name="l09270"></a>09270 <span class="comment"> * L2C_XMD_PFC = L2C XMD Performance Counter(s)</span>
<a name="l09271"></a>09271 <span class="comment"> *</span>
<a name="l09272"></a>09272 <span class="comment"> */</span>
<a name="l09273"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html">09273</a> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmdx__pfc.html" title="cvmx_l2c_xmd::_pfc">cvmx_l2c_xmdx_pfc</a> {
<a name="l09274"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a6802bda77345d12c5207352e1cd6fbca">09274</a>     uint64_t <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a6802bda77345d12c5207352e1cd6fbca">u64</a>;
<a name="l09275"></a><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">09275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a> {
<a name="l09276"></a>09276 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09277"></a>09277 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html#a779bb819f6ce70757a78a8c943260115">count</a>                        : 64; <span class="comment">/**&lt; Current counter value */</span>
<a name="l09278"></a>09278 <span class="preprocessor">#else</span>
<a name="l09279"></a><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html#a779bb819f6ce70757a78a8c943260115">09279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html#a779bb819f6ce70757a78a8c943260115">count</a>                        : 64;
<a name="l09280"></a>09280 <span class="preprocessor">#endif</span>
<a name="l09281"></a>09281 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a6091f81b5194353a6c9c08818df55527">s</a>;
<a name="l09282"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#af00b1b67406651efc57c0b44ac6a5f53">09282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#af00b1b67406651efc57c0b44ac6a5f53">cn61xx</a>;
<a name="l09283"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a49c9ae1fcfa4099dcfc2a0f9eec5878e">09283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a49c9ae1fcfa4099dcfc2a0f9eec5878e">cn63xx</a>;
<a name="l09284"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a4570a26d5dcc69c2fb19019a6cb11111">09284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a4570a26d5dcc69c2fb19019a6cb11111">cn63xxp1</a>;
<a name="l09285"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#aebba6e537862051fc2e2d3bfa464b21f">09285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#aebba6e537862051fc2e2d3bfa464b21f">cn66xx</a>;
<a name="l09286"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a6b0918f652630bbb90af18ff26f19ba5">09286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a6b0918f652630bbb90af18ff26f19ba5">cn68xx</a>;
<a name="l09287"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a44174fc9220f72114c9d4477045db646">09287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a44174fc9220f72114c9d4477045db646">cn68xxp1</a>;
<a name="l09288"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#afa6282b2ca931188e792ff2ab10b5daf">09288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#afa6282b2ca931188e792ff2ab10b5daf">cn70xx</a>;
<a name="l09289"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a24dfe32df639fdb73444649267dd15f1">09289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a24dfe32df639fdb73444649267dd15f1">cn70xxp1</a>;
<a name="l09290"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#ad7ddfdbbaedeff4a8825406579c36f89">09290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#ad7ddfdbbaedeff4a8825406579c36f89">cn73xx</a>;
<a name="l09291"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a7695db70021208ad571dbc412e4e1d74">09291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a7695db70021208ad571dbc412e4e1d74">cn78xx</a>;
<a name="l09292"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a41455396bc54dfc7e4eaa6fd8436f7e9">09292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a41455396bc54dfc7e4eaa6fd8436f7e9">cn78xxp1</a>;
<a name="l09293"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#aecf32719eabcdca4fbb337eee847d8f5">09293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#aecf32719eabcdca4fbb337eee847d8f5">cnf71xx</a>;
<a name="l09294"></a><a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a24eaf6f52b315c3a72620acb7849ea08">09294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__l2c__xmdx__pfc_1_1cvmx__l2c__xmdx__pfc__s.html">cvmx_l2c_xmdx_pfc_s</a>            <a class="code" href="unioncvmx__l2c__xmdx__pfc.html#a24eaf6f52b315c3a72620acb7849ea08">cnf75xx</a>;
<a name="l09295"></a>09295 };
<a name="l09296"></a><a class="code" href="cvmx-l2c-defs_8h.html#a7f10cf28157269703f33236df3b01d07">09296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__l2c__xmdx__pfc.html" title="cvmx_l2c_xmd::_pfc">cvmx_l2c_xmdx_pfc</a> <a class="code" href="unioncvmx__l2c__xmdx__pfc.html" title="cvmx_l2c_xmd::_pfc">cvmx_l2c_xmdx_pfc_t</a>;
<a name="l09297"></a>09297 
<a name="l09298"></a>09298 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
