// Seed: 3021734190
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri   id_2
    , id_5,
    input wand  id_3
);
  assign id_5 = id_0;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_1 (
    input wand id_0
);
  always #1 begin : LABEL_0
    id_2 <= id_0 | 1;
  end
  always begin : LABEL_0$display
    ;
  end
  assign id_3 = id_3;
  task id_4;
    #1 begin : LABEL_0
      id_3 = 1 <-> 1;
    end
  endtask
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1
);
  wire id_3;
  logic [7:0] id_4;
  assign id_0 = 1;
  assign id_4[1] = id_3;
endmodule
