// Seed: 2835396513
module module_0;
  assign id_1 = -1;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wand  id_5
);
  parameter id_7 = -1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output tri0 id_1,
    inout supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input supply0 id_7
);
  id_9 :
  assert property (@(posedge id_5 or id_6 - id_0 + 1) 1'b0) id_2 = id_0;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
