$date
	Tue Sep  4 09:37:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fadder_tb $end
$var wire 1 ! t_C $end
$var wire 1 " t_S $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_c $end
$scope module my_fadder $end
$var wire 1 ! C $end
$var wire 1 " S $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1(
#10
0%
0(
1$
1'
#15
1!
0"
1%
1(
#20
0!
1"
0%
0(
0$
0'
1#
1&
#25
1!
0"
1%
1(
#30
0%
0(
1$
1'
#35
1"
1%
1(
#40
0!
0"
0%
0(
0$
0'
0#
0&
