$date
	Tue Mar 18 21:08:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! v $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2000
1$
#4000
0$
1#
#6000
1!
1$
#8000
0!
0$
0#
1"
#10000
1!
1$
#12000
0$
1#
#14000
1$
#16000
0!
0$
0#
0"
