#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 23 18:51:03 2025
# Process ID: 13796
# Current directory: C:/Users/kevin/DSProject_Final/3_System_Integration/conv_system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33612 C:\Users\kevin\DSProject_Final\3_System_Integration\conv_system\conv_system.xpr
# Log file: C:/Users/kevin/DSProject_Final/3_System_Integration/conv_system/vivado.log
# Journal file: C:/Users/kevin/DSProject_Final/3_System_Integration/conv_system\vivado.jou
# Running On: Ranger, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 25095 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kevin/DSProject_Final/3_System_Integration/conv_system/conv_system.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/kevin/DSProject_Final/2_AXI-Lite_Integration_for_Convolution_Module/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/kevin/DSProject_Final/2_AXI-Lite_Integration_for_Convolution_Module/ip_repo [current_project]
update_ip_catalog
open_bd_design {C:/Users/kevin/DSProject_Final/3_System_Integration/conv_system/conv_system.srcs/sources_1/bd/conv_system/conv_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:conv_v1_0:1.0 conv_v1_0_0
endgroup
set_property location {7 2282 496} [get_bd_cells conv_v1_0_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_v1_0_0/s00_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_v1_0_0/s00_axi]
set_property location {6 1969 649} [get_bd_cells axi_bram_ctrl_0_bram]
undo
set_property location {7 2263 454} [get_bd_cells conv_v1_0_0]
set_property location {6 1936 283} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {6 1936 407} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {6 1936 654} [get_bd_cells axi_bram_ctrl_1_bram]
set_property location {6 1934 274} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {6 1960 468} [get_bd_cells conv_v1_0_0]
set_property location {6.5 2267 428} [get_bd_cells conv_v1_0_0]
set_property location {7 2256 495} [get_bd_cells conv_v1_0_0]
set_property location {6 1932 723} [get_bd_cells axi_bram_ctrl_1_bram]
set_property location {6 1940 590} [get_bd_cells conv_v1_0_0]
connect_bd_net [get_bd_pins conv_v1_0_0/bram0_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
set_property location {6.5 2208 262} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {7 2179 844} [get_bd_cells axi_bram_ctrl_1_bram]
set_property location {7 2199 568} [get_bd_cells conv_v1_0_0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/doutb] [get_bd_pins conv_v1_0_0/bram0_dout]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/enb] [get_bd_pins conv_v1_0_0/bram0_en]
connect_bd_net [get_bd_pins conv_v1_0_0/bram1_addr] [get_bd_pins axi_bram_ctrl_1_bram/addrb]
connect_bd_net [get_bd_pins conv_v1_0_0/bram1_din] [get_bd_pins axi_bram_ctrl_1_bram/dinb]
connect_bd_net [get_bd_pins conv_v1_0_0/bram1_we] [get_bd_pins axi_bram_ctrl_1_bram/web]
validate_bd_design
validate_bd_design -force
save_bd_design
