# do {test_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/ten_gig_eth_pcs_pma_v6_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap ten_gig_eth_pcs_pma_v6_0_14 modelsim_lib/msim/ten_gig_eth_pcs_pma_v6_0_14 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:53:57 on Sep 15,2021
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../net_test.srcs/sources_1/ip/clk_wiz_0" ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_efdb_0_xmac_0_core.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_sync_resetn.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_block.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.v 
# -- Compiling module bd_efdb_0_xmac_0_sync_resetn
# -- Compiling module bd_efdb_0_xmac_0_block
# -- Compiling module bd_efdb_0_xmac_0
# 
# Top level modules:
# 	bd_efdb_0_xmac_0_sync_resetn
# 	bd_efdb_0_xmac_0
# End time: 20:53:58 on Sep 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:53:58 on Sep 15,2021
# vlog -64 -incr -work ten_gig_eth_pcs_pma_v6_0_14 "+incdir+../../../../net_test.srcs/sources_1/ip/clk_wiz_0" ../../../../net_test.ip_user_files/ipstatic/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v 
# 
# Top level modules:
# End time: 20:53:59 on Sep 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:53:59 on Sep 15,2021
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../net_test.srcs/sources_1/ip/clk_wiz_0" ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_10gbaser_gt.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_gt.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_2/sim/bd_efdb_0_prtad_driver_0.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_3/sim/bd_efdb_0_dcm_locked_driver_0.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_4/sim/bd_efdb_0_pma_pmd_type_driver_0.v ../../../../net_test.ip_user_files/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v ../../../../net_test.ip_user_files/ip/vio_cfg/sim/vio_cfg.v ../../../../net_test.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../net_test.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_block.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_ram.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clock_and_reset.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clocking_wrapper.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_support.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v ../../../../net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_xgmac_fifo.v ../../../../net_test.srcs/sources_1/new/eth_ctrl.v ../../../../net_test.srcs/sources_1/new/eth_fsm.v ../../../../../../DESIGN/SRC/BASE/sig_pulse.v ../../../../../../DESIGN/SRC/SIM/sim_clk_rst.v ../../../../net_test.srcs/sources_1/new/test_axis_data_gen.v ../../../../net_test.srcs/sources_1/new/test_axis_rx_gen.v ../../../../net_test.srcs/sources_1/new/test_axis_tx_gen.v ../../../../net_test.srcs/sources_1/new/test_cfg.v ../../../../net_test.srcs/sources_1/new/top.v 
# -- Compiling module bd_efdb_0_xpcs_0_gtwizard_10gbaser_GT
# -- Compiling module bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_GT
# -- Compiling module bd_efdb_0_xpcs_0_ff_synchronizer_rst
# -- Compiling module bd_efdb_0_xpcs_0_ff_synchronizer
# -- Compiling module bd_efdb_0_xpcs_0_local_clock_and_reset
# -- Compiling module bd_efdb_0_xpcs_0_sim_speedup_controller
# -- Compiling module bd_efdb_0_xpcs_0_cable_pull_logic
# -- Compiling module bd_efdb_0_xpcs_0_block
# -- Compiling module bd_efdb_0_xpcs_0
# -- Compiling module bd_efdb_0_prtad_driver_0
# -- Compiling module bd_efdb_0_dcm_locked_driver_0
# -- Compiling module bd_efdb_0_pma_pmd_type_driver_0
# -- Compiling module axi_10g_ethernet_0
# -- Compiling module vio_cfg
# -- Compiling module clk_wiz_0_clk_wiz
# -- Compiling module clk_wiz_0
# -- Compiling module axi_10g_ethernet_0_axi_fifo
# -- Compiling module axi_10g_ethernet_0_ff_synchronizer_rst2
# -- Compiling module axi_10g_ethernet_0_fifo_block
# -- Compiling module axi_10g_ethernet_0_fifo_ram
# -- Compiling module axi_10g_ethernet_0_gt_common
# -- Compiling module axi_10g_ethernet_0_shared_clock_and_reset
# -- Compiling module axi_10g_ethernet_0_shared_clocking_wrapper
# -- Compiling module axi_10g_ethernet_0_support
# -- Compiling module axi_10g_ethernet_0_sync_block
# -- Compiling module axi_10g_ethernet_0_sync_reset
# -- Compiling module axi_10g_ethernet_0_xgmac_fifo
# -- Compiling module eth_ctrl
# -- Compiling module eth_fsm
# -- Compiling module sig_pulse
# -- Compiling module sim_clk_rst
# -- Compiling module test_axis_data_gen
# -- Compiling module test_axis_rx_gen
# -- Compiling module test_axis_tx_gen
# -- Compiling module test_cfg
# -- Compiling module top
# 
# Top level modules:
# 	bd_efdb_0_xpcs_0
# 	bd_efdb_0_prtad_driver_0
# 	bd_efdb_0_dcm_locked_driver_0
# 	bd_efdb_0_pma_pmd_type_driver_0
# 	axi_10g_ethernet_0_fifo_block
# 	eth_ctrl
# 	sim_clk_rst
# 	top
# End time: 20:53:59 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:54:00 on Sep 15,2021
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../net_test.srcs/sources_1/ip/clk_wiz_0" ../../../../net_test.srcs/sources_1/new/eth_cfg.v ../../../../net_test.srcs/sources_1/new/eth_wrap.v ../../../../net_test.srcs/sim_1/new/test_top.sv 
# -- Compiling module eth_cfg
# -- Compiling module eth_wrap
# -- Compiling module test_top
# 
# Top level modules:
# 	eth_cfg
# 	eth_wrap
# 	test_top
# End time: 20:54:01 on Sep 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:54:01 on Sep 15,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:54:01 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
