{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Part 2: onnx2versal\n",
    "\n",
    "**This notebook contains only CLI commands and their outputs. Recommend running outside of notebook.**\n",
    "\n",
    "Requirements:\n",
    "* Vitis Software Platform 2022.2\n",
    "* xilinx-versal-common image\n",
    "* X86 XRT (only for software system emulation)\n",
    "* Python 3\n",
    "\n",
    "Inputs:\n",
    "* Onnx model\n",
    "* Data .npy file, assumes first dimension is batch\n",
    "\n",
    "Outputs:\n",
    "* Quantized ONNX model\n",
    "* AIE project files"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generate quantized ONNX model\n",
    "Quantizing the model improves performance at very slight expense of accuracy. Run the following to quantize the onnx model using ORT quantization pipeline. Ensure DATA_NPY_PATH contains input data of the correct data type. For more details see https://onnxruntime.ai/docs/performance/model-optimizations/quantization.html."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:root:Please use QuantFormat.QDQ for activation type QInt8 and weight type QInt8. Or it will lead to bad performance on x64.\n",
      "Calibrated and quantized model saved.\n",
      "../models/hls4ml_jettag_infer.onnx took: 59.69ms\n",
      "../models/hls4ml_jettag_int8.onnx took: 111.68ms\n",
      "Matched elements: 14397 / 830000 (1.7345783132530121%)\n",
      "Max absolute difference: 0.6150588989257812\n",
      "Max relative difference: 13.653030395507812\n",
      "\n",
      "Running argmax on last dim...\n",
      "Matched elements: 158786 / 166000 (95.65421686746988%)\n"
     ]
    }
   ],
   "source": [
    "ONNX_PATH = \"../models/hls4ml_jettag.onnx\"\n",
    "ONNX_INFER_PATH = \"../models/hls4ml_jettag_infer.onnx\"\n",
    "DATA_NPY_PATH = \"../data/hls4ml_jettag/X_test.npy\"\n",
    "\n",
    "! python -m onnxruntime.quantization.preprocess --input {ONNX_PATH} --output {ONNX_INFER_PATH}\n",
    "! python quantize_onnx.py {ONNX_INFER_PATH} {QUANTIZED_ONNX_PATH} {DATA_NPY_PATH}"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generate AIE files"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Saving tensor of shape (1, 16) into ../data/fc1_input.txt\n",
      "WARNING: fusing MatMul+Add+Relu\n",
      "Saving tensor of shape (1, 16) into ../data/k0gemm_in_shape1x16.txt\n",
      "Saving tensor of shape (1, 64) into ../data/k0gemm_goldenout_shape1x64.txt\n",
      "WARNING: fusing MatMul+Add+Relu\n",
      "Saving tensor of shape (1, 64) into ../data/k3gemm_in_shape1x64.txt\n",
      "Saving tensor of shape (1, 32) into ../data/k3gemm_goldenout_shape1x32.txt\n",
      "WARNING: fusing MatMul+Add+Relu\n",
      "Saving tensor of shape (1, 32) into ../data/k6gemm_in_shape1x32.txt\n",
      "Saving tensor of shape (1, 32) into ../data/k6gemm_goldenout_shape1x32.txt\n",
      "Padding Gemm tw (32, 5) to (32, 8)\n",
      "Padding Gemm tbias (5,) to (8,)\n",
      "Saving tensor of shape (1, 32) into ../data/k9gemm_in_shape1x32.txt\n",
      "Padding to write (5,) to (6,)\n",
      "Saving tensor of shape (6,) into ../data/k9gemm_goldenout_shape1x5.txt\n",
      "Padding SoftmaxOp tin (1, 5) to (1, 8)\n",
      "Saving tensor of shape (1, 8) into ../data/k11softmax_in_shape1x8.txt\n",
      "Padding to write (5,) to (6,)\n",
      "Saving tensor of shape (6,) into ../data/k11softmax_goldenout_shape1x5.txt\n",
      "Disabled input padding for k0gemm, may result in choosing scalar op instead of vector.\n",
      "Disabled output padding for k11softmax, may result in choosing scalar op instead of vector.\n",
      "Saving tensor of shape (166000, 16) into ../data/fc1_input_host.txt\n",
      "Saving tensor of shape (166000, 5) into ../data/k11softmax_goldenout_host.txt\n"
     ]
    }
   ],
   "source": [
    "! python generate.py {ONNX_PATH} {DATA_NPY_PATH}"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verify functionality, simulator profiling\n",
    "\n",
    "The following commands require Vitis installation (aiecompiler, v++, QEMU). Type `make help` to see options. Make recipes can be executed separately, e.g. `TARGET=sw_emu GRAPH=hls4ml_jettag make graph`. The following commands chain the recipes."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "For float32 "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ONNX_PATH = \"../models/hls4ml_jettag.onnx\"\n",
    "MODEL_NAME = \"hls4ml_jettag\""
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "For int8"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ONNX_PATH = \"../models/hls4ml_jettag_int8.onnx\"\n",
    "MODEL_NAME = \"hls4ml_jettag_int8\""
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Functional test\n",
    "Compiles kernels as pthreads, runs graph on x86simulator."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Aiecompiler:    /tools/Xilinx/Vitis/2022.2/aietools/bin/aiecompiler\n",
      "Vivado:         /tools/Xilinx/Vivado/2022.2/bin/vivado\n",
      "Vitis:          /tools/Xilinx/Vitis/2022.2/bin/vitis\n",
      "Vitis HLS:      /tools/Xilinx/Vitis_HLS/2022.2/bin/vitis_hls\n",
      "XILINX_X86_XRT: /opt/xilinx/xrt\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "aiecompiler -include=/home/ruien/workspace/onnx2versal/design/aie_src --verbose --Xpreproc=\"-DITER_CNT=1\" --Xchess=\"main:backend.mist2.maxfoldk=256\" --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --log-level=5 --pl-freq=500 --dataflow --stacksize=2048 --heapsize=2048 --workdir=Work --target=x86sim --Xpreproc=-O0 --Xpreproc=-D__LOG_VERBOSE__ --Xpreproc=-D__OUTPUT_INTER__ /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp 2>&1 | tee -a aiecompiler.log\n",
      "aietools : /tools/Xilinx/Vitis/2022.2/aietools\n",
      "INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S \n",
      "\n",
      "****** aietools v2022.2.2 (64-bit)\n",
      "  **** SW Build 3780302 on 2023-02-21-16:27:38\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/aiecompiler -include=/home/ruien/workspace/onnx2versal/design/aie_src --verbose --Xpreproc=-DITER_CNT=1 --Xchess=main:backend.mist2.maxfoldk=256 --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --log-level=5 --pl-freq=500 --dataflow --stacksize=2048 --heapsize=2048 --workdir=Work --target=x86sim --Xpreproc=-O0 --Xpreproc=-D__LOG_VERBOSE__ --Xpreproc=-D__OUTPUT_INTER__ /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp \n",
      "Running Dispatch Server on port: 43313\n",
      "INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input '/home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp'\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -I/tools/Xilinx/Vitis/2022.2/aietools/include  -I .  -I /home/ruien/workspace/onnx2versal/design/aie_src -I ${XILINX_HLS}/include /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp > Work/temp/graph_hls4ml_jettag.ii\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor Work/temp/graph_hls4ml_jettag.ii -o Work/temp/graph_hls4ml_jettag.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  Work/temp/graph_hls4ml_jettag.processed.ii -o Work/temp/graph_hls4ml_jettag.out -L /tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: Work/temp/graph_hls4ml_jettag.out -I /home/ruien/workspace/onnx2versal/design/aie_src -workdir=Work -aiearch=aie -log-level=5 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0\n",
      "INFO: [aiecompiler 77-749] Reading logical device VC1902.json\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/clang++ -std=c++2a -stdlib=libc++ -x c++-header ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/me_native.h -o Work/temp/me_native.h.pch -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/lib/clang/12.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/target/chessdir -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp_multifunc/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/dwfc_multifunc/include -Wno-return-stack-address -Wno-missing-declarations -Wno-parentheses-equality -Wno-shift-negative-value -Wno-bitwise-op-parentheses -Wno-unused-value -Wno-c++17-extensions\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: rm -f Work/temp/graph_hls4ml_jettag_kernels.json\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: kernel_preprocessor Work/temp/graph_hls4ml_jettag_kernels.cpp -o Work/temp/graph_hls4ml_jettag_kernels.json -srcidx 0 -- -std=c++2a -stdlib=libc++  -include-pch Work/temp/me_native.h.pch -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/lib/clang/12.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/target/chessdir -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp_multifunc/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/dwfc_multifunc/include -I ${XILINX_HLS}/include -I . -include me_native.h -include me_defines.h -include aie_core.h -Wno-return-stack-address -Wno-missing-declarations -Wno-parentheses-equality -Wno-shift-negative-value -Wno-bitwise-op-parentheses -Wno-unused-value -D__AIENGINE__ -D__PTHREAD_API__ -D__X86SIM__ -DLLVM -D__AIEARCH__=10  -D__SRCIDX__=0\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --aie2ipu-base-addr=1073741824  --pl-freq=500  --use-real-noc=true  --enable-light-cdo=false  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --multi-layer-opt=0  --kernel-address-location=false  --target=x86sim --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=Work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=2048  --known-tripcount=false  --enable-core-processor-bus=false  --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm  --event-trace-custom-config=  --disable-dma-cmd-alignment=false  --enable-ecc-scrubbing=true  --float-accuracy=fast --output-archive=libadf.a  --write-partitioned-file=true  --print-timer-multi-layer-ctrl=false  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include=\"/home/ruien/workspace/onnx2versal/design/aie_src\" --verify-switchconfig=true  --device=  --enable-peano-flow=false  --Xpreproc=\"-DITER_CNT=1\" --Xpreproc=\"-O0\" --Xpreproc=\"-D__LOG_VERBOSE__\" --Xpreproc=\"-D__OUTPUT_INTER__\" --disable-multirate-analysis=false  --fastmath=false  --cpp-std=-std=c++17  --max-layer-ctrl-param-size=256  --enable-mapper-hints-constraints=false  --event-trace-advanced-mapping=0  --enable-reconfig=false  --compute-heapsize=false  --log-level=5  --aiesim-xrt-api=false  --evaluate-fifo-depth=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --print-timer-multi-layer-core=false  --xlopt=1  --graph-iterator-event=false  --pre-compile-kernels=false  --trace-aiesim-option=0  --aiearch=aie  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --aie-heat-map=false  --enable-partition=false  --phydevice=  --fast-floats=true  --quiet=false  --enable-multi-layer=false  --exec-timed=0  --Xchess=\"main:backend.mist2.maxfoldk=256\" --pl-auto-restart=false  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --runtime-opt=false  --disable-transform-merge-broadcast=false  --verbose=true  --use-async-rtp-locks=true  --repo-path=  --genArchive=false  --kernel-compile-replacement=  --pl-axi-lite=false  --event-trace-bounding-box=  --multi-layer-shim-dma-bandwidth=0  --heapsize=2048  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --frontend-warning=0 --frontend-critical-warning=0 -json Work/temp/graph_hls4ml_jettag.json -sdf-graph /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp\n",
      "INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "DEBUG:BuildIR:### Building AIEIr \n",
      "INFO: [aiecompiler 77-757] Opening input file: Work/temp/graph_hls4ml_jettag.json\n",
      "DEBUG:BuildIR:Emitting AIEIr in file: Work/temp/graph_hls4ml_jettag_aieir_dump.txt\n",
      "DEBUG:BuildIR:### Done with  Building AIEIr \n",
      "INFO: [aiecompiler 77-656] Processing Graph 'root'\n",
      "DEBUG:MultirateAnalysis:### Entering MULTIRATE ANALYSIS pass\n",
      "DEBUG:MultirateAnalysis:Use fractional repetition count (1 / 1) to start propagation for hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag.k3gemm.k[0].in[0] has production rate 256, source async repetition 1, consumption rate 256, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag.k6gemm.k[0].in[0] has production rate 128, source async repetition 1, consumption rate 128, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag.k9gemm.k[0].in[0] has production rate 128, source async repetition 1, consumption rate 128, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag.k11softmax.k[0].in[0] has production rate 32, source async repetition 1, consumption rate 32, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k11softmax.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.plin[0].out[0] to hls4ml_jettag.k0gemm.k[0].in[0] use rate matching to propagate fractional repetition count (1 / 1) to hls4ml_jettag.plin[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.plin[0]\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k0gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k3gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k6gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k9gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k11softmax.k[0] is 1.\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag.k3gemm.k[0].in[0] has production rate 256, source async repetition 1, source repetition count 1, consumption rate 256, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag.k6gemm.k[0].in[0] has production rate 128, source async repetition 1, source repetition count 1, consumption rate 128, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag.k9gemm.k[0].in[0] has production rate 128, source async repetition 1, source repetition count 1, consumption rate 128, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag.k11softmax.k[0].in[0] has production rate 32, source async repetition 1, source repetition count 1, consumption rate 32, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k11softmax.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.plin[0].out[0] to hls4ml_jettag.k0gemm.k[0].in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:### Completing MULTIRATE ANALYSIS pass\n",
      "DEBUG:Buildx86simCFGraph:### Entering Build CFGraph pass\n",
      "DEBUG:Buildx86simCFGraph:### Start building AIE IP\n",
      "DEBUG:Buildx86simCFGraph:### Done building AIE IP\n",
      "DEBUG:Buildx86simCFGraph:### CF Graph is built\n",
      "INFO: [aiecompiler 77-5607] ### Entering X86Sim Switch Configuration pass\n",
      "INFO: [aiecompiler 77-5606] ### Done with X86Sim Switch Configuration pass\n",
      "INFO: [aiecompiler 77-610] Performing x86Sim Graph Analysis\n",
      "Start processing Node Instances.\n",
      "Processing Node Insance: me  i0:b0 runtime:0.6 {\n",
      "   portinst: i0_pi0 idx[0] datatype:wndo<float> mem in blocksize:64 max_blocksize:64 bw_utlization = 1 (variable name:  k[0].in[0])\n",
      "   portinst: i0_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k[0].out[0])\n",
      "   portinst: i0_weights idx[-1] datatype:arr<float>[1024]> lut inout bw_utlization = 1 (variable name:  k[0].param[0])\n",
      "   portinst: i0_bias idx[-1] datatype:arr<float>[64]> lut inout bw_utlization = 1 (variable name:  k[0].param[1])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: me  i1:b1 runtime:0.6 {\n",
      "   portinst: i1_pi0 idx[0] datatype:wndo<float> mem in blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k[0].in[0])\n",
      "   portinst: i1_po0 idx[1] datatype:wndo<float> mem out blocksize:128 max_blocksize:128 bw_utlization = 1 (variable name:  k[0].out[0])\n",
      "   portinst: i1_weights idx[-1] datatype:arr<float>[2048]> lut inout bw_utlization = 1 (variable name:  k[0].param[0])\n",
      "   portinst: i1_bias idx[-1] datatype:arr<float>[32]> lut inout bw_utlization = 1 (variable name:  k[0].param[1])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: me  i2:b2 runtime:0.6 {\n",
      "   portinst: i2_pi0 idx[0] datatype:wndo<float> mem in blocksize:128 max_blocksize:128 bw_utlization = 1 (variable name:  k[0].in[0])\n",
      "   portinst: i2_po0 idx[1] datatype:wndo<float> mem out blocksize:128 max_blocksize:128 bw_utlization = 1 (variable name:  k[0].out[0])\n",
      "   portinst: i2_weights idx[-1] datatype:arr<float>[1024]> lut inout bw_utlization = 1 (variable name:  k[0].param[0])\n",
      "   portinst: i2_bias idx[-1] datatype:arr<float>[32]> lut inout bw_utlization = 1 (variable name:  k[0].param[1])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: me  i3:b3 runtime:0.6 {\n",
      "   portinst: i3_pi0 idx[0] datatype:wndo<float> mem in blocksize:128 max_blocksize:128 bw_utlization = 1 (variable name:  k[0].in[0])\n",
      "   portinst: i3_po0 idx[1] datatype:wndo<float> mem out blocksize:32 max_blocksize:32 bw_utlization = 1 (variable name:  k[0].out[0])\n",
      "   portinst: i3_weights idx[-1] datatype:arr<float>[256]> lut inout bw_utlization = 1 (variable name:  k[0].param[0])\n",
      "   portinst: i3_bias idx[-1] datatype:arr<float>[8]> lut inout bw_utlization = 1 (variable name:  k[0].param[1])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: me  i4:b4 runtime:0.6 {\n",
      "   portinst: i4_pi0 idx[0] datatype:wndo<float> mem in blocksize:32 max_blocksize:32 bw_utlization = 1 (variable name:  k[0].in[0])\n",
      "   portinst: i4_po0 idx[1] datatype:wndo<float> mem out blocksize:32 max_blocksize:32 bw_utlization = 1 (variable name:  k[0].out[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i5:b5 {\n",
      "   portinst: i5_po0 idx[-1] datatype:strm<float> stream out bw_utlization = 1 (variable name:  plin[0].out[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i6:b6 {\n",
      "   portinst: i6_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i7:b7 {\n",
      "   portinst: i7_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i8:b8 {\n",
      "   portinst: i8_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i9:b9 {\n",
      "   portinst: i9_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Processing Node Insance: plio  nodeinst:i10:b10 {\n",
      "   portinst: i10_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "}\n",
      "Node Instance processing done.\n",
      "Finished processing Node Instances.\n",
      "Processing: Channel net0: Single :src:i5_po0 dst:i0_pi0\n",
      "Processing: Channel net1: Single :src:i0_po0 dst:{broadcast i7_pi0 i1_pi0 }\n",
      "Processing: Channel net3: Single :src:i1_po0 dst:{broadcast i8_pi0 i2_pi0 }\n",
      "Processing: Channel net5: Single :src:i2_po0 dst:{broadcast i9_pi0 i3_pi0 }\n",
      "Processing: Channel net7: Single :src:i3_po0 dst:{broadcast i10_pi0 i4_pi0 }\n",
      "Processing: Channel net9: Single :src:i4_po0 dst:i6_pi0\n",
      "### Channel processing Done. ####\n",
      "INFO: [aiecompiler 77-600] Emitting x86Sim Code\n",
      "INFO: [aiecompiler 77-608] New x86Sim Code Generation Complete\n",
      "INFO: [aiecompiler 77-599] Building simulation executable\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -j4 -C Work/pthread -f makefile all \n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/Work/pthread'\n",
      "debug=no\n",
      "debug_lib_x86sim=no\n",
      "address_sanitizer=no\n",
      "clang_static_analyzer=no\n",
      "aie_clang++ -fPIC -c -o wrap_gemm.cc.o -D__AIENGINE__ -D__AIEARCH__=10 \\\n",
      "-MT wrap_gemm.cc.o -MMD -MP -MF wrap_gemm.cc.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src   -std=c++2a -stdlib=libc++ wrap_gemm.cc\n",
      "aie_clang++ -fPIC -c -o wrap_softmax.cc.o -D__AIENGINE__ -D__AIEARCH__=10 \\\n",
      "-MT wrap_softmax.cc.o -MMD -MP -MF wrap_softmax.cc.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src   -std=c++2a -stdlib=libc++ wrap_softmax.cc\n",
      "g++ -fPIC -c -o PthreadSimBasic.cpp.o -MT PthreadSimBasic.cpp.o -MMD -MP -MF PthreadSimBasic.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src PthreadSimBasic.cpp\n",
      "g++ -fPIC -c -o PthreadSim.cpp.o -MT PthreadSim.cpp.o -MMD -MP -MF PthreadSim.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src PthreadSim.cpp\n",
      "g++ -fPIC -E -MT wrap_graph_hls4ml_jettag.cpp.o -M -MM -MP -MF wrap_graph_hls4ml_jettag.cpp.d -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src wrap_graph_hls4ml_jettag.cpp\n",
      "g++ -fPIC -c -o PthreadSimSwemu.cpp.o -MT PthreadSimSwemu.cpp.o -MMD -MP -MF PthreadSimSwemu.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src PthreadSimSwemu.cpp\n",
      "g++ -fPIC -c -o PthreadSimXmc.cpp.o -MT PthreadSimXmc.cpp.o -MMD -MP -MF PthreadSimXmc.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src PthreadSimXmc.cpp\n",
      "g++ -fPIC -c -o wrap_graph_hls4ml_jettag.cpp.o -MT wrap_graph_hls4ml_jettag.cpp.o -MMD -MP -MF wrap_graph_hls4ml_jettag.cpp.Td -g -std=c++17 -D__X86SIM__ -D__PTHREAD_API__ -fvisibility=hidden -D__AIEARCH__=10 -DITER_CNT=1 -O0 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../ -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I /tools/Xilinx/Vitis_HLS/2022.2/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /home/ruien/workspace/onnx2versal/design/aie_src wrap_graph_hls4ml_jettag.cpp\n",
      "ld -o aie_kernels_obj.o -r wrap_gemm.cc.o wrap_softmax.cc.o -L/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -lc++ -lc++abi  \n",
      "aie_g++ -o sim.out -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimBasic.cpp.o PthreadSim.cpp.o wrap_graph_hls4ml_jettag.cpp.o -lpthread -ladf_api_x86sim -lx86simSocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64 \n",
      "aie_g++ -shared -o libsim.so -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimSwemu.cpp.o PthreadSim.cpp.o -lc++ -lpthread -ladf_api_x86sim -lx86simDummySocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64 \n",
      "aie_g++ -shared -o libxmcsim.so -D__AIEARCH__=10 aie_kernels_obj.o  PthreadSimXmc.cpp.o PthreadSim.cpp.o -lc++ -lpthread -ladf_api_x86sim -lx86simDummySocketUtil -lx86simStreamApiAIE10 -lx86sim -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64 \n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/Work/pthread'\n",
      "DEBUG:X86SimControlProgramData:### Entering Control Program Data Generation pass\n",
      "DEBUG:X86SimControlProgramData:### Completing Control Program Data Generation pass for x86sim.\n",
      "DEBUG:Packager:### Entering Packager pass\n",
      "INFO: [aiecompiler 77-4236] Adding hardware components under: Work/temp/hw.o  \n",
      "INFO: [aiecompiler 77-4237] Adding software components under: Work/temp/sw.o  \n",
      "INFO: [aiecompiler 77-4235] Adding emulation and config components under: Work/temp/cfg.o \n",
      "INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a\n",
      "DEBUG:Packager:### Done with Packager pass (0.04 secs)\n",
      "(WARNING:0, CRITICAL-WARNING:0, ERROR:0)\n",
      "Compilation Complete\n",
      "INFO: [aiecompiler 77-5805] Run completed. Additional information can be found in:\n",
      "\tGuidance: Work/reports/guidance.html\n",
      "\n",
      "INFO: [aiecompiler 77-5806] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.\n",
      "\tvitis_analyzer Work/graph_hls4ml_jettag.aiecompile_summary\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output; \\\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "x86simulator --pkg-dir=/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/Work/ -i=/home/ruien/workspace/onnx2versal/data -o=/home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output; \\\n",
      "python3 /home/ruien/workspace/onnx2versal/check.py -f1=/home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output -f2=/home/ruien/workspace/onnx2versal/data 2>&1 | tee -a /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output/x86sim_check.log\n",
      "INFO: Reading options file '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/Work//options/x86sim.options'.\n",
      "[init hls4ml_jettag]: success\n",
      "[run hls4ml_jettag]: success\n",
      "Running GemmReluMKKN<1,16,64>\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmReluMKKN<1,64,32>\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmReluMKKN<1,32,32>\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmMKKN<1,32,8>\n",
      "start = -1,end = -1,total = 0\n",
      "Running SoftmaxScalar<1,5,8>\n",
      "start = -1,end = -1,total = 0\n",
      "[end hls4ml_jettag]: success\n",
      "Simulation completed successfully returning zero\n",
      "Checking directories out: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output and data: /home/ruien/workspace/onnx2versal/data at tolerance @ rtol=1e-03, atol=1e-05\n",
      "Checking 1/5: k9gemm_goldenout_shape1x5.txt                                                    against k9gemm_goldenout_shape1x5.txt                   \tTEST: OK!\n",
      "Checking 2/5: k6gemm_goldenout_shape1x32.txt                                                   against k6gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n",
      "Checking 3/5: k0gemm_goldenout_shape1x64.txt                                                   against k0gemm_goldenout_shape1x64.txt                  \tTEST: OK!\n",
      "Checking 4/5: k11softmax_goldenout_shape1x5.txt                                                against k11softmax_goldenout_shape1x5.txt               \tTEST: OK!\n",
      "Checking 5/5: k3gemm_goldenout_shape1x32.txt                                                   against k3gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n"
     ]
    }
   ],
   "source": [
    "! cd ../ && source sample_env_setup.sh && TARGET=sw_emu GRAPH={MODEL_NAME} make graph aiesim"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### System functional test\n",
    "Compiles AIE kernels and application code into x86 models, PL kernels into SysC models, and run them on x86 system simulator."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Aiecompiler:    /tools/Xilinx/Vitis/2022.2/aietools/bin/aiecompiler\n",
      "Vivado:         /tools/Xilinx/Vivado/2022.2/bin/vivado\n",
      "Vitis:          /tools/Xilinx/Vitis/2022.2/bin/vitis\n",
      "Vitis HLS:      /tools/Xilinx/Vitis_HLS/2022.2/bin/vitis_hls\n",
      "XILINX_X86_XRT: /opt/xilinx/xrt\n",
      "make: Nothing to be done for 'graph'.\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "v++ --target sw_emu --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g -c --hls.clock 312500000:s2mm -k s2mm /home/ruien/workspace/onnx2versal/design/pl_src/float_s2mm.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo\n",
      "Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.2.2 (64-bit)\n",
      "  **** SW Build 3716524 on 2023-02-17-15:43:22\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "DBG: begin xp parsing from ini entries\n",
      "DBG: begin xp parsing from command line\n",
      "dbg: BEGIN setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: FINAL setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: setting string value. /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: setting bool value. 1\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableProfiling, val: 1\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableProfiling, val: 1\n",
      "dbg: setting bool value. 1\n",
      "DBG: v++: reports directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/s2mm.sw_emu\n",
      "DBG: v++: logs directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/s2mm.sw_emu\n",
      "DBG: removing previous log dir: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/s2mm.sw_emu\n",
      "DBG: removing previous report dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/s2mm.sw_emu\n",
      "dbg: setting a binary name to s2mm.sw_emu\n",
      "dbg: adding a default compute unit name s2mm_1 for kernel s2mm\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:\n",
      "\tReports: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/s2mm.sw_emu\n",
      "\tLog files: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/s2mm.sw_emu\n",
      "DBG: v++ options from command line: /tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ --target sw_emu --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g -c --hls.clock 312500000:s2mm -k s2mm /home/ruien/workspace/onnx2versal/design/pl_src/float_s2mm.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo \n",
      "DBG: v++ options from *.ini files: \n",
      "DBG: v++ options from optMap.xml:  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\"\n",
      "dbg: setSolutionProps\n",
      "Running Dispatch Server on port: 38083\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo.compile_summary, at Thu Jun  1 01:01:27 2023\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/s2mm.sw_emu/v++_compile_s2mm.sw_emu_guidance.html', at Thu Jun  1 01:01:27 2023\n",
      "v++: using --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "DBG: getUserPlatformRepoPaths::sPlatformRepoPaths /tools/Xilinx/Vitis/2022.2/base_platforms\n",
      "INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/hw/hw.xsa'\n",
      "dbg: setVivadoParamProps\n",
      "INFO: [v++ 60-585] Compiling for software emulation target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_vck190_base_202220_1\n",
      "dbg: BEFORE TRIM input: \n",
      "dbg: AFTER TRIM output: \n",
      "INFO: [v++ 60-242] Creating kernel: 's2mm'\n",
      "dbg: adding a file /home/ruien/workspace/onnx2versal/design/pl_src/float_s2mm.cpp\n",
      "dbg: find a kernel prop kernel_flags on kernel name s2mm\n",
      "v++: compute unit s2mm_1 created\n",
      "INFO: [v++ 60-1616] Creating a HLS clock using hls.clock option: 313 MHz\n",
      "INFO: [v++ 60-594] Finished kernel compilation\n",
      "INFO: [v++ 60-586] Created /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo.compile_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "v++ --target sw_emu --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g -c --hls.clock 312500000:mm2s -k mm2s /home/ruien/workspace/onnx2versal/design/pl_src/float_mm2s.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo\n",
      "Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.2.2 (64-bit)\n",
      "  **** SW Build 3716524 on 2023-02-17-15:43:22\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "DBG: begin xp parsing from ini entries\n",
      "DBG: begin xp parsing from command line\n",
      "dbg: BEGIN setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: FINAL setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: setting string value. /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: setting bool value. 1\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableProfiling, val: 1\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableProfiling, val: 1\n",
      "dbg: setting bool value. 1\n",
      "DBG: v++: reports directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/mm2s.sw_emu\n",
      "DBG: v++: logs directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/mm2s.sw_emu\n",
      "DBG: removing previous log dir: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/mm2s.sw_emu\n",
      "DBG: removing previous report dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/mm2s.sw_emu\n",
      "dbg: setting a binary name to mm2s.sw_emu\n",
      "dbg: adding a default compute unit name mm2s_1 for kernel mm2s\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:\n",
      "\tReports: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/mm2s.sw_emu\n",
      "\tLog files: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/mm2s.sw_emu\n",
      "DBG: v++ options from command line: /tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ --target sw_emu --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g -c --hls.clock 312500000:mm2s -k mm2s /home/ruien/workspace/onnx2versal/design/pl_src/float_mm2s.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo \n",
      "DBG: v++ options from *.ini files: \n",
      "DBG: v++ options from optMap.xml:  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\"\n",
      "dbg: setSolutionProps\n",
      "Running Dispatch Server on port: 44743\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo.compile_summary, at Thu Jun  1 01:01:48 2023\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/mm2s.sw_emu/v++_compile_mm2s.sw_emu_guidance.html', at Thu Jun  1 01:01:48 2023\n",
      "v++: using --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "DBG: getUserPlatformRepoPaths::sPlatformRepoPaths /tools/Xilinx/Vitis/2022.2/base_platforms\n",
      "INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/hw/hw.xsa'\n",
      "dbg: setVivadoParamProps\n",
      "INFO: [v++ 60-585] Compiling for software emulation target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_vck190_base_202220_1\n",
      "dbg: BEFORE TRIM input: \n",
      "dbg: AFTER TRIM output: \n",
      "INFO: [v++ 60-242] Creating kernel: 'mm2s'\n",
      "dbg: adding a file /home/ruien/workspace/onnx2versal/design/pl_src/float_mm2s.cpp\n",
      "dbg: find a kernel prop kernel_flags on kernel name mm2s\n",
      "v++: compute unit mm2s_1 created\n",
      "INFO: [v++ 60-1616] Creating a HLS clock using hls.clock option: 313 MHz\n",
      "INFO: [v++ 60-594] Finished kernel compilation\n",
      "INFO: [v++ 60-586] Created /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo.compile_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 0m 19s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu;\t\\\n",
      "v++ -l --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g --clock.defaultTolerance 0.001 --advanced.param compiler.userPostSysLinkOverlayTcl=/home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl --vivado.prop run.synth_1.STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD=16 --config /home/ruien/workspace/onnx2versal/design/system_configs/hls4ml_jettag_output_inter.cfg -t sw_emu -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa \\\n",
      "\t    /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/libadf.a\n",
      "Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.2.2 (64-bit)\n",
      "  **** SW Build 3716524 on 2023-02-17-15:43:22\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "DBG: begin xp parsing from ini entries\n",
      "DBG: begin xp parsing from command line\n",
      "DBG: getUserPlatformRepoPaths::sPlatformRepoPaths /tools/Xilinx/Vitis/2022.2/base_platforms\n",
      "DBG: begin xp parsing from platform\n",
      "dbg: BEGIN setParamVal. name: compiler.userPostSysLinkOverlayTcl, val: /home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl\n",
      "dbg: FINAL setParamVal. name: compiler.userPostSysLinkOverlayTcl, val: /home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl\n",
      "dbg: setting string value. /home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl\n",
      "dbg: BEGIN setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: FINAL setParamVal. name: compiler.vppCurrentWorkingDir, val: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: setting string value. /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableDebugWaveform, val: 1\n",
      "dbg: setting bool value. 1\n",
      "dbg: BEGIN setParamVal. name: hw_emu.enableProfiling, val: false\n",
      "dbg: FINAL setParamVal. name: hw_emu.enableProfiling, val: false\n",
      "dbg: setting bool value. false\n",
      "DBG: v++: reports directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/link\n",
      "DBG: v++: logs directory is set to: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/link\n",
      "DBG: removing previous log dir: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/link\n",
      "DBG: removing previous report dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/link\n",
      "dbg: setting a binary name to vck190_hls4ml_jettag_aie\n",
      "dbg: adding a user specified compute unit name mm2s_0 for kernel mm2s\n",
      "dbg: adding a user specified compute unit name s2mm_0 for kernel s2mm\n",
      "dbg: adding a user specified compute unit name s2mm_1 for kernel s2mm\n",
      "dbg: adding a user specified compute unit name s2mm_2 for kernel s2mm\n",
      "dbg: adding a user specified compute unit name s2mm_3 for kernel s2mm\n",
      "dbg: adding a user specified compute unit name s2mm_4 for kernel s2mm\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/link\n",
      "\tLog files: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/link\n",
      "DBG: v++ options from command line: /tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -l --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x --verbose -g --clock.defaultTolerance 0.001 --advanced.param compiler.userPostSysLinkOverlayTcl=/home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl --vivado.prop run.synth_1.STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD=16 --config /home/ruien/workspace/onnx2versal/design/system_configs/hls4ml_jettag_output_inter.cfg -t sw_emu -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/libadf.a \n",
      "DBG: v++ options from *.ini files: \n",
      "DBG: v++ options from optMap.xml:  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\"\n",
      "dbg: setSolutionProps\n",
      "Running Dispatch Server on port: 45179\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa.link_summary, at Thu Jun  1 01:02:09 2023\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/link/v++_link_vck190_hls4ml_jettag_aie_guidance.html', at Thu Jun  1 01:02:09 2023\n",
      "v++: using --platform /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/hw/hw.xsa'\n",
      "DBG: vpl full command options from v++: -t sw_emu -f /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm -s -g --verbose --remote_ip_cache /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/.ipcache --vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} --advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} --advanced.param compiler.enablePerformanceTrace=1 --advanced.param hw_emu.enableProfiling=false --advanced.param compiler.userPostSysLinkOverlayTcl=/home/ruien/workspace/onnx2versal/design/directives/noc_qos.tcl --vivado.prop run.synth_1.STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD=16 --advanced.param hw_emu.enableDebugWaveform=1 --advanced.param compiler.vppCurrentWorkingDir=/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu --nk s2mm:5:s2mm_0,s2mm_1,s2mm_2,s2mm_3,s2mm_4 --nk mm2s:1:mm2s_0 --xp misc:BinaryName=vck190_hls4ml_jettag_aie \n",
      "DBG: system_link command options from v++: --xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/s2mm.sw_emu.xo --xo /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/mm2s.sw_emu.xo --nk mm2s:1:mm2s_0 --nk s2mm:5:s2mm_0,s2mm_1,s2mm_2,s2mm_3,s2mm_4 -keep -sc mm2s_0.s:ai_engine_0.plin0_hls4ml_jettag_fc1_input -sc ai_engine_0.plout0_hls4ml_jettag_k11softmax:s2mm_0.s -sc ai_engine_0.plout1_hls4ml_jettag_k0gemm:s2mm_1.s -sc ai_engine_0.plout2_hls4ml_jettag_k3gemm:s2mm_2.s -sc ai_engine_0.plout3_hls4ml_jettag_k6gemm:s2mm_3.s -sc ai_engine_0.plout4_hls4ml_jettag_k9gemm:s2mm_4.s --clock.defaultTolerance 0.001 /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/.Xil/v++-34112-ruien-UN5401QA/hw.o \n",
      "DBG: cf2sw command options from v++: \n",
      "DBG: v++ options from DSA: \n",
      "dbg: setVivadoParamProps\n",
      "dbg: setting vivado prop: run synth_1 STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD 16\n",
      "INFO: [v++ 60-629] Linking for software emulation target\n",
      "INFO: [v++ 60-423]   Target device: xilinx_vck190_base_202220_1\n",
      "dbg: BEFORE TRIM input: \n",
      "dbg: AFTER TRIM output: \n",
      "v++: src file added: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/link/int/xo/s2mm/s2mm/cpu_sources/float_s2mm.cpp\n",
      "v++: compute unit s2mm_0 created\n",
      "v++: compute unit s2mm_1 created\n",
      "v++: compute unit s2mm_2 created\n",
      "v++: compute unit s2mm_3 created\n",
      "v++: compute unit s2mm_4 created\n",
      "v++: src file added: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/link/int/xo/mm2s/mm2s/cpu_sources/float_mm2s.cpp\n",
      "v++: compute unit mm2s_0 created\n",
      "INFO: [v++ 60-645] kernel flags are '-g -g'\n",
      "INFO: [v++ 60-645] kernel flags are '-g -g'\n",
      "Check POST-VPL, containing 1 checks, has run: 0 errors\n",
      "INFO: [v++ 82-3844] Successfully added runtime data to /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa\n",
      "INFO: [v++ 60-586] Created /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/link/v++_link_vck190_hls4ml_jettag_aie_guidance.html\n",
      "\tSteps Log File: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "g++ -O -c -std=c++17 -D__linux__ -D__PS_ENABLE_AIE__ -DXAIE_DEBUG -D__OUTPUT_INTER__ -D__IS_SW_EMU__ -I/tools/Xilinx/Vitis/2022.2/aietools/include/ -I/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/host_app_src -I/opt/xilinx/xrt/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/Work/ps/c_rts/aie_control_xrt.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/app_control.o\n",
      "g++ -O -c -std=c++17 -D__linux__ -D__PS_ENABLE_AIE__ -DXAIE_DEBUG -D__OUTPUT_INTER__ -D__IS_SW_EMU__ -I/tools/Xilinx/Vitis/2022.2/aietools/include/ -I/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/host_app_src -I/opt/xilinx/xrt/include /home/ruien/workspace/onnx2versal/design/host_app_src/hls4ml_jettag_aie_app.cpp -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/hls4ml_jettag_aie_app.o -ladf_api_xrt -lxrt_coreutil  -L/opt/xilinx/xrt/lib -L/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -pthread -lxrt_core\n",
      "g++ /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/app_control.o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/hls4ml_jettag_aie_app.o -ladf_api_xrt -lxrt_coreutil  -L/opt/xilinx/xrt/lib -L/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -pthread -lxrt_core -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/aie_xrt.elf\n",
      "rm -rf /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/package\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu;\t\\\n",
      "v++ -p -t sw_emu --save-temps --temp_dir /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x -f /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --package.defer_aie_run --package.enable_aie_debug /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/vck190_hls4ml_jettag_aie.xsa /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/libadf.a -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/a.xclbin --package.emu_ps x86\n",
      "Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.2.2 (64-bit)\n",
      "  **** SW Build 3716524 on 2023-02-17-15:43:22\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:\n",
      "\tReports: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/package\n",
      "\tLog files: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/logs/package\n",
      "Running Dispatch Server on port: 35215\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/a.xclbin.package_summary, at Thu Jun  1 01:02:29 2023\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/_x/reports/package/v++_package_a_guidance.html', at Thu Jun  1 01:02:29 2023\n",
      "INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/hw/hw.xsa'\n",
      "INFO: [v++ 60-2256] Packaging for software emulation\n",
      "INFO: [v++ 82-3881] device architecture set to versal\n",
      "INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/a.xclbin\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/a.xclbin.package_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "#cp -rf /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/package /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu/package_backup\n",
      "rm -rf /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output; \\\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/sw_emu; \\\n",
      "export XILINX_XRT=/opt/xilinx/xrt; \\\n",
      "export XCL_EMULATION_MODE=sw_emu; \\\n",
      "export LD_LIBRARY_PATH=/opt/xilinx/xrt/lib; \\\n",
      "./aie_xrt.elf a.xclbin 1 /home/ruien/workspace/onnx2versal/data /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output 2>&1 | tee /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output/embedded_run.log; \\\n",
      "python3 /home/ruien/workspace/onnx2versal/check.py -f1=/home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output -f2=/home/ruien/workspace/onnx2versal/data 2>&1 | tee -a /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output/x86sim_check.log; \\\n",
      "unset LD_LIBRARY_PATH\n",
      "Initializing ADF API...\n",
      "\n",
      "Config:\n",
      "xclbin: a.xclbin\n",
      "iter_cnt: 1\n",
      "data_dir: /home/ruien/workspace/onnx2versal/data/\n",
      "out_dir: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output/\n",
      "\n",
      "CRITICAL WARNING: [SW-EM 09-0] Unable to find emconfig.json. Using default device \"xilinx:pcie-hw-em:7v3:1.0\"\n",
      "CRITICAL WARNING: [SW-EM 09-0] Unable to find emconfig.json. Using default device \"xilinx:pcie-hw-em:7v3:1.0\"\n",
      "Input0 memory virtual addr 0x0x7fbd30000000\n",
      "Output0 memory virtual addr 0x0x7fb530000000\n",
      "Inter1 memory virtual addr 0x0x7fad30000000\n",
      "Inter2 memory virtual addr 0x0x7fa530000000\n",
      "Inter3 memory virtual addr 0x0x7f9d30000000\n",
      "Inter4 memory virtual addr 0x0x7f9530000000\n",
      "[init hls4ml_jettag]: success\n",
      "Kernel Name: mm2s_0, CU Number: 0, Thread creation status: success\n",
      "Kernel Name: s2mm_0, CU Number: 1, Thread creation status: success\n",
      "Kernel Name: s2mm_1, CU Number: 2, Thread creation status: success\n",
      "Kernel Name: s2mm_2, CU Number: 3, Thread creation status: success\n",
      "Kernel Name: s2mm_3, CU Number: 4, Thread creation status: success\n",
      "Kernel Name: s2mm_4, CU Number: 5, Thread creation status: success\n",
      "Kernel Name: mm2s_0, CU Number: 0, State: Start\n",
      "Kernel Name: mm2s_0, CU Number: 0, State: Running\n",
      "Kernel Name: mm2s_0, CU Number: 0, State: Idle\n",
      "Kernel Name: s2mm_0, CU Number: 1, State: Start\n",
      "Kernel Name: s2mm_0, CU Number: 1, State: Running\n",
      "Kernel Name: s2mm_1, CU Number: 2, State: Start\n",
      "Kernel Name: s2mm_1, CU Number: 2, State: Running\n",
      "Kernel Name: s2mm_2, CU Number: 3, State: Start\n",
      "Kernel Name: s2mm_2, CU Number: 3, State: Running\n",
      "Kernel Name: s2mm_3, CU Number: 4, State: Start\n",
      "Kernel Name: s2mm_3, CU Number: 4, State: Running\n",
      "Kernel Name: s2mm_4, CU Number: 5, State: Start\n",
      "Kernel Name: s2mm_4, CU Number: 5, State: Running\n",
      "Running GemmReluMKKN<1,16,64>\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmReluMKKN<1,64,32>\n",
      "Kernel Name: s2mm_1, CU Number: 2, State: Idle\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmReluMKKN<1,32,32>\n",
      "Kernel Name: s2mm_2, CU Number: 3, State: Idle\n",
      "start = -1,end = -1,total = 0\n",
      "Running GemmMKKN<1,32,8>\n",
      "Kernel Name: s2mm_3, CU Number: 4, State: Idle\n",
      "start = -1,end = -1,total = 0\n",
      "Running SoftmaxScalar<1,5,8>\n",
      "Kernel Name: s2mm_4, CU Number: 5, State: Idle\n",
      "start = -1,end = -1,total = 0\n",
      "Kernel Name: s2mm_0, CU Number: 1, State: Idle\n",
      "device process sw_emu_device done\n",
      "Kernel Name: mm2s_0, CU Number: 0, Status: Shutdown\n",
      "Kernel Name: s2mm_0, CU Number: 1, Status: Shutdown\n",
      "Kernel Name: s2mm_1, CU Number: 2, Status: Shutdown\n",
      "Kernel Name: s2mm_2, CU Number: 3, Status: Shutdown\n",
      "Kernel Name: s2mm_3, CU Number: 4, Status: Shutdown\n",
      "Kernel Name: s2mm_4, CU Number: 5, Status: Shutdown\n",
      "INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 16\n",
      "INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 64\n",
      "[run hls4ml_jettag]: success\n",
      "[wait hls4ml_jettag]: success\n",
      "[end hls4ml_jettag]: success\n",
      "Waiting for dma hls to complete...\n",
      "mm2s completed with status (4)\n",
      "s2mm completed with status (4)\n",
      "Closed runtime handlers and kernel handlers...\n",
      "inter1 completed with status (4)\n",
      "inter2 completed with status (4)\n",
      "inter3 completed with status (4)\n",
      "inter4 completed with status (4)\n",
      "Checking directories out: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/sw_emu/x86simulator_output and data: /home/ruien/workspace/onnx2versal/data at tolerance @ rtol=1e-03, atol=1e-05\n",
      "Checking 1/5: k9gemm_goldenout_shape1x5.txt                                                    against k9gemm_goldenout_shape1x5.txt                   \tTEST: OK!\n",
      "Checking 2/5: k6gemm_goldenout_shape1x32.txt                                                   against k6gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n",
      "Checking 3/5: k0gemm_goldenout_shape1x64.txt                                                   against k0gemm_goldenout_shape1x64.txt                  \tTEST: OK!\n",
      "Checking 4/5: k11softmax_goldenout_shape1x5.txt                                                against k11softmax_goldenout_shape1x5.txt               \tTEST: OK!\n",
      "Checking 5/5: k3gemm_goldenout_shape1x32.txt                                                   against k3gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n"
     ]
    }
   ],
   "source": [
    "! cd ../ && source sample_env_setup.sh && TARGET=sw_emu GRAPH={MODEL_NAME} make graph kernels xsa application package clean_reports run_emu"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Performance test\n",
    "Compiles AIE Kernels into SysC models run using cycle-accurate aiesimulator."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Aiecompiler:    /tools/Xilinx/Vitis/2022.2/aietools/bin/aiecompiler\n",
      "Vivado:         /tools/Xilinx/Vivado/2022.2/bin/vivado\n",
      "Vitis:          /tools/Xilinx/Vitis/2022.2/bin/vitis\n",
      "Vitis HLS:      /tools/Xilinx/Vitis_HLS/2022.2/bin/vitis_hls\n",
      "XILINX_X86_XRT: /opt/xilinx/xrt\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu; \\\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu; \\\n",
      "aiecompiler -include=/home/ruien/workspace/onnx2versal/design/aie_src --verbose --Xpreproc=\"-DITER_CNT=1\" --Xchess=\"main:backend.mist2.maxfoldk=256\" --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --log-level=5 --pl-freq=500 --dataflow --stacksize=2048 --heapsize=2048 --workdir=Work --Xpreproc=-D__LOG_VERBOSE__ --Xpreproc=-D__OUTPUT_INTER__ /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp 2>&1 | tee -a aiecompiler.log\n",
      "aietools : /tools/Xilinx/Vitis/2022.2/aietools\n",
      "INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S \n",
      "\n",
      "****** aietools v2022.2.2 (64-bit)\n",
      "  **** SW Build 3780302 on 2023-02-21-16:27:38\n",
      "    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/aiecompiler -include=/home/ruien/workspace/onnx2versal/design/aie_src --verbose --Xpreproc=-DITER_CNT=1 --Xchess=main:backend.mist2.maxfoldk=256 --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm --log-level=5 --pl-freq=500 --dataflow --stacksize=2048 --heapsize=2048 --workdir=Work --Xpreproc=-D__LOG_VERBOSE__ --Xpreproc=-D__OUTPUT_INTER__ /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp \n",
      "Running Dispatch Server on port: 35569\n",
      "INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input '/home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp'\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -I/tools/Xilinx/Vitis/2022.2/aietools/include  -I .  -I /home/ruien/workspace/onnx2versal/design/aie_src -I ${XILINX_HLS}/include /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp > Work/temp/graph_hls4ml_jettag.ii\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor Work/temp/graph_hls4ml_jettag.ii -o Work/temp/graph_hls4ml_jettag.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  Work/temp/graph_hls4ml_jettag.processed.ii -o Work/temp/graph_hls4ml_jettag.out -L /tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: Work/temp/graph_hls4ml_jettag.out -I /home/ruien/workspace/onnx2versal/design/aie_src -workdir=Work -aiearch=aie -log-level=5 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0\n",
      "INFO: [aiecompiler 77-749] Reading logical device VC1902.json\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: rm -f Work/temp/graph_hls4ml_jettag_kernels.json\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: kernel_preprocessor Work/temp/graph_hls4ml_jettag_kernels.cpp -o Work/temp/graph_hls4ml_jettag_kernels.json -srcidx 0 -- -std=c++2a -stdlib=libc++  -include-pch Work/temp/me_native.h.pch -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/lib/clang/12.0.0/include -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/target/chessdir -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/DWFC_fp_multifunc/include -I ${XILINX_VITIS_AIETOOLS}/data/cervino/lib/designware/dwfc_multifunc/include -I ${XILINX_HLS}/include -I . -include me_native.h -include me_defines.h -include aie_core.h -Wno-return-stack-address -Wno-missing-declarations -Wno-parentheses-equality -Wno-shift-negative-value -Wno-bitwise-op-parentheses -Wno-unused-value -D__AIENGINE__ -D__PTHREAD_API__ -D__X86SIM__ -DLLVM -D__AIEARCH__=10  -D__SRCIDX__=0\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --aie2ipu-base-addr=1073741824  --pl-freq=500  --use-real-noc=true  --enable-light-cdo=false  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --multi-layer-opt=0  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=Work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=2048  --known-tripcount=false  --enable-core-processor-bus=false  --platform=/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm  --event-trace-custom-config=  --disable-dma-cmd-alignment=false  --enable-ecc-scrubbing=true  --float-accuracy=fast --output-archive=libadf.a  --write-partitioned-file=true  --print-timer-multi-layer-ctrl=false  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include=\"/home/ruien/workspace/onnx2versal/design/aie_src\" --verify-switchconfig=true  --device=  --enable-peano-flow=false  --Xpreproc=\"-DITER_CNT=1\" --Xpreproc=\"-D__LOG_VERBOSE__\" --Xpreproc=\"-D__OUTPUT_INTER__\" --disable-multirate-analysis=false  --fastmath=false  --cpp-std=-std=c++17  --max-layer-ctrl-param-size=256  --enable-mapper-hints-constraints=false  --event-trace-advanced-mapping=0  --enable-reconfig=false  --compute-heapsize=false  --log-level=5  --aiesim-xrt-api=false  --evaluate-fifo-depth=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --print-timer-multi-layer-core=false  --xlopt=1  --graph-iterator-event=false  --pre-compile-kernels=false  --trace-aiesim-option=0  --aiearch=aie  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --aie-heat-map=false  --enable-partition=false  --phydevice=  --fast-floats=true  --quiet=false  --enable-multi-layer=false  --exec-timed=0  --Xchess=\"main:backend.mist2.maxfoldk=256\" --pl-auto-restart=false  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --runtime-opt=false  --disable-transform-merge-broadcast=false  --verbose=true  --use-async-rtp-locks=true  --repo-path=  --genArchive=false  --kernel-compile-replacement=  --pl-axi-lite=false  --event-trace-bounding-box=  --multi-layer-shim-dma-bandwidth=0  --heapsize=2048  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --frontend-warning=0 --frontend-critical-warning=0 -json Work/temp/graph_hls4ml_jettag.json -sdf-graph /home/ruien/workspace/onnx2versal/design/aie_src/graph_hls4ml_jettag.cpp\n",
      "AIEBuild feature license is found.\n",
      "INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm\n",
      "INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S \n",
      "INFO: [aiecompiler 77-749] Reading logical device VC1902.json\n",
      "INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsva2197-2MP-e-S\n",
      "INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsva2197-2MP-e-S\n",
      "INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S\n",
      "INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S\n",
      "INFO: [aiecompiler 77-950] ###Finish(4.72u 0.39s 5.21w):Loading Device Part xcvc1902-vsva2197-2MP-e-S\n",
      "DEBUG:BuildIR:### Building AIEIr \n",
      "INFO: [aiecompiler 77-757] Opening input file: Work/temp/graph_hls4ml_jettag.json\n",
      "DEBUG:BuildIR:Emitting AIEIr in file: Work/temp/graph_hls4ml_jettag_aieir_dump.txt\n",
      "DEBUG:BuildIR:### Done with  Building AIEIr \n",
      "INFO: [aiecompiler 77-656] Processing Graph 'root'\n",
      "DEBUG:KernelCompilation:### Entering Kernel Compilation Pass \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/ir;\n",
      "\tcd Work/aie/ir;\n",
      "\ttouch empty.cc;\n",
      "\tchesscc +f +s -p me -P ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-femit-all-decls,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime/include empty.cc -o _header.ll;\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"empty.cc\"\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -femit-all-decls -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g empty.cc -o_header.ll -emit-llvm --chess-proc-name=me\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -C Work/aie/ir -j 8 -f i0_gemm.makefile -f i1_gemm.makefile -f i2_gemm.makefile -f i3_gemm.makefile -f i4_softmax.makefile all 2>&1;\n",
      "\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i0_gemm.cc -o i0_gemm.ll;\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i1_gemm.cc -o i1_gemm.ll;\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i2_gemm.cc -o i2_gemm.ll;\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i3_gemm.cc -o i3_gemm.ll;\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i4_softmax.cc -o i4_softmax.ll;\n",
      "Configuration: Release_LLVM\n",
      "Configuration: Release_LLVM\n",
      "Configuration: Release_LLVM\n",
      "Configuration: Release_LLVM\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"i0_gemm.cc\"\n",
      "Compiling \"i2_gemm.cc\"\n",
      "Compiling \"i3_gemm.cc\"\n",
      "Compiling \"i4_softmax.cc\"\n",
      "Compiling \"i1_gemm.cc\"\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i0_gemm.cc -oi0_gemm.ll -emit-llvm --chess-proc-name=me\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i1_gemm.cc -oi1_gemm.ll -emit-llvm --chess-proc-name=me\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i4_softmax.cc -oi4_softmax.ll -emit-llvm --chess-proc-name=me\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i2_gemm.cc -oi2_gemm.ll -emit-llvm --chess-proc-name=me\n",
      "chess-clang -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir/i3_gemm.cc -oi3_gemm.ll -emit-llvm --chess-proc-name=me\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "Compilation finished successfully (0 errors, 0 warnings)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/ir'\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: rm -f Work/aie/ir/i0_gemm.makefile Work/aie/ir/i1_gemm.makefile Work/aie/ir/i2_gemm.makefile Work/aie/ir/i3_gemm.makefile Work/aie/ir/i4_softmax.makefile;\n",
      "\n",
      "DEBUG:KernelCompilation:### Done Kernel Compilation Pass \n",
      "DEBUG:LLVMIRAnalysis:### Entering Generate Kernel IR Pass \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: \tcd Work/aie/ir;\n",
      "\texport XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS=\"-spec=i0_gemm_spec.json\" ;\n",
      "\t${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i0_gemm.ll > /dev/null;\n",
      "\texport XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS=\"-spec=i1_gemm_spec.json\" ;\n",
      "\t${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i1_gemm.ll > /dev/null;\n",
      "\texport XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS=\"-spec=i2_gemm_spec.json\" ;\n",
      "\t${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i2_gemm.ll > /dev/null;\n",
      "\texport XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS=\"-spec=i3_gemm_spec.json\" ;\n",
      "\t${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i3_gemm.ll > /dev/null;\n",
      "\texport XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS=\"-spec=i4_softmax_spec.json\" ;\n",
      "\t${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i4_softmax.ll > /dev/null;\n",
      "\n",
      "DEBUG:LLVMIRAnalysis:### Done Generate Kernel IR Pass (0.1 secs)\n",
      "DEBUG:MultirateAnalysis:### Entering MULTIRATE ANALYSIS pass\n",
      "DEBUG:MultirateAnalysis:Use fractional repetition count (1 / 1) to start propagation for hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag.k3gemm.k[0].in[0] has production rate 256, source async repetition 1, consumption rate 256, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag.k6gemm.k[0].in[0] has production rate 128, source async repetition 1, consumption rate 128, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag.k9gemm.k[0].in[0] has production rate 128, source async repetition 1, consumption rate 128, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag.k11softmax.k[0].in[0] has production rate 32, source async repetition 1, consumption rate 32, and sink async repetition 1. Computed fractional repetition count is (1 / 1) for hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k11softmax.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag..in[0] use rate matching to propagate fractional repetition count (1 / 1) to \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.plin[0].out[0] to hls4ml_jettag.k0gemm.k[0].in[0] use rate matching to propagate fractional repetition count (1 / 1) to hls4ml_jettag.plin[0]\n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for hls4ml_jettag.plin[0]\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k0gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k9gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k3gemm.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k11softmax.k[0] is 1.\n",
      "INFO: [aiecompiler 77-5917] Repetition count for hls4ml_jettag.k6gemm.k[0] is 1.\n",
      "DEBUG:MultirateAnalysis:Use fractional repetition count (1 / 1) to start propagation for \n",
      "DEBUG:MultirateAnalysis:Set fractional repetition count (1 / 1) for \n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k0gemm.k[0].out[0] to hls4ml_jettag.k3gemm.k[0].in[0] has production rate 256, source async repetition 1, source repetition count 1, consumption rate 256, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k3gemm.k[0].out[0] to hls4ml_jettag.k6gemm.k[0].in[0] has production rate 128, source async repetition 1, source repetition count 1, consumption rate 128, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k6gemm.k[0].out[0] to hls4ml_jettag.k9gemm.k[0].in[0] has production rate 128, source async repetition 1, source repetition count 1, consumption rate 128, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k9gemm.k[0].out[0] to hls4ml_jettag.k11softmax.k[0].in[0] has production rate 32, source async repetition 1, source repetition count 1, consumption rate 32, sink async repetition 1, and sink repetition count 1\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.k11softmax.k[0].out[0] to hls4ml_jettag..in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:Connection from hls4ml_jettag.plin[0].out[0] to hls4ml_jettag.k0gemm.k[0].in[0] has source repetition count 1 and sink repetition count 1 inferred by rate matching\n",
      "DEBUG:MultirateAnalysis:### Completing MULTIRATE ANALYSIS pass\n",
      "DEBUG:TransformIR:### Performing AIEIr transformations on graph 'root'\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i0:hls4ml_jettag.k0gemm.k[0] & i7:\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i0:hls4ml_jettag.k0gemm.k[0] & i1:hls4ml_jettag.k3gemm.k[0]\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i1:hls4ml_jettag.k3gemm.k[0] & i8:\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i1:hls4ml_jettag.k3gemm.k[0] & i2:hls4ml_jettag.k6gemm.k[0]\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i2:hls4ml_jettag.k6gemm.k[0] & i9:\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i2:hls4ml_jettag.k6gemm.k[0] & i3:hls4ml_jettag.k9gemm.k[0]\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i3:hls4ml_jettag.k9gemm.k[0] & i10:\n",
      "INFO: [aiecompiler 77-5908] Adding non-colocation constraint between nodes i3:hls4ml_jettag.k9gemm.k[0] & i4:hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:TransformIR:###Transforming Merge->BroatCast ---> BroadCast->Merge Graph..\n",
      "DEBUG:TransformIR:### Done with  AIEIr transformations\n",
      "DEBUG:ConstraintsProcessor:###Entering Constraints Processor Phase\n",
      "DEBUG:ConstraintsProcessor:Building Constraints for graph : root\n",
      "DEBUG:ConstraintsProcessor:###Reading Constraints From JSON File Work/temp/graph_hls4ml_jettag_meir_constraints.json\n",
      "DEBUG:ConstraintsProcessor:###Done Constraints Processor Phase\n",
      "DEBUG:AIEngineDrc:###Enter: DRC Phase\n",
      "DEBUG:AIEngineDrc:Loading rule specs to xcd service...\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "INFO:AIEngineDrc:DRC Results: 0 Errors\n",
      "DEBUG:AIEngineDrc:###Exit: DRC Phase\n",
      "DEBUG:MapperPartitioner:###Entering Mapper Partitioning Phase\n",
      "DEBUG:MapperPartitioner:###Build Partitioning Graph From AIEIr Graph \n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Node -> Proc Mapper\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Node -> Same Partition Nodes Mapper\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Node -> Non-Colocated Nodes Mapper\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner: Adding non-co-location constr for i7 and 'i0[0.60]'\n",
      " Adding non-co-location constr for i8 and 'i1[0.60]'\n",
      " Adding non-co-location constr for i9 and 'i2[0.60]'\n",
      " Adding non-co-location constr for i10 and 'i3[0.60]'\n",
      " Adding non-co-location constr for 'i0[0.60]' and i7\n",
      " Adding non-co-location constr for 'i0[0.60]' and 'i1[0.60]'\n",
      " Adding non-co-location constr for 'i3[0.60]' and 'i2[0.60]'\n",
      " Adding non-co-location constr for 'i3[0.60]' and i10\n",
      " Adding non-co-location constr for 'i3[0.60]' and 'i4[0.60]'\n",
      " Adding non-co-location constr for 'i1[0.60]' and 'i0[0.60]'\n",
      " Adding non-co-location constr for 'i1[0.60]' and i8\n",
      " Adding non-co-location constr for 'i1[0.60]' and 'i2[0.60]'\n",
      " Adding non-co-location constr for 'i4[0.60]' and 'i3[0.60]'\n",
      " Adding non-co-location constr for 'i2[0.60]' and 'i1[0.60]'\n",
      " Adding non-co-location constr for 'i2[0.60]' and i9\n",
      " Adding non-co-location constr for 'i2[0.60]' and 'i3[0.60]'\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned PLIONode -> Shim ID Mapper\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Port -> Buffer Name Mapping\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Port->BankID Mapper\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Node->BankID Mapper for stack system memory\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Node->Ports Mapper for same part nodes and buffers\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Port->Ports Mapper for same bank buffers\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Port->Ports Mapper for same tile buffers\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Building Pre-Assigned Area Group Mappings for nodes\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:MapperPartitioner:###Creating Edges\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net0 SrcPort=i5_po0 DstPort=i0_pi0 Size=64 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf0 Size=64 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net0 SrcPort=i5_po0 DstPort=i0_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net1 SrcPort=dma_i12_po0 DstPort=i7_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net1 SrcPort=dma_i12_po0 DstPort=i7_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net1_bcast1 SrcPort=dma_i12_po0 DstPort=dma_i13_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net1_bcast1 SrcPort=dma_i12_po0 DstPort=dma_i13_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net3 SrcPort=dma_i14_po0 DstPort=i8_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net3 SrcPort=dma_i14_po0 DstPort=i8_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net3_bcast1 SrcPort=dma_i14_po0 DstPort=dma_i15_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net3_bcast1 SrcPort=dma_i14_po0 DstPort=dma_i15_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net5 SrcPort=dma_i16_po0 DstPort=i9_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net5 SrcPort=dma_i16_po0 DstPort=i9_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net5_bcast1 SrcPort=dma_i16_po0 DstPort=dma_i17_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net5_bcast1 SrcPort=dma_i16_po0 DstPort=dma_i17_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net7 SrcPort=dma_i18_po0 DstPort=i10_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net7 SrcPort=dma_i18_po0 DstPort=i10_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net7_bcast1 SrcPort=dma_i18_po0 DstPort=dma_i19_pi0 Size=0 type=stream\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net7_bcast1 SrcPort=dma_i18_po0 DstPort=dma_i19_pi0 EdgeType=stream\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=net9 SrcPort=i4_po0 DstPort=i6_pi0 Size=32 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf1 Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=net9 SrcPort=i4_po0 DstPort=i6_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net10 SrcPort=i0_po0 DstPort=dma_i12_pi0 Size=256 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf2 Size=256 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net10 SrcPort=i0_po0 DstPort=dma_i12_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net11 SrcPort=dma_i13_po0 DstPort=i1_pi0 Size=256 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf3 Size=256 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net11 SrcPort=dma_i13_po0 DstPort=i1_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net12 SrcPort=i1_po0 DstPort=dma_i14_pi0 Size=128 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf4 Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net12 SrcPort=i1_po0 DstPort=dma_i14_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net13 SrcPort=dma_i15_po0 DstPort=i2_pi0 Size=128 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf5 Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net13 SrcPort=dma_i15_po0 DstPort=i2_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net14 SrcPort=i2_po0 DstPort=dma_i16_pi0 Size=128 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf6 Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net14 SrcPort=i2_po0 DstPort=dma_i16_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net15 SrcPort=dma_i17_po0 DstPort=i3_pi0 Size=128 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf7 Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net15 SrcPort=dma_i17_po0 DstPort=i3_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net16 SrcPort=i3_po0 DstPort=dma_i18_pi0 Size=32 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf8 Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net16 SrcPort=i3_po0 DstPort=dma_i18_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Edge: Name=db_net17 SrcPort=dma_i19_po0 DstPort=i4_pi0 Size=32 type=mem\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf9 Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=db_net17 SrcPort=dma_i19_po0 DstPort=i4_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Create Self Edge i0_weights i0_weights type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=weights Size=4096 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self18 SrcPort=i0_weights DstPort=i0_weights EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i0_weights as weights\n",
      "DEBUG:MapperPartitioner:Create Self Edge i0_bias i0_bias type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=bias Size=256 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self19 SrcPort=i0_bias DstPort=i0_bias EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i0_bias as bias\n",
      "DEBUG:MapperPartitioner:Create Self Edge i1_weights i1_weights type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=weights Size=8192 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self20 SrcPort=i1_weights DstPort=i1_weights EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i1_weights as weights\n",
      "DEBUG:MapperPartitioner:Create Self Edge i1_bias i1_bias type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=bias Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self21 SrcPort=i1_bias DstPort=i1_bias EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i1_bias as bias\n",
      "DEBUG:MapperPartitioner:Create Self Edge i2_weights i2_weights type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=weights Size=4096 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self22 SrcPort=i2_weights DstPort=i2_weights EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i2_weights as weights\n",
      "DEBUG:MapperPartitioner:Create Self Edge i2_bias i2_bias type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=bias Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self23 SrcPort=i2_bias DstPort=i2_bias EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i2_bias as bias\n",
      "DEBUG:MapperPartitioner:Create Self Edge i3_weights i3_weights type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=weights Size=1024 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self24 SrcPort=i3_weights DstPort=i3_weights EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i3_weights as weights\n",
      "DEBUG:MapperPartitioner:Create Self Edge i3_bias i3_bias type lut\n",
      "DEBUG:MapperPartitioner: Create Data : Name=bias Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=self25 SrcPort=i3_bias DstPort=i3_bias EdgeType=lut\n",
      "DEBUG:MapperPartitioner: Adding Pre Assigned Buffer Name Mapping For Port i3_bias as bias\n",
      "DEBUG:MapperPartitioner:Graph Before Creating Partitions\n",
      "DEBUG:MapperPartitioner:###Creating Partitions\n",
      "DEBUG:MapperPartitioner:List of AIE Compute Nodes To Be Partitioned\n",
      "'i0[0.60]' 'i1[0.60]' 'i2[0.60]' 'i3[0.60]' 'i4[0.60]'\n",
      "DEBUG:MapperPartitioner:Initial List Of Partitions (Phase 0)\n",
      "dummy[0.60]:[i0] dummy[0.60]:[i1] dummy[0.60]:[i2] dummy[0.60]:[i3] dummy[0.60]:[i4]\n",
      "DEBUG:MapperPartitioner: Processing Same Part Nodes For Node 'i0[0.60]' \n",
      "DEBUG:MapperPartitioner: Processing Same Part Nodes For Node 'i1[0.60]' \n",
      "DEBUG:MapperPartitioner: Processing Same Part Nodes For Node 'i2[0.60]' \n",
      "DEBUG:MapperPartitioner: Processing Same Part Nodes For Node 'i3[0.60]' \n",
      "DEBUG:MapperPartitioner: Processing Same Part Nodes For Node 'i4[0.60]' \n",
      "DEBUG:MapperPartitioner:Initial List Of Partitions (Phase 1)\n",
      "dummy[0.60]:[i0] dummy[0.60]:[i1] dummy[0.60]:[i2] dummy[0.60]:[i3] dummy[0.60]:[i4]\n",
      "DEBUG:MapperPartitioner:curr partition: PT0[0.00]:[]\n",
      "considering partition: dummy[0.60]:[i0]\n",
      "DEBUG:MapperPartitioner:curr partition: PT0[0.60]:[i0]\n",
      "considering partition: dummy[0.60]:[i1]\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Adding New Partition: PT0[0.60]:[i0]\n",
      "DEBUG:MapperPartitioner:curr partition: PT1[0.00]:[]\n",
      "considering partition: dummy[0.60]:[i1]\n",
      "DEBUG:MapperPartitioner:curr partition: PT1[0.60]:[i1]\n",
      "considering partition: dummy[0.60]:[i2]\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Adding New Partition: PT1[0.60]:[i1]\n",
      "DEBUG:MapperPartitioner:curr partition: PT2[0.00]:[]\n",
      "considering partition: dummy[0.60]:[i2]\n",
      "DEBUG:MapperPartitioner:curr partition: PT2[0.60]:[i2]\n",
      "considering partition: dummy[0.60]:[i3]\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Adding New Partition: PT2[0.60]:[i2]\n",
      "DEBUG:MapperPartitioner:curr partition: PT3[0.00]:[]\n",
      "considering partition: dummy[0.60]:[i3]\n",
      "DEBUG:MapperPartitioner:curr partition: PT3[0.60]:[i3]\n",
      "considering partition: dummy[0.60]:[i4]\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Weight Exceeded: 0.6 + 0.6 > 1\n",
      "DEBUG:MapperPartitioner:Adding New Partition: PT3[0.60]:[i3]\n",
      "DEBUG:MapperPartitioner:curr partition: PT4[0.00]:[]\n",
      "considering partition: dummy[0.60]:[i4]\n",
      "DEBUG:MapperPartitioner:Adding New Partition: PT4[0.60]:[i4]\n",
      "DEBUG:MapperPartitioner:DEBUG:MapperPartitioner: Create Data : Name=sysmem18 Size=4128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Create Data : Name=sysmem19 Size=4128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Create Data : Name=sysmem20 Size=4128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Create Data : Name=sysmem21 Size=4128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Create Data : Name=sysmem22 Size=4128 DataLocation=me\n",
      "DEBUG:MapperPartitioner:Graph After Creating Partitions\n",
      "DEBUG:MapperPartitioner:###Adding Double Edges\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i5_po0 DstPort=i0_pi0 type=mem Edge=net0:i5-(buf0)->i0\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf0d Size=64 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_net0 SrcPort=i5_po0 DstPort=i0_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i5_po0 DstPort=i0_pi0 type=mem Edge=net0:i5-(buf0)->i0\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i4_po0 DstPort=i6_pi0 type=mem Edge=net9:i4-(buf1)->i6\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf1d Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_net9 SrcPort=i4_po0 DstPort=i6_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i4_po0 DstPort=i6_pi0 type=mem Edge=net9:i4-(buf1)->i6\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i0_po0 DstPort=dma_i12_pi0 type=mem Edge=db_net10:i0-(buf2)->dma_i12\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf2d Size=256 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net10 SrcPort=i0_po0 DstPort=dma_i12_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i0_po0 DstPort=dma_i12_pi0 type=mem Edge=db_net10:i0-(buf2)->dma_i12\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=dma_i13_po0 DstPort=i1_pi0 type=mem Edge=db_net11:dma_i13-(buf3)->i1\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf3d Size=256 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net11 SrcPort=dma_i13_po0 DstPort=i1_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=dma_i13_po0 DstPort=i1_pi0 type=mem Edge=db_net11:dma_i13-(buf3)->i1\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i1_po0 DstPort=dma_i14_pi0 type=mem Edge=db_net12:i1-(buf4)->dma_i14\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf4d Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net12 SrcPort=i1_po0 DstPort=dma_i14_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i1_po0 DstPort=dma_i14_pi0 type=mem Edge=db_net12:i1-(buf4)->dma_i14\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=dma_i15_po0 DstPort=i2_pi0 type=mem Edge=db_net13:dma_i15-(buf5)->i2\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf5d Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net13 SrcPort=dma_i15_po0 DstPort=i2_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=dma_i15_po0 DstPort=i2_pi0 type=mem Edge=db_net13:dma_i15-(buf5)->i2\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i2_po0 DstPort=dma_i16_pi0 type=mem Edge=db_net14:i2-(buf6)->dma_i16\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf6d Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net14 SrcPort=i2_po0 DstPort=dma_i16_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i2_po0 DstPort=dma_i16_pi0 type=mem Edge=db_net14:i2-(buf6)->dma_i16\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=dma_i17_po0 DstPort=i3_pi0 type=mem Edge=db_net15:dma_i17-(buf7)->i3\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf7d Size=128 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net15 SrcPort=dma_i17_po0 DstPort=i3_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=dma_i17_po0 DstPort=i3_pi0 type=mem Edge=db_net15:dma_i17-(buf7)->i3\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=i3_po0 DstPort=dma_i18_pi0 type=mem Edge=db_net16:i3-(buf8)->dma_i18\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf8d Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net16 SrcPort=i3_po0 DstPort=dma_i18_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=i3_po0 DstPort=dma_i18_pi0 type=mem Edge=db_net16:i3-(buf8)->dma_i18\n",
      "DEBUG:MapperPartitioner:Add Double Buffer Edge SrcPort=dma_i19_po0 DstPort=i4_pi0 type=mem Edge=db_net17:dma_i19-(buf9)->i4\n",
      "DEBUG:MapperPartitioner: Create Data : Name=buf9d Size=32 DataLocation=me\n",
      "DEBUG:MapperPartitioner: Adding Edge : Name=D_db_net17 SrcPort=dma_i19_po0 DstPort=i4_pi0 EdgeType=mem\n",
      "DEBUG:MapperPartitioner:Done--Add Double Buffer Edge SrcPort=dma_i19_po0 DstPort=i4_pi0 type=mem Edge=db_net17:dma_i19-(buf9)->i4\n",
      "DEBUG:MapperPartitioner:Graph After Adding Double Edges\n",
      "INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File Work/temp/graph_hls4ml_jettag_partition.json\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i5 with data name plin0_hls4ml_jettag_fc1_input\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i6 with data name plout0_hls4ml_jettag_k11softmax\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i7 with data name plout1_hls4ml_jettag_k0gemm\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i8 with data name plout2_hls4ml_jettag_k3gemm\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i9 with data name plout3_hls4ml_jettag_k6gemm\n",
      "DEBUG:MapperPartitioner:Find physical constraint for PLIO i10 with data name plout4_hls4ml_jettag_k9gemm\n",
      "DEBUG:MapperPartitioner:###Done Mapper Partitioning Phase (0.11 secs)\n",
      "DEBUG:AIEngineUDMData:###Enter: UDM Data Phase\n",
      "DEBUG:UDMData:###Start:Translating MeIr Netlist To UDM Netlist\n",
      "DEBUG:UDMData:###Finish(0.05u 0s 0.06w):Translating AIEIr Netlist To UDM Netlist.\n",
      "DEBUG:UDMData:###Start:Translating Complete AIEIr Netlist To UDM Netlist\n",
      "DEBUG:UDMData:###Finish(0.01u 0s 0w):Translating Complete AIEIr Netlist To UDM Netlist\n",
      "DEBUG:UDMData:###Start:Creating Floorplan...\n",
      "INFO: [aiecompiler 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.\n",
      "INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.\n",
      "DEBUG:UDMData:###Finish(0.88u 0.06s 0.98w):Creating Floorplan...\n",
      "DEBUG:UDMData:###Start:Translating Constraints..\n",
      "DEBUG:UDMData:###Finish(0u 0s 0w):Translating Constraints..\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:UDMData:###Start:Translating Constraints..\n",
      "DEBUG:UDMData:###Finish(0u 0s 0w):Translating Constraints..\n",
      "DEBUG:AIEngineUDMData:###Exit: UDM Data Phase\n",
      "DEBUG:AIEnginePartitionSolutionAnnotator:###Entering Partition Solution Annotator Phase\n",
      "DEBUG:AIEnginePartitionSolutionAnnotator:####### Start Annotating UDM Solution After Partitioning\n",
      "DEBUG:AIEngineUDMData:###Start:Writing Complete UDM Netlist To File Work/temp/graph_hls4ml_jettag_aie_full_netlist.aiexn\n",
      "DEBUG:AIEngineUDMData:###Finish:Writing Complete UDM Netlist To File Work/temp/graph_hls4ml_jettag_aie_full_netlist.aiexn\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_partitioned.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_partitioned.aiesol\n",
      "DEBUG:AIEnginePartitionSolutionAnnotator:####### Finish Annotating UDM Solution After Partition\n",
      "DEBUG:AIEnginePartitionSolutionAnnotator:###Done Partition Solution Annotator Phase\n",
      "DEBUG:PostPartitionDrc:###Enter: Post Partition DRC Phase\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "INFO:PostPartitionDrc:Post Partition DRC Results: 0 Errors\n",
      "DEBUG:PostPartitionDrc:###Exit: Post Partition DRC Phase\n",
      "DEBUG:AIEngineDesignAnalyzer:###Enter: Design Analyzer Phase\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:AIEngineDesignAnalyzer:Insert FIFO\n",
      "DEBUG:AIEngineDesignAnalyzer:============Create DoM=======\n",
      "DEBUG:AIEngineDesignAnalyzer:PT4 :  PT3\n",
      "DEBUG:AIEngineDesignAnalyzer:PT3 :  PT2\n",
      "DEBUG:AIEngineDesignAnalyzer:PT2 :  PT1\n",
      "DEBUG:AIEngineDesignAnalyzer:Adding Core local memory colocation constraints\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.plin[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm._dma[0].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm._dma[0].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[0].in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[0].in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[0].in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[1].out[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax._dma[0].in[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm._dma[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[1].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[1].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[1].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax._dma[0].out[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].in[0] needs 1 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.plin[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag..in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm._dma[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm._dma[1].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm._dma[1].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm._dma[1].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax._dma[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:PT0 nodes->\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[0] 4096 : EndPts hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].out[0] 256 : EndPts hls4ml_jettag.k0gemm._dma[0] hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[1] 256 : EndPts hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].in[0] 64 : EndPts hls4ml_jettag.k0gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].out[0] needs DMA OUT\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].in[0] needs DMA IN\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k0gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k0gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k0gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k0gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k0gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k0gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:PT1 nodes->\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[0] 8192 : EndPts hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].in[0] 256 : EndPts hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].out[0] 128 : EndPts hls4ml_jettag.k3gemm._dma[1] hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[1] 128 : EndPts hls4ml_jettag.k3gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].in[0] needs DMA IN\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].out[0] needs DMA OUT\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k3gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k3gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k3gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k3gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:PT2 nodes->\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[0] 4096 : EndPts hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].in[0] 128 : EndPts hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].out[0] 128 : EndPts hls4ml_jettag.k6gemm._dma[1] hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[1] 128 : EndPts hls4ml_jettag.k6gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].in[0] needs DMA IN\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].out[0] needs DMA OUT\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k6gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k6gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k6gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k6gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k6gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k6gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:PT3 nodes->\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[0] 1024 : EndPts hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].in[0] 128 : EndPts hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].out[0] 32 : EndPts hls4ml_jettag.k9gemm._dma[1] hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[1] 32 : EndPts hls4ml_jettag.k9gemm.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].in[0] needs DMA IN\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].out[0] needs DMA OUT\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].param[0] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k9gemm.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k9gemm.k[0].param[1] needs 0 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:PT4 nodes->\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:Available unconstrained core local memory:\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].in[0] 32 : EndPts hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].out[0] 32 : EndPts plout0_hls4ml_jettag_k11softmax hls4ml_jettag.k11softmax.k[0]\n",
      "DEBUG:AIEngineDesignAnalyzer:  BankSizeInBytes=8192 DMA_IN=2 DMA_OUT=2 HwLocksAllowed=10\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].in[0] needs DMA IN\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].out[0] needs DMA OUT\n",
      "DEBUG:AIEngineDesignAnalyzer:  hls4ml_jettag.k11softmax.k[0].in[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:    hls4ml_jettag.k11softmax.k[0].out[0] needs 2 locks\n",
      "DEBUG:AIEngineDesignAnalyzer:###Exit: Design Analyzer Phase Finished Successfully\n",
      "DEBUG:AIEngineUDMPlacer:###Enter: UDM Mapper Phase\n",
      "DEBUG:AIEngineUDMPlacer:###Start: Running UDM Placer\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:AIEUnifiedPNRInterface:####Saving FIFO Locations Information\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i0_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i7_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i13_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i8_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i15_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i9_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i17_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i10_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i19_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i6_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i12_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i1_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i14_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i2_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i16_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i3_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port dma_i18_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving FIFO Locations For Un-Constraint Port i4_pi0\n",
      "DEBUG:AIEngineUDMPlacer:###Writing Pre-mapped solDB To JSON File Work/temp/graph_hls4ml_jettag_aie_premapped.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_premapped.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_premapped.aiesol\n",
      "DEBUG:AIEngineUDMPlacer:###Writing Placer Constraints To JSON File Work/temp/graph_hls4ml_jettag_aie_constraints_for_placer.aiecst\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Constraitns To File Work/temp/graph_hls4ml_jettag_aie_constraints_for_placer.aiecst\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Constraitns To File Work/temp/graph_hls4ml_jettag_aie_constraints_for_placer.aiecst\n",
      "Starting Vivado AIE Placer. HANENetlist | Checksum 3270309206\n",
      "AIENetlist | Total Netlist Checksum: 1478137848\n",
      "Number of user loc constraints: 0\n",
      "Number of pblock constraints: 1\n",
      "Number of other constraints: 0\n",
      " ... Nodes in trace graph = 0 ... \n",
      "No. of channels in cluster PT3: 4\n",
      "No. of channels in cluster PT2: 4\n",
      "No. of channels in cluster PT1: 4\n",
      "No. of channels in cluster PT4: 4\n",
      "No. of channels in cluster PT0: 4\n",
      "Raw Lower utilization: 25\n",
      "Lower utilization: 25\n",
      "Raw Upper utilization: 25\n",
      "Upper utilization: 25\n",
      "Check AIE-PRE-MAPPER has run: 0 errors\n",
      "AIE Initial Checker Successful\n",
      "AIE Mapper Partitioner succeeded.\n",
      "\n",
      " AIE-Placer : launching thread for partition, id = 1\n",
      "\n",
      " AIE-Placer : launching thread for partition, id = 3\n",
      "\n",
      " AIE-Placer : launching thread for partition, id = 4\n",
      "AIE-Placer is running placement with 3 threads ..\n",
      "ME Global Placer | Checksum: 2427249447\n",
      "ME Global Placer Run Time: 0.23\n",
      "ME Detail Placer | Checksum: 297818963\n",
      "ME Detail Placer Run Time: 0.04\n",
      "ME Post DP Optimization Run Time: 0\n",
      "ME Global Placer | Checksum: 1475506451\n",
      "ME Global Placer Run Time: 0.41\n",
      "ME Global Placer | Checksum: 3416374593\n",
      "ME Global Placer Run Time: 0.44\n",
      "ME Detail Placer | Checksum: 1455136819\n",
      "ME Detail Placer | Checksum: 1953191799\n",
      "ME Detail Placer Run Time: 0.04\n",
      "ME Post DP Optimization Run Time: 0\n",
      "ME Detail Placer Run Time: 0.07\n",
      "ME Post DP Optimization Run Time: 0\n",
      "Merging 3 placeDBs ..\n",
      "INFO: [aiecompiler 47-778] Running Pass 1 of AIE Mapper.\n",
      "INFO: [aiecompiler 47-777] Running Global placer\n",
      "ME Global Placer | Checksum: 2621671001\n",
      "ME Global Placer Run Time: 0.71\n",
      "INFO: [aiecompiler 47-776] Running Detail placer\n",
      "ME Detail Placer | Checksum: 4025723438\n",
      "ME Detail Placer Run Time: 0.06\n",
      "ME Post DP Optimization Run Time: 0\n",
      "Shim solve succeeded .. Inserting shim coordinates into master placeDB  -- dump MEPlaceDB into solDB -- \n",
      "Clusters : \n",
      "\tPT2 placed at site : AIE_CORE_X27Y6 + element : CORE\n",
      "\t - hls4ml_jettag.k6gemm.k[0]\n",
      "\tPT4 placed at site : AIE_CORE_X25Y0 + element : CORE\n",
      "\t - hls4ml_jettag.k11softmax.k[0]\n",
      "\tPT3 placed at site : AIE_CORE_X24Y2 + element : CORE\n",
      "\t - hls4ml_jettag.k9gemm.k[0]\n",
      "\tPT0 placed at site : AIE_CORE_X23Y0 + element : CORE\n",
      "\t - hls4ml_jettag.k0gemm.k[0]\n",
      "\tPT1 placed at site : AIE_CORE_X22Y1 + element : CORE\n",
      "\t - hls4ml_jettag.k3gemm.k[0]\n",
      "Buffers :\n",
      "\tbuf0 placed at site : AIE_MEMGRP_X23Y0 + element : BANK2\n",
      "\t - offset 0\n",
      "\tbuf1 placed at site : AIE_MEMGRP_X24Y0 + element : BANK3\n",
      "\t - offset 0\n",
      "\tbuf10 placed at site : AIE_MEMGRP_X23Y1 + element : BANK0\n",
      "\t - offset 4096\n",
      "\tbuf11 placed at site : AIE_MEMGRP_X23Y1 + element : BANK0\n",
      "\t - offset 0\n",
      "\tbuf12 placed at site : AIE_MEMGRP_X22Y0 + element : BANK3\n",
      "\t - offset 0\n",
      "\tbuf13 placed at site : AIE_MEMGRP_X22Y2 + element : BANK0\n",
      "\t - offset 0\n",
      "\tbuf14 placed at site : AIE_MEMGRP_X27Y5 + element : BANK0\n",
      "\t - offset 4096\n",
      "\tbuf15 placed at site : AIE_MEMGRP_X27Y6 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf16 placed at site : AIE_MEMGRP_X24Y3 + element : BANK0\n",
      "\t - offset 0\n",
      "\tbuf17 placed at site : AIE_MEMGRP_X24Y3 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf2 placed at site : AIE_MEMGRP_X23Y0 + element : BANK0\n",
      "\t - offset 0\n",
      "\tbuf3 placed at site : AIE_MEMGRP_X22Y0 + element : BANK2\n",
      "\t - offset 0\n",
      "\tbuf4 placed at site : AIE_MEMGRP_X23Y1 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf5 placed at site : AIE_MEMGRP_X27Y7 + element : BANK3\n",
      "\t - offset 0\n",
      "\tbuf6 placed at site : AIE_MEMGRP_X27Y7 + element : BANK0\n",
      "\t - offset 96\n",
      "\tbuf7 placed at site : AIE_MEMGRP_X24Y1 + element : BANK0\n",
      "\t - offset 8032\n",
      "\tbuf8 placed at site : AIE_MEMGRP_X24Y2 + element : BANK0\n",
      "\t - offset 0\n",
      "\tbuf9 placed at site : AIE_MEMGRP_X24Y0 + element : BANK2\n",
      "\t - offset 0\n",
      "\tbuf23 placed at site : AIE_MEMGRP_X23Y0 + element : BANK3\n",
      "\t - offset 0\n",
      "\tbuf24 placed at site : AIE_MEMGRP_X24Y0 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf25 placed at site : AIE_MEMGRP_X23Y0 + element : BANK1\n",
      "\t - offset 4224\n",
      "\tbuf26 placed at site : AIE_MEMGRP_X22Y0 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf27 placed at site : AIE_MEMGRP_X23Y1 + element : BANK2\n",
      "\t - offset 0\n",
      "\tbuf28 placed at site : AIE_MEMGRP_X27Y7 + element : BANK1\n",
      "\t - offset 8064\n",
      "\tbuf29 placed at site : AIE_MEMGRP_X27Y7 + element : BANK2\n",
      "\t - offset 64\n",
      "\tbuf30 placed at site : AIE_MEMGRP_X24Y1 + element : BANK3\n",
      "\t - offset 0\n",
      "\tbuf31 placed at site : AIE_MEMGRP_X24Y2 + element : BANK1\n",
      "\t - offset 0\n",
      "\tbuf32 placed at site : AIE_MEMGRP_X24Y0 + element : BANK0\n",
      "\t - offset 8160\n",
      "\tsysmem18 placed at site : AIE_MEMGRP_X23Y1 + element : BANK3\n",
      "\t - offset 0\n",
      "\t - accessRow : 0, accessCol : 23\n",
      "\tsysmem19 placed at site : AIE_MEMGRP_X22Y0 + element : BANK0\n",
      "\t - offset 4064\n",
      "\t - accessRow : 1, accessCol : 22\n",
      "\tsysmem20 placed at site : AIE_MEMGRP_X27Y6 + element : BANK0\n",
      "\t - offset 0\n",
      "\t - accessRow : 6, accessCol : 27\n",
      "\tsysmem21 placed at site : AIE_MEMGRP_X24Y1 + element : BANK1\n",
      "\t - offset 32\n",
      "\t - accessRow : 2, accessCol : 24\n",
      "\tsysmem22 placed at site : AIE_MEMGRP_X24Y0 + element : BANK1\n",
      "\t - offset 32\n",
      "\t - accessRow : 0, accessCol : 25\n",
      "Plio nodes :\n",
      "\tplout3_hls4ml_jettag_k6gemm placed at site : AIE_PL_X43Y0 + element : AIE_PL_M_AXIS_4\n",
      "\tplout4_hls4ml_jettag_k9gemm placed at site : AIE_PL_X43Y0 + element : AIE_PL_M_AXIS_5\n",
      "\tplout2_hls4ml_jettag_k3gemm placed at site : AIE_PL_X43Y0 + element : AIE_PL_M_AXIS_3\n",
      "\tplout1_hls4ml_jettag_k0gemm placed at site : AIE_PL_X43Y0 + element : AIE_PL_M_AXIS_2\n",
      "\tplout0_hls4ml_jettag_k11softmax placed at site : AIE_PL_X24Y0 + element : AIE_PL_M_AXIS_0\n",
      "\tplin0_hls4ml_jettag_fc1_input placed at site : AIE_PL_X22Y0 + element : AIE_PL_S_AXIS_0\n",
      "Gmio nodes :\n",
      "Packet control nodes : \n",
      "Packet split nodes : \n",
      "Packet merge nodes : \n",
      "Trace nodes : \n",
      "Explicit dma nodes : \n",
      "\thls4ml_jettag.k6gemm._dma[0] placed at site : AIE_MEMGRP_X27Y7 + element : DMA\n",
      "\thls4ml_jettag.k9gemm._dma[0] placed at site : AIE_MEMGRP_X24Y1 + element : DMA\n",
      "\thls4ml_jettag.k6gemm._dma[1] placed at site : AIE_MEMGRP_X27Y7 + element : DMA\n",
      "\thls4ml_jettag.k9gemm._dma[1] placed at site : AIE_MEMGRP_X24Y2 + element : DMA\n",
      "\thls4ml_jettag.k3gemm._dma[1] placed at site : AIE_MEMGRP_X23Y1 + element : DMA\n",
      "\thls4ml_jettag.k11softmax._dma[0] placed at site : AIE_MEMGRP_X24Y0 + element : DMA\n",
      "\thls4ml_jettag.k3gemm._dma[0] placed at site : AIE_MEMGRP_X22Y0 + element : DMA\n",
      "\thls4ml_jettag.k0gemm._dma[0] placed at site : AIE_MEMGRP_X23Y0 + element : DMA\n",
      "InstTerm nodes :  \n",
      "num_aie_cores: 5\n",
      "num_aie_banks: 31\n",
      "Check AIE-MAPPER has run: 0 errors\n",
      "AIE Solution Checker Successful\n",
      "AIE Mapper Solution Checker succeeded.\n",
      "Total number of inferred DMAs: 0\n",
      "Number of buffer conflicts in MG(23, 1) bank 0: 1\n",
      "Number of buffer conflicts in MG(24, 0) bank 1: 1\n",
      "Total number of buffer conflicts = 2\n",
      "Approximate ME WL: 123\n",
      "Placer Runtime: 1.36\n",
      "Total Placer Runtime: 1.36\n",
      "DEBUG:AIEngineUDMPlacer:###Finish: UDM Placer Finished Successfully\n",
      "DEBUG:AIEngineUDMPlacer:###Finish: Running UDM Placer\n",
      "DEBUG:AIEngineUDMPlacer:###Exit: UDM Mapper Phase (1.37 secs)\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:###Entering UDM Solution Annotator Phase\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####### Start Annotating UDM Solution\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Annotating Placement For Nodes\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_mapped.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_mapped.aiesol\n",
      "INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File Work/temp/graph_hls4ml_jettag_mapped.json\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:###adding mapping section\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Writing Placement For Nodes\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i12\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i13\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i14\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i15\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i16\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i17\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i18\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node dma_i19\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i10\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i5\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i7\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i8\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node i9\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node ps_i11\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory sysmem18\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory Access Col,Row 23,0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory sysmem19\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory Access Col,Row 22,1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory sysmem20\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory Access Col,Row 27,6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory sysmem21\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory Access Col,Row 24,2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory sysmem22\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:##### Extracting Reserved Memory Access Col,Row 25,0\n",
      "INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File Work/temp/graph_hls4ml_jettag_aie_mapped.aiecst\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Writing Placement For Nodes As Constraints\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i12\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i13\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i14\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i15\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i16\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i17\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i18\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i19\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti10\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti10\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti5\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti5\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti7\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti7\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti8\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti8\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti9\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti9\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintps_i11\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Writing Placement For Nodes As Constraints - End\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####=>writePortInstBlockInstanceMappingAsConstraint 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####=>writePortInstBlockInstanceMappingAsConstraint 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311f1c0 binfos.size() 2 dma_i12_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83115480 binfos.size() 2 dma_i13_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83115690 binfos.size() 2 dma_i14_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f3620 binfos.size() 2 dma_i15_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f3a60 binfos.size() 2 dma_i16_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f4680 binfos.size() 2 dma_i17_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f4bc0 binfos.size() 2 dma_i18_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f55b0 binfos.size() 2 dma_i19_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e8dd0 binfos.size() 1 i0_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d818ae0 binfos.size() 2 i0_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d8016e0 binfos.size() 2 i0_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d9ad470 binfos.size() 1 i0_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83117c70 binfos.size() 1 i1_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83123750 binfos.size() 2 i1_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830fd120 binfos.size() 2 i1_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830fd330 binfos.size() 1 i1_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e9890 binfos.size() 1 i2_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83117e80 binfos.size() 2 i2_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311a2f0 binfos.size() 2 i2_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311a530 binfos.size() 1 i2_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x831000a0 binfos.size() 1 i3_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e9aa0 binfos.size() 2 i3_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7fcbc0 binfos.size() 2 i3_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7fce00 binfos.size() 1 i3_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x831002b0 binfos.size() 2 i4_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83118320 binfos.size() 2 i4_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint -- end\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####### Finish Annotating UDM Solution\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:###Done UDM Solution Annotator Phase\n",
      "DEBUG:MappingAnalysis:Entering MAPPING ANALYSIS pass \n",
      "DEBUG:MappingAnalysis:Mapped filename Work/temp/graph_hls4ml_jettag_mapped.json\n",
      "DEBUG:MappingAnalysis:###Extracting Mapping Information From UDM Solution (In Memory)\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Extract Mapping Information From UDM Solution\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i12\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i12, col=23, row=0, coreid=23, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i13\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i13, col=22, row=0, coreid=22, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i14\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i14, col=23, row=1, coreid=73, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i15\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i15, col=27, row=7, coreid=377, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i16\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i16, col=27, row=7, coreid=377, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i17\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i17, col=24, row=1, coreid=74, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i18\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i18, col=24, row=2, coreid=124, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i19\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=dma_i19, col=24, row=0, coreid=24, fabric=, runtime=0, schedule=-1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=i0, col=23, row=0, coreid=23, fabric=me, runtime=0, schedule=0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i1\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=i1, col=22, row=1, coreid=72, fabric=me, runtime=0, schedule=0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i10\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i10, col=44, channel=5, ioshimid=44, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i2\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=i2, col=27, row=6, coreid=327, fabric=me, runtime=0, schedule=0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i3\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=i3, col=24, row=2, coreid=124, fabric=me, runtime=0, schedule=0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i4\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Node name=i4, col=25, row=0, coreid=25, fabric=me, runtime=0, schedule=0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i5\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i5, col=23, channel=0, ioshimid=23, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i6\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i6, col=25, channel=0, ioshimid=25, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i7\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i7, col=44, channel=2, ioshimid=44, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i8\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i8, col=44, channel=3, ioshimid=44, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i9\n",
      "DEBUG:AIEUnifiedPNRInterface:##### PLIO Node [name=i9, col=44, channel=4, ioshimid=44, ioshimtype=plioshim, fabric=me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node ps_i11\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i12\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i13\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i14\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i15\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i16\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i17\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i18\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node dma_i19\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i1\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i10\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i2\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i3\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i4\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i5\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i6\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i7\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i8\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node i9\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Placement For Node ps_i11\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i12_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf2, [col:23, row:0, bankId:0, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf2d, [col:23, row:0, bankId:1, size:256, offset:4224, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i12_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i13_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i13_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf3, [col:22, row:0, bankId:2, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf3d, [col:22, row:0, bankId:1, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i14_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf4, [col:23, row:1, bankId:1, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf4d, [col:23, row:1, bankId:2, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i14_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i15_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i15_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf5, [col:27, row:7, bankId:3, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf5d, [col:27, row:7, bankId:1, size:128, offset:8064, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i16_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf6, [col:27, row:7, bankId:0, size:128, offset:96, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf6d, [col:27, row:7, bankId:2, size:128, offset:64, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i16_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i17_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i17_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf7, [col:24, row:1, bankId:0, size:128, offset:8032, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf7d, [col:24, row:1, bankId:3, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i18_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf8, [col:24, row:2, bankId:0, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf8d, [col:24, row:2, bankId:1, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i18_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i19_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance dma_i19_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf9, [col:24, row:0, bankId:2, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf9d, [col:24, row:0, bankId:0, size:32, offset:8160, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i0_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf0, [col:23, row:0, bankId:2, size:64, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf0d, [col:23, row:0, bankId:3, size:64, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i0_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf2, [col:23, row:0, bankId:0, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf2d, [col:23, row:0, bankId:1, size:256, offset:4224, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i0_weights\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:weights, [col:23, row:1, bankId:0, size:4096, offset:4096, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i0_bias\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:bias, [col:23, row:1, bankId:0, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i1_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf3, [col:22, row:0, bankId:2, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf3d, [col:22, row:0, bankId:1, size:256, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i1_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf4, [col:23, row:1, bankId:1, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf4d, [col:23, row:1, bankId:2, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i1_weights\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:weights, [col:22, row:0, bankId:3, size:8192, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i1_bias\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:bias, [col:22, row:2, bankId:0, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i10_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i2_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf5, [col:27, row:7, bankId:3, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf5d, [col:27, row:7, bankId:1, size:128, offset:8064, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i2_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf6, [col:27, row:7, bankId:0, size:128, offset:96, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf6d, [col:27, row:7, bankId:2, size:128, offset:64, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i2_weights\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:weights, [col:27, row:5, bankId:0, size:4096, offset:4096, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i2_bias\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:bias, [col:27, row:6, bankId:1, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i3_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf7, [col:24, row:1, bankId:0, size:128, offset:8032, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf7d, [col:24, row:1, bankId:3, size:128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i3_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf8, [col:24, row:2, bankId:0, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf8d, [col:24, row:2, bankId:1, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i3_weights\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:weights, [col:24, row:3, bankId:0, size:1024, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i3_bias\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:bias, [col:24, row:3, bankId:1, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i4_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf9, [col:24, row:0, bankId:2, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf9d, [col:24, row:0, bankId:0, size:32, offset:8160, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i4_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf1, [col:24, row:0, bankId:3, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf1d, [col:24, row:0, bankId:1, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i5_po0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf0, [col:23, row:0, bankId:2, size:64, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf0d, [col:23, row:0, bankId:3, size:64, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i6_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf1, [col:24, row:0, bankId:3, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:buf1d, [col:24, row:0, bankId:1, size:32, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i7_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i8_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Buffers Information For Port Instance i9_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extracting Reserved Memories\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory sysmem18\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:sysmem18, [col:23, row:1, bankId:3, size:4128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory Access Col,Row 23,0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory sysmem19\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:sysmem19, [col:22, row:0, bankId:0, size:4128, offset:4064, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory Access Col,Row 22,1\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory sysmem20\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:sysmem20, [col:27, row:6, bankId:0, size:4128, offset:0, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory Access Col,Row 27,6\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory sysmem21\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:sysmem21, [col:24, row:1, bankId:1, size:4128, offset:32, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory Access Col,Row 24,2\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory sysmem22\n",
      "DEBUG:AIEUnifiedPNRInterface:####### BufferInfo Name:sysmem22, [col:24, row:0, bankId:1, size:4128, offset:32, fabric:me]\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Extracting Reserved Memory Access Col,Row 25,0\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Extract Mapping Information From UDM Solution\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extract PLIO->Shim Mapping\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i10_pi0 col:44 channel:5\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i5_po0 col:23 channel:0\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i6_pi0 col:25 channel:0\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i7_pi0 col:44 channel:2\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i8_pi0 col:44 channel:3\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i9_pi0 col:44 channel:4\n",
      "INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: Work/arch/aie_interface.aieintfcst\n",
      "INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /tools/Xilinx/Vivado/2022.2/data/parts/xilinx/common/noc/schemas/constraints.json\n",
      "DEBUG:MappingAnalysis:Done with MAPPING ANALYSIS pass \n",
      "DEBUG:LogicalArchWriter:### Entering Logical Arch Writer\n",
      "DEBUG:LogicalArchWriter:### Building Logical Arch Model\n",
      "INFO: [aiecompiler 77-310] Generating logical architecture in file Work/arch/logical_arch_aie.larch\n",
      "INFO: [aiecompiler 77-313] Initializing logical architecture from file Work/arch/logical_arch_aie.larch\n",
      "DEBUG:LogicalArchWriter:### Done writing Logical Arch\n",
      "DEBUG:InterposerAnalysis:Entering INTERPOSER ANALYSIS pass\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i0_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i0_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i0_weights\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i0_bias\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i1_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i1_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i1_weights\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i1_bias\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i2_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i2_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i2_weights\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i2_bias\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i3_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i3_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i3_weights\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i3_bias\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i4_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i4_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i5_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i6_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i7_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i8_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i9_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port i10_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i12_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i12_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i13_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i13_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i14_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i14_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i15_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i15_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i16_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i16_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i17_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i17_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i18_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i18_po0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i19_pi0\n",
      "DEBUG:InterposerAnalysis:### Creating interposer for port dma_i19_po0\n",
      "DEBUG:InterposerAnalysis:Done with  INTERPOSER ANALYSIS pass\n",
      "DEBUG:LockAllocation :### Entering LOCK ALLOCATION pass\n",
      "nodeProcessed = 1\n",
      "DEBUG:LockAllocation :### Done with LOCK ALLOCATION pass\n",
      "DEBUG:StreamAllocation :### Entering STREAM ALLOCATION pass\n",
      "DEBUG:StreamAllocation :### Done with STREAM ALLOCATION pass\n",
      "DEBUG:DMAAllocation:### Entering DMA ALLOCATION pass\n",
      "DEBUG:DMAAllocation:  MG(23,0) : Allocated S2MM DMA channel 0 for port i0_pi0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(23,0) : Allocated S2MM DMA BD 0-1 for port i0_pi0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(24,0) : Allocated MM2S DMA channel 0 for port i4_po0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(24,0) : Allocated MM2S DMA BD 0-1 for port i4_po0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(23,0) : Allocated MM2S DMA channel 0 for port dma_i12_pi0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(23,0) : Allocated MM2S DMA BD 2-3 for port dma_i12_pi0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(22,0) : Allocated S2MM DMA channel 0 for port dma_i13_po0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(22,0) : Allocated S2MM DMA BD 0-1 for port dma_i13_po0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(23,1) : Allocated MM2S DMA channel 0 for port dma_i14_pi0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(23,1) : Allocated MM2S DMA BD 0-1 for port dma_i14_pi0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(27,7) : Allocated S2MM DMA channel 0 for port dma_i15_po0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(27,7) : Allocated S2MM DMA BD 0-1 for port dma_i15_po0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(27,7) : Allocated MM2S DMA channel 0 for port dma_i16_pi0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(27,7) : Allocated MM2S DMA BD 2-3 for port dma_i16_pi0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(24,1) : Allocated S2MM DMA channel 0 for port dma_i17_po0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(24,1) : Allocated S2MM DMA BD 0-1 for port dma_i17_po0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(24,2) : Allocated MM2S DMA channel 0 for port dma_i18_pi0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(24,2) : Allocated MM2S DMA BD 0-1 for port dma_i18_pi0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:  MG(24,0) : Allocated S2MM DMA channel 0 for port dma_i19_po0 #buff=2\n",
      "DEBUG:DMAAllocation:  MG(24,0) : Allocated S2MM DMA BD 2-3 for port dma_i19_po0 #buff=2, number of BDs per buffer = 1\n",
      "DEBUG:DMAAllocation:### Done with DMA ALLOCATION pass\n",
      "DEBUG:MathEngineUDMRouter:###Start: Running UDM Router\n",
      "DEBUG:AIEUnifiedPNRInterface:####Saving DMA Channel Allocation Information\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i12_pi0 : AIE_TILE_X23Y1aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i12_po0 : AIE_TILE_X23Y1aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i13_pi0 : AIE_TILE_X22Y1aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i13_po0 : AIE_TILE_X22Y1aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i14_pi0 : AIE_TILE_X23Y2aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i14_po0 : AIE_TILE_X23Y2aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i15_pi0 : AIE_TILE_X27Y8aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i15_po0 : AIE_TILE_X27Y8aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i16_pi0 : AIE_TILE_X27Y8aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i16_po0 : AIE_TILE_X27Y8aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i17_pi0 : AIE_TILE_X24Y2aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i17_po0 : AIE_TILE_X24Y2aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i18_pi0 : AIE_TILE_X24Y3aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i18_po0 : AIE_TILE_X24Y3aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i19_pi0 : AIE_TILE_X24Y1aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port dma_i19_po0 : AIE_TILE_X24Y1aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port i0_pi0 : AIE_TILE_X23Y1aie_memgrp.DMA.S_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:######### Saving DMA Channel Allocation For Port i4_po0 : AIE_TILE_X24Y1aie_memgrp.DMA.M_DMA_CH0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Saving Core Stream Channel Allocation Information\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_prerouted.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_prerouted.aiesol\n",
      "Target Part xcvc1902-vsva2197-2MP-e-S 0x52f7970\n",
      "Create HARTArchHelperV8\n",
      "Create HARTArchHelperV8\n",
      "Create HARTArchHelperV10\n",
      "HARTArchConstsV10::initialize\n",
      "BOUNCE_MIN_DIST 1, 1\n",
      "HARTArchConstsV10::initialize - done\n",
      "New Arch Helper: 0x84013a40 for device: 0x52f7970\n",
      "INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph\n",
      "Target Part: xcvc1902-vsva2197-2MP-e-S 0x52f7970\n",
      "Cols: 50 Rows: 9\n",
      "Slave Net Limit: 4\n",
      "FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0\n",
      "FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1\n",
      "Num tile types: 8\n",
      "Adding tile type: AIE_INTF_A_CORE with 262 nodes.\n",
      "Adding tile type: AIE_INTF_B0_CORE with 3324 nodes.\n",
      "Adding tile type: AIE_INTF_B1_CORE with 3220 nodes.\n",
      "Adding tile type: AIE_INTF_B2_CORE with 3220 nodes.\n",
      "Adding tile type: AIE_INTF_B3_CORE with 3158 nodes.\n",
      "Adding tile type: AIE_INTF_C_CORE with 3324 nodes.\n",
      "Adding tile type: AIE_TILE with 744 nodes.\n",
      "Adding tile type: AIE_TILE_MY with 744 nodes.\n",
      "Number of Tiles created: 450\n",
      "INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.\n",
      "INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 2.560000 wall time 2.560000\n",
      "INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.\n",
      "INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper\n",
      "Running AIE Post-Map Finalizer.\n",
      "Post-Map Finalizer succeeded.\n",
      "INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.\n",
      "INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.040000 wall time 0.040000\n",
      "Instance: hls4ml_jettag.k0gemm._dma[0] is placed at AIE_MEMGRP_X23Y0\n",
      "Instance: hls4ml_jettag.k0gemm.k[0] is placed at AIE_CORE_X23Y0\n",
      "Instance: hls4ml_jettag.k11softmax._dma[0] is placed at AIE_MEMGRP_X24Y0\n",
      "Instance: hls4ml_jettag.k11softmax.k[0] is placed at AIE_CORE_X25Y0\n",
      "Instance: hls4ml_jettag.k3gemm._dma[0] is placed at AIE_MEMGRP_X22Y0\n",
      "Instance: hls4ml_jettag.k3gemm._dma[1] is placed at AIE_MEMGRP_X23Y1\n",
      "Instance: hls4ml_jettag.k3gemm.k[0] is placed at AIE_CORE_X22Y1\n",
      "Instance: hls4ml_jettag.k6gemm._dma[0] is placed at AIE_MEMGRP_X27Y7\n",
      "Instance: hls4ml_jettag.k6gemm._dma[1] is placed at AIE_MEMGRP_X27Y7\n",
      "Instance: hls4ml_jettag.k6gemm.k[0] is placed at AIE_CORE_X27Y6\n",
      "Instance: hls4ml_jettag.k9gemm._dma[0] is placed at AIE_MEMGRP_X24Y1\n",
      "Instance: hls4ml_jettag.k9gemm._dma[1] is placed at AIE_MEMGRP_X24Y2\n",
      "Instance: hls4ml_jettag.k9gemm.k[0] is placed at AIE_CORE_X24Y2\n",
      "Instance: plin0_hls4ml_jettag_fc1_input is placed at AIE_PL_X22Y0\n",
      "Instance: plout0_hls4ml_jettag_k11softmax is placed at AIE_PL_X24Y0\n",
      "Instance: plout1_hls4ml_jettag_k0gemm is placed at AIE_PL_X43Y0\n",
      "Instance: plout2_hls4ml_jettag_k3gemm is placed at AIE_PL_X43Y0\n",
      "Instance: plout3_hls4ml_jettag_k6gemm is placed at AIE_PL_X43Y0\n",
      "Instance: plout4_hls4ml_jettag_k9gemm is placed at AIE_PL_X43Y0\n",
      "Created Net for : net9 : 0 , 2\n",
      "Net : 0 has demand: 100 : 1.000000\n",
      "Term:  term (8: 24,1,23)D  0 is 1. 0\n",
      "Term:  term (7: 25,0,1629)L  1 is 1. 0\n",
      "Created Net for : net7 : 2 , 5\n",
      "Net : 1 has demand: 100 : 1.000000\n",
      "Term:  term (12: 24,3,23)D  2 is 1. 1\n",
      "Term:  term (9: 24,1,73)L  3 is 1. 1\n",
      "Term:  term (0: 44,0,1561)L  4 is 1. 1\n",
      "Created Net for : net5 : 5 , 8\n",
      "Net : 2 has demand: 100 : 1.000000\n",
      "Term:  term (5: 27,8,23)D  5 is 1. 2\n",
      "Term:  term (10: 24,2,73)L  6 is 1. 2\n",
      "Term:  term (1: 44,0,1558)L  7 is 1. 2\n",
      "Created Net for : net3 : 8 , 11\n",
      "Net : 3 has demand: 100 : 1.000000\n",
      "Term:  term (16: 23,2,23)D  8 is 1. 3\n",
      "Term:  term (6: 27,8,73)L  9 is 1. 3\n",
      "Term:  term (2: 44,0,1555)L  10 is 1. 3\n",
      "Created Net for : net1 : 11 , 14\n",
      "Net : 4 has demand: 100 : 1.000000\n",
      "Term:  term (15: 23,1,23)D  11 is 1. 4\n",
      "Term:  term (17: 22,1,73)L  12 is 1. 4\n",
      "Term:  term (3: 44,0,1552)L  13 is 1. 4\n",
      "Created Net for : net0 : 14 , 16\n",
      "Net : 5 has demand: 100 : 1.000000\n",
      "Term:  term (13: 23,0,1418)D  14 is 1. 5\n",
      "Term:  term (14: 23,1,73)L  15 is 1. 5\n",
      "Post Netlist Builder Checksum | NetGraph: 2073031739 | NumContArr: 1047170574\n",
      "INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.\n",
      "INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.070000 wall time 0.080000\n",
      "INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.\n",
      "Reading area constraints.\n",
      "Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 3 4 5 }\n",
      "Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 3 4 5 }\n",
      "INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.\n",
      "INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time 0.010000 wall time 0.010000\n",
      "Fifo threshold is 40.\n",
      "INFO: [aiecompiler 35-3326] AIE Router starting projection of pins\n",
      "Running AIE Post-Map Finalizer.\n",
      "Post-Map Finalizer succeeded.\n",
      "Projecting Net 0 of logical net net9 \n",
      "Projecting Net 1 of logical net net7 \n",
      "Projecting Net 2 of logical net net5 \n",
      "Projecting Net 3 of logical net net3 \n",
      "Projecting Net 4 of logical net net1 \n",
      "Projecting Net 5 of logical net net0 \n",
      "INFO: [aiecompiler 35-3325] AIE Router finished projection of pins\n",
      "INFO: [aiecompiler 35-3324] AIE Router Projection cpu time -0.000000 wall time -0.000000\n",
      "INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.\n",
      "INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.\n",
      "INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time -0.000000 wall time -0.000000\n",
      "Router is running in timing mode: 0\n",
      "Trace merge enabled: 1\n",
      "Found 6 nets and 0 trace nets.\n",
      "INFO: [aiecompiler 35-3226] AIE Router starting to route nets.\n",
      "In routeIR\n",
      "Initializing AIERouter\n",
      "About to generate capMap\n",
      "Reset capMap\n",
      "Done generating capMap\n",
      "About to create routeNetData\n",
      "Created routeNetImage\n",
      "Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3\n",
      "CostMgr nodeGraph::getClkRgnInfo status: 0\n",
      "Creating HDRTPinDelayHelperV10 for floorplan 0x8337cae0\n",
      "HDRTPinDelayHelperV10:: Creating pin delay helper\n",
      "Creating routeNetData\n",
      "Created routeNetData\n",
      "Done setting delay costs\n",
      "Done with creating routeNetData\n",
      "About to create routeTaskMgr\n",
      "Router is running in Single-threaded mode\n",
      "Created congestion calculator obj\n",
      "Done Initializing AIERouter\n",
      "Num nets to route: 6\n",
      "BufferFromBel: buf0 on (23,0,2) has: <0,64>\n",
      "BufferFromBel: buf0 on (23,0,2) has: <globalOffset, fullSize> <16384,64>\n",
      "BufferFromBel: buf1 on (24,0,3) has: <0,32>\n",
      "BufferFromBel: buf1 on (24,0,3) has: <globalOffset, fullSize> <24576,32>\n",
      "BufferFromBel: buf2 on (23,0,0) has: <0,256>\n",
      "BufferFromBel: buf2 on (23,0,0) has: <globalOffset, fullSize> <0,256>\n",
      "BufferFromBel: buf3 on (22,0,2) has: <0,256>\n",
      "BufferFromBel: buf3 on (22,0,2) has: <globalOffset, fullSize> <16384,256>\n",
      "BufferFromBel: buf4 on (23,1,1) has: <0,128>\n",
      "BufferFromBel: buf4 on (23,1,1) has: <globalOffset, fullSize> <8192,128>\n",
      "BufferFromBel: buf5 on (27,7,3) has: <0,128>\n",
      "BufferFromBel: buf5 on (27,7,3) has: <globalOffset, fullSize> <24576,128>\n",
      "BufferFromBel: buf6 on (27,7,0) has: <96,128>\n",
      "BufferFromBel: buf6 on (27,7,0) has: <globalOffset, fullSize> <96,128>\n",
      "BufferFromBel: buf7 on (24,1,0) has: <8032,128>\n",
      "BufferFromBel: buf7 on (24,1,0) has: <globalOffset, fullSize> <8032,128>\n",
      "BufferFromBel: buf8 on (24,2,0) has: <0,32>\n",
      "BufferFromBel: buf8 on (24,2,0) has: <globalOffset, fullSize> <0,32>\n",
      "BufferFromBel: buf9 on (24,0,2) has: <0,32>\n",
      "BufferFromBel: buf9 on (24,0,2) has: <globalOffset, fullSize> <16384,32>\n",
      "BufferFromBel: weights on (23,1,0) has: <4096,4096>\n",
      "BufferFromBel: weights on (23,1,0) has: <globalOffset, fullSize> <4096,4096>\n",
      "BufferFromBel: bias on (23,1,0) has: <0,256>\n",
      "BufferFromBel: bias on (23,1,0) has: <globalOffset, fullSize> <0,256>\n",
      "BufferFromBel: weights on (22,0,3) has: <0,8192>\n",
      "BufferFromBel: weights on (22,0,3) has: <globalOffset, fullSize> <24576,8192>\n",
      "BufferFromBel: bias on (22,2,0) has: <0,128>\n",
      "BufferFromBel: bias on (22,2,0) has: <globalOffset, fullSize> <0,128>\n",
      "BufferFromBel: weights on (27,5,0) has: <4096,4096>\n",
      "BufferFromBel: weights on (27,5,0) has: <globalOffset, fullSize> <4096,4096>\n",
      "BufferFromBel: bias on (27,6,1) has: <0,128>\n",
      "BufferFromBel: bias on (27,6,1) has: <globalOffset, fullSize> <8192,128>\n",
      "BufferFromBel: weights on (24,3,0) has: <0,1024>\n",
      "BufferFromBel: weights on (24,3,0) has: <globalOffset, fullSize> <0,1024>\n",
      "BufferFromBel: bias on (24,3,1) has: <0,32>\n",
      "BufferFromBel: bias on (24,3,1) has: <globalOffset, fullSize> <8192,32>\n",
      "BufferFromBel: sysmem18 on (23,1,3) has: <0,4128>\n",
      "BufferFromBel: sysmem18 on (23,1,3) has: <globalOffset, fullSize> <24576,4128>\n",
      "BufferFromBel: sysmem19 on (22,0,0) has: <4064,4128>\n",
      "BufferFromBel: sysmem19 on (22,0,0) has: <globalOffset, fullSize> <4064,4128>\n",
      "BufferFromBel: sysmem20 on (27,6,0) has: <0,4128>\n",
      "BufferFromBel: sysmem20 on (27,6,0) has: <globalOffset, fullSize> <0,4128>\n",
      "BufferFromBel: sysmem21 on (24,1,1) has: <32,4128>\n",
      "BufferFromBel: sysmem21 on (24,1,1) has: <globalOffset, fullSize> <8224,4128>\n",
      "BufferFromBel: sysmem22 on (24,0,1) has: <32,4128>\n",
      "BufferFromBel: sysmem22 on (24,0,1) has: <globalOffset, fullSize> <8224,4128>\n",
      "BufferFromBel: buf0d on (23,0,3) has: <0,64>\n",
      "BufferFromBel: buf0d on (23,0,3) has: <globalOffset, fullSize> <24576,64>\n",
      "BufferFromBel: buf1d on (24,0,1) has: <0,32>\n",
      "BufferFromBel: buf1d on (24,0,1) has: <globalOffset, fullSize> <8192,32>\n",
      "BufferFromBel: buf2d on (23,0,1) has: <4224,256>\n",
      "BufferFromBel: buf2d on (23,0,1) has: <globalOffset, fullSize> <12416,256>\n",
      "BufferFromBel: buf3d on (22,0,1) has: <0,256>\n",
      "BufferFromBel: buf3d on (22,0,1) has: <globalOffset, fullSize> <8192,256>\n",
      "BufferFromBel: buf4d on (23,1,2) has: <0,128>\n",
      "BufferFromBel: buf4d on (23,1,2) has: <globalOffset, fullSize> <16384,128>\n",
      "BufferFromBel: buf5d on (27,7,1) has: <8064,128>\n",
      "BufferFromBel: buf5d on (27,7,1) has: <globalOffset, fullSize> <16256,128>\n",
      "BufferFromBel: buf6d on (27,7,2) has: <64,128>\n",
      "BufferFromBel: buf6d on (27,7,2) has: <globalOffset, fullSize> <16448,128>\n",
      "BufferFromBel: buf7d on (24,1,3) has: <0,128>\n",
      "BufferFromBel: buf7d on (24,1,3) has: <globalOffset, fullSize> <24576,128>\n",
      "BufferFromBel: buf8d on (24,2,1) has: <0,32>\n",
      "BufferFromBel: buf8d on (24,2,1) has: <globalOffset, fullSize> <8192,32>\n",
      "BufferFromBel: buf9d on (24,0,0) has: <8160,32>\n",
      "BufferFromBel: buf9d on (24,0,0) has: <globalOffset, fullSize> <8160,32>\n",
      "Total number of components: 1\n",
      "No FIFO terms found to need Global ILP, skipping\n",
      "\n",
      "--GLOBAL Congestion:\n",
      "Utilization threshold used for congestion level computation: 1\n",
      "Congestion Report\n",
      "North Dir Cong Level = 0 Max Cong = 0.166667 No Congested Regions.\n",
      "South Dir Cong Level = 0 Max Cong = 1 Congested Regions : (44,1) -> (44,1) [AIE_TILE_X44Y1 -> AIE_TILE_X44Y1] \n",
      "East Dir Cong Level = 0 Max Cong = 0.75 No Congested Regions.\n",
      "West Dir Cong Level = 0 Max Cong = 0.25 No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "\n",
      "INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:\n",
      " +-----------+-------------+-------------+\n",
      " | Direction | Region Size | Utilization |\n",
      " +-----------+-------------+-------------+\n",
      " | North     | 1 x 1       |      16.67% |\n",
      " | South     | 1 x 1       |     100.00% |\n",
      " | East      | 1 x 1       |      75.00% |\n",
      " | West      | 1 x 1       |      25.00% |\n",
      " +-----------+-------------+-------------+\n",
      "\n",
      "Initial Routing Congestion Level : 0\n",
      "NORTH:\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 1             | 2             | 3             | 4             | 5             | 6             | 7             | 8             |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 30000 (0.33%) | 30000 (0.00%) | 30000 (0.33%) | 30000 (0.33%) | 30000 (0.33%) | 30000 (0.33%) | 30000 (0.33%) | 30000 (0.33%) |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "SOUTH:\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 1             | 2             | 3             | 4             | 5             | 6             | 7             | 8             |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 20000 (2.50%) | 20000 (1.50%) | 20000 (1.50%) | 20000 (0.50%) | 20000 (0.50%) | 20000 (0.50%) | 20000 (0.50%) | 20000 (0.50%) |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "EAST:\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 1            | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25            | 26            | 27            | 28            | 29            | 30            | 31            | 32            | 33            | 34            | 35            | 36            | 37            | 38            | 39            | 40            | 41            | 42            | 43            | 44            | 45           | 46           | 47           | 48           | 49           |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (5.56%) | 3600 (13.89%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "WEST:\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 1            | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           | 16           | 17           | 18           | 19           | 20           | 21           | 22           | 23           | 24           | 25           | 26           | 27           | 28           | 29           | 30           | 31           | 32           | 33           | 34           | 35           | 36           | 37           | 38           | 39           | 40           | 41           | 42           | 43           | 44           | 45           | 46           | 47           | 48           | 49           |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (2.78%) | 3600 (0.00%) | 3600 (2.78%) | 3600 (2.78%) | 3600 (2.78%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion\n",
      "NORTH: No Congestion\n",
      "SOUTH: No Congestion\n",
      "EAST: No Congestion\n",
      "WEST: No Congestion\n",
      "\n",
      "\n",
      "MT: cpu time 0.020000 wall time 0.030000\n",
      "New CongCostCoef: 0.3\n",
      "New IterCostCoef: 0.4\n",
      "INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0\n",
      " Local Iteration: 2\n",
      "During local iter 2 : 0 data nets were re-routed for congestion\n",
      "Updating history\n",
      "Generating stats\n",
      "Reporting stats\n",
      "INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: \n",
      "    IterNum: 2\n",
      "    Nets Routed: 0\n",
      "    Total Expand: 0.006248M\n",
      "    Total Pop: 0.003825M\n",
      "    Total Eval: 0.006288M\n",
      "    Total nodes with num nets overflow: 0\n",
      "    Total node congestion because of nets: 0\n",
      "    Total num of over utilized nodes : 0\n",
      "    Total over utilization : 0\n",
      "\n",
      "There are no negative slack systems in this design, skipping router balancing\n",
      "Done with data net routing\n",
      "Local Iter: cpu time 0.010000, wall time 0.000000\n",
      "Global Iter: cpu time 0.010000, 0.000000\n",
      "Trace graph pruning is enabled\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK2\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK2\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK2\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK2\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found buffer at bel: AIE_MEMGRP_BANK0\n",
      "Found buffer at bel: AIE_MEMGRP_BANK1\n",
      "Found buffer at bel: AIE_MEMGRP_BANK2\n",
      "Found buffer at bel: AIE_MEMGRP_BANK3\n",
      "Found 0 new trace nets to route\n",
      "INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0\n",
      "New CongCostCoef: 0.3\n",
      "New IterCostCoef: 0.4\n",
      "Trace Net Routing Local Iteration: 2\n",
      "Updating history\n",
      "Generating stats\n",
      "Reporting stats\n",
      "INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: \n",
      "    IterNum: 2\n",
      "    Nets Routed: 0\n",
      "    Total Expand: 0.006248M\n",
      "    Total Pop: 0.003825M\n",
      "    Total Eval: 0.006288M\n",
      "    Total nodes with num nets overflow: 0\n",
      "    Total node congestion because of nets: 0\n",
      "    Total num of over utilized nodes : 0\n",
      "    Total over utilization : 0\n",
      "\n",
      "Trace net routing converged, total trace nets routed in this phase: 0\n",
      "Trace Net Routing Local Iter: cpu time 0.000000, wall time 0.000000\n",
      "No new trace nets to route\n",
      "Trace Net Routing Local Iteration: 3\n",
      "Updating history\n",
      "Generating stats\n",
      "Reporting stats\n",
      "INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: \n",
      "    IterNum: 3\n",
      "    Nets Routed: 0\n",
      "    Total Expand: 0.006248M\n",
      "    Total Pop: 0.003825M\n",
      "    Total Eval: 0.006288M\n",
      "    Total nodes with num nets overflow: 0\n",
      "    Total node congestion because of nets: 0\n",
      "    Total num of over utilized nodes : 0\n",
      "    Total over utilization : 0\n",
      "\n",
      "Trace net routing converged, total trace nets routed in this phase: 0\n",
      "Trace Net Routing Local Iter: cpu time 0.000000, wall time 0.000000\n",
      "Trace Net Routing Global Iter: cpu time 0.000000, 0.000000\n",
      "Number of trace nets that were skipped routing: 0\n",
      "INFO: [aiecompiler 35-3391] Estimated FIFO Congestion\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| Type        | Region Size | Utilisation |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| Switch FIFO | 1x1         |  0.00%      |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "| DMA FIFO    | 2x2         |  50.00%     |\n",
      "~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "\n",
      "\n",
      "Post Router Checksum | NetGraph: 111011923 | NumContArr: 1407539746\n",
      "INFO: [aiecompiler 35-3220] AIE Router finished routing nets.\n",
      "INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.110000 wall time 0.120000\n",
      "Running AIE Post-Map Finalizer.\n",
      "Post-Map Finalizer succeeded.\n",
      "No shared packet switched routing resources used in this design\n",
      "Total Data net Wirelength is : 110\n",
      "Total Trace net Wirelength is : 0\n",
      "INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.\n",
      "Deposit net 0\n",
      "Deposited tree of size 12 for net net9\n",
      "Deposit net 1\n",
      "Deposited tree of size 78 for net net7\n",
      "Deposit net 2\n",
      "Deposited tree of size 102 for net net5\n",
      "Deposit net 3\n",
      "Deposited tree of size 99 for net net3\n",
      "Deposit net 4\n",
      "Deposited tree of size 78 for net net1\n",
      "Deposit net 5\n",
      "Deposited tree of size 9 for net net0\n",
      "Total Number of unique Switch FIFOs: 0\n",
      "Running AIE Post-Map Finalizer.\n",
      "Post-Map Finalizer succeeded.\n",
      "Ordered merge post process: Adding BD config broadcast nets\n",
      "Router Runtime: 2.78\n",
      "Running AIE Post-Map Finalizer.\n",
      "Post-Map Finalizer succeeded.\n",
      "Check routing solution\n",
      "Found 19 placed insts\n",
      "Found 6 nets to be routed\n",
      "6 nets to route\n",
      "0 nets have no route solution\n",
      "0 nets have invalid pin assignment\n",
      "0 nets not fully routed\n",
      "0 nets were skipped routing\n",
      "0 nodes exceeding max demand\n",
      "Wall = 0.0 secs\n",
      "Check AIE-ROUTER has run: 0 errors\n",
      "Router Solution Checker Runtime: 0\n",
      "Total Router Runtime: 2.78\n",
      "HDRTPinDelayHelperV10:: Clearing pin delay helper\n",
      "Releasing pin delay helper for floorplan 0x8337cae0\n",
      "HDRTPinDelayHelperV10:: Releasing Pin Dly Helper\n",
      "NodeGraph Released.\n",
      "DeviceData Released.\n",
      "DEBUG:MathEngineUDMRouter:###Finish: UDM Router Finished Successfully\n",
      "DEBUG:AIEUnifiedPNRInterface:###Start:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_routed.aiesol\n",
      "DEBUG:AIEUnifiedPNRInterface:###Finish:Writing UDM Solution To File Work/temp/graph_hls4ml_jettag_aie_routed.aiesol\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Writing Placement For Nodes As Constraints\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i12\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i13\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i14\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i15\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i16\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i17\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i18\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintdma_i19\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti0\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti10\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti10\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######i=>Done MEComputeNode Writing Placement For Node As Constrainti4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti5\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti5\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti7\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti7\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti8\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti8\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constrainti9\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######=> Done PLIO Writing Placement For Node As Constrainti9\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:#######Writing Placement For Node As Constraintps_i11\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####Writing Placement For Nodes As Constraints - End\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####=>writePortInstBlockInstanceMappingAsConstraint 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator:####=>writePortInstBlockInstanceMappingAsConstraint 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311f1c0 binfos.size() 2 dma_i12_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83115480 binfos.size() 2 dma_i13_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83115690 binfos.size() 2 dma_i14_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f3620 binfos.size() 2 dma_i15_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f3a60 binfos.size() 2 dma_i16_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f4680 binfos.size() 2 dma_i17_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f4bc0 binfos.size() 2 dma_i18_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830f55b0 binfos.size() 2 dma_i19_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e8dd0 binfos.size() 1 i0_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d818ae0 binfos.size() 2 i0_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d8016e0 binfos.size() 2 i0_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d9ad470 binfos.size() 1 i0_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83117c70 binfos.size() 1 i1_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83123750 binfos.size() 2 i1_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830fd120 binfos.size() 2 i1_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x830fd330 binfos.size() 1 i1_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e9890 binfos.size() 1 i2_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83117e80 binfos.size() 2 i2_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311a2f0 binfos.size() 2 i2_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x8311a530 binfos.size() 1 i2_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x831000a0 binfos.size() 1 i3_bias allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7e9aa0 binfos.size() 2 i3_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7fcbc0 binfos.size() 2 i3_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x7d7fce00 binfos.size() 1 i3_weights allBufferInfos: 1\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x831002b0 binfos.size() 2 i4_pi0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 3\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 4\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 5\n",
      " ####=>writeBufferInfoListAsConstraint 0x83118320 binfos.size() 2 i4_po0 allBufferInfos: 2\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint 6\n",
      "DEBUG:AIEngineUDMSolutionAnnotator: ####=>writePortInstBlockInstanceMappingAsConstraint -- end\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extract FIFO Locations As Constraints\n",
      "DEBUG:MathEngineUDMRouter:###Write Routing Infomration To Constraints File\n",
      "DEBUG:MathEngineUDMRouter:###Finish: Running UDM Router (2.79 secs)\n",
      "DEBUG:MathEngineUDMRouter:###Exit: UDM Router Phase\n",
      "DEBUG:TileRouter:### Entering TILE ROUTER pass\n",
      "DEBUG:TileRouter:###Extracting Routing Information From UDM Solution(In Memory)\n",
      "DEBUG:AIEUnifiedPNRInterface:###Extracting Net Grouping Info For Split Nodes..\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i0_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i7_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(1):dma_i13_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i8_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(1):dma_i15_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i9_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(1):dma_i17_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i10_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(1):dma_i19_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i6_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):dma_i12_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i1_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):dma_i14_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i2_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):dma_i16_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i3_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):dma_i18_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:##### Sink(0):i4_pi0\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net9\n",
      "AIE_TILE_X24Y1 NULL AIE_MEMGRP_M_DMA_CH0_PIN\n",
      "  AIE_TILE_X24Y1 AIE_TILE.AIE_MEMGRP_M_DMA_CH0_PIN->>AIE_MEMGRP_M_DMA_CH0\n",
      "    AIE_TILE_X24Y1 AIE_TILE.AIE_MEMGRP_M_DMA_CH0->>AIE_SWITCH_S_MM2S_CH0_PIN\n",
      "      AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "        AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "          AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "            AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "              AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                AIE_INTF_B0_CORE_X25Y0 AIE_INTF_B0_CORE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                  AIE_INTF_B0_CORE_X25Y0 AIE_INTF_B0_CORE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH0_PIN\n",
      "                    AIE_INTF_B0_CORE_X25Y0 AIE_INTF_B0_CORE.AIE_SWITCH_M_SOUTH_CH0_PIN->>AIE_SWITCH_M_SOUTH_CH0\n",
      "                      AIE_INTF_B0_CORE_X25Y0 AIE_INTF_B0_CORE.AIE_SWITCH_M_SOUTH_CH0->>AIE_PL_FROM_AIE_0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net9\n",
      "(AIE_MEMGRP_X24Y0, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "      (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "        (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "          (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "            (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/M_SOUTH_CH0)\n",
      "              (AIE_PL_X24Y0, AIE_PL/FROM_AIE_0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net9\n",
      "(AIE_MEMGRP_X24Y0, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "      (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "        (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "          (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "            (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/M_SOUTH_CH0)\n",
      "              (AIE_PL_X24Y0, AIE_PL/FROM_AIE_0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net9\n",
      "(AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "    (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "      (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "        (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "          (AIE_SHIMSWITCH_X25Y0, AIE_SHIMSWITCH/M_SOUTH_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net9\n",
      "S_MM2S_DMA_ch0_C24_R0\n",
      "  M_EAST_ch3_C24_R0\n",
      "    S_WEST_ch3_C25_R0\n",
      "      M_SOUTH_ch3_C25_R0\n",
      "        S_SHIM_NORTH_ch3_C25\n",
      "          M_SHIM_SOUTH_ch0_C25\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net7\n",
      "AIE_TILE_X24Y3 NULL AIE_MEMGRP_M_DMA_CH0_PIN\n",
      "  AIE_TILE_X24Y3 AIE_TILE.AIE_MEMGRP_M_DMA_CH0_PIN->>AIE_MEMGRP_M_DMA_CH0\n",
      "    AIE_TILE_X24Y3 AIE_TILE.AIE_MEMGRP_M_DMA_CH0->>AIE_SWITCH_S_MM2S_CH0_PIN\n",
      "      AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "        AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "          AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "            AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "              AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                  AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_NEXT_CH0_PIN\n",
      "                    AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0\n",
      "                      AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0->>AIE_SWITCH_S_PREV_CH0_PIN\n",
      "                        AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0_PIN\n",
      "                          AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0\n",
      "                            AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0->>AIE_SWITCH_S_PREV_CH0_PIN\n",
      "                              AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0_PIN\n",
      "                                AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0\n",
      "                                  AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0->>AIE_SWITCH_S_PREV_CH0_PIN\n",
      "                                    AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                      AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                        AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                          AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                            AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                              AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                  AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                    AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                      AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                        AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                          AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                            AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                              AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                  AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                    AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                      AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                        AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                          AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                            AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                              AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                  AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                    AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                      AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                        AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                          AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                            AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                              AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                  AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                    AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                      AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                        AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                          AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                            AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                              AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                  AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                    AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                      AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                        AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                          AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                            AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                              AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                                AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                                  AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                                    AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                                      AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                                        AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                                          AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                                                                                                                            AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                                                                                                                              AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                                                                                                                                AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH5_PIN\n",
      "                                                                                                                                                  AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH5_PIN->>AIE_SWITCH_M_SOUTH_CH5\n",
      "                                                                                                                                                    AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH5->>AIE_PL_FROM_AIE_5_PIN\n",
      "                  AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_S2MM_CH0_PIN\n",
      "                    AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0_PIN->>AIE_SWITCH_M_S2MM_CH0\n",
      "                      AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0->>AIE_MEMGRP_S_DMA_CH0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net7\n",
      "(AIE_MEMGRP_X24Y2, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "            (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "              (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                  (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                    (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                      (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                        (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "                                                                                                (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH5)\n",
      "                                                                                                  (AIE_PL_X43Y0, AIE_PL/FROM_AIE_5)\n",
      "            (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "              (AIE_MEMGRP_X24Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net7\n",
      "(AIE_MEMGRP_X24Y2, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "            (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "              (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                  (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                    (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                      (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                        (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "                                                                                                (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH5)\n",
      "                                                                                                  (AIE_PL_X43Y0, AIE_PL/FROM_AIE_5)\n",
      "            (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "              (AIE_MEMGRP_X24Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net7\n",
      "(AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "    (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "        (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "            (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "              (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                  (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "                    (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "                      (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                            (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH3)\n",
      "                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH5)\n",
      "          (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net7\n",
      "S_MM2S_DMA_ch0_C24_R2\n",
      "  M_SOUTH_ch3_C24_R2\n",
      "    S_NORTH_ch3_C24_R1\n",
      "      M_SOUTH_ch3_C24_R1\n",
      "        S_NORTH_ch3_C24_R0\n",
      "          M_EAST_ch0_C24_R0\n",
      "            S_WEST_ch0_C25_R0\n",
      "              M_EAST_ch0_C25_R0\n",
      "                S_WEST_ch0_C26_R0\n",
      "                  M_EAST_ch0_C26_R0\n",
      "                    S_WEST_ch0_C27_R0\n",
      "                      M_EAST_ch3_C27_R0\n",
      "                        S_WEST_ch3_C28_R0\n",
      "                          M_EAST_ch3_C28_R0\n",
      "                            S_WEST_ch3_C29_R0\n",
      "                              M_EAST_ch3_C29_R0\n",
      "                                S_WEST_ch3_C30_R0\n",
      "                                  M_EAST_ch3_C30_R0\n",
      "                                    S_WEST_ch3_C31_R0\n",
      "                                      M_EAST_ch3_C31_R0\n",
      "                                        S_WEST_ch3_C32_R0\n",
      "                                          M_EAST_ch3_C32_R0\n",
      "                                            S_WEST_ch3_C33_R0\n",
      "                                              M_EAST_ch3_C33_R0\n",
      "                                                S_WEST_ch3_C34_R0\n",
      "                                                  M_EAST_ch3_C34_R0\n",
      "                                                    S_WEST_ch3_C35_R0\n",
      "                                                      M_EAST_ch3_C35_R0\n",
      "                                                        S_WEST_ch3_C36_R0\n",
      "                                                          M_EAST_ch3_C36_R0\n",
      "                                                            S_WEST_ch3_C37_R0\n",
      "                                                              M_EAST_ch3_C37_R0\n",
      "                                                                S_WEST_ch3_C38_R0\n",
      "                                                                  M_EAST_ch3_C38_R0\n",
      "                                                                    S_WEST_ch3_C39_R0\n",
      "                                                                      M_EAST_ch3_C39_R0\n",
      "                                                                        S_WEST_ch3_C40_R0\n",
      "                                                                          M_EAST_ch3_C40_R0\n",
      "                                                                            S_WEST_ch3_C41_R0\n",
      "                                                                              M_EAST_ch3_C41_R0\n",
      "                                                                                S_WEST_ch3_C42_R0\n",
      "                                                                                  M_EAST_ch3_C42_R0\n",
      "                                                                                    S_WEST_ch3_C43_R0\n",
      "                                                                                      M_EAST_ch3_C43_R0\n",
      "                                                                                        S_WEST_ch3_C44_R0\n",
      "                                                                                          M_SOUTH_ch3_C44_R0\n",
      "                                                                                            S_SHIM_NORTH_ch3_C44\n",
      "                                                                                              M_SHIM_SOUTH_ch5_C44\n",
      "          M_S2MM_DMA_ch0_C24_R0\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net5\n",
      "AIE_TILE_X27Y8 NULL AIE_MEMGRP_M_DMA_CH0_PIN\n",
      "  AIE_TILE_X27Y8 AIE_TILE_MY.AIE_MEMGRP_M_DMA_CH0_PIN->>AIE_MEMGRP_M_DMA_CH0\n",
      "    AIE_TILE_X27Y8 AIE_TILE_MY.AIE_MEMGRP_M_DMA_CH0->>AIE_SWITCH_S_MM2S_CH0_PIN\n",
      "      AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "        AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "          AIE_TILE_X26Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "            AIE_TILE_X26Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "              AIE_TILE_X26Y8 AIE_TILE_MY.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                AIE_TILE_X25Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                  AIE_TILE_X25Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                    AIE_TILE_X25Y8 AIE_TILE_MY.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                      AIE_TILE_X24Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                        AIE_TILE_X24Y8 AIE_TILE_MY.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                          AIE_TILE_X24Y8 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                            AIE_TILE_X24Y7 AIE_TILE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                              AIE_TILE_X24Y7 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                AIE_TILE_X24Y7 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                  AIE_TILE_X24Y6 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                    AIE_TILE_X24Y6 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                      AIE_TILE_X24Y6 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                        AIE_TILE_X24Y5 AIE_TILE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                          AIE_TILE_X24Y5 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                            AIE_TILE_X24Y5 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                              AIE_TILE_X24Y4 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                                AIE_TILE_X24Y4 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                                  AIE_TILE_X24Y4 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                                    AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                                      AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH2_PIN\n",
      "                                                        AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_M_SOUTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH2\n",
      "                                                          AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH2->>AIE_SWITCH_S_NORTH_CH2_PIN\n",
      "                                                            AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH2_PIN->>AIE_SWITCH_M_PREV_CH0_PIN\n",
      "                                                              AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH0_PIN->>AIE_SWITCH_M_PREV_CH0\n",
      "                                                                AIE_TILE_X25Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0->>AIE_SWITCH_S_NEXT_CH0_PIN\n",
      "                                                                  AIE_TILE_X25Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0_PIN->>AIE_SWITCH_M_PREV_CH0_PIN\n",
      "                                                                    AIE_TILE_X25Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH0_PIN->>AIE_SWITCH_M_PREV_CH0\n",
      "                                                                      AIE_TILE_X26Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0->>AIE_SWITCH_S_NEXT_CH0_PIN\n",
      "                                                                        AIE_TILE_X26Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0_PIN->>AIE_SWITCH_M_PREV_CH0_PIN\n",
      "                                                                          AIE_TILE_X26Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH0_PIN->>AIE_SWITCH_M_PREV_CH0\n",
      "                                                                            AIE_TILE_X27Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0->>AIE_SWITCH_S_NEXT_CH0_PIN\n",
      "                                                                              AIE_TILE_X27Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH0_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                AIE_TILE_X27Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                  AIE_TILE_X28Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                    AIE_TILE_X28Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                      AIE_TILE_X28Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                        AIE_TILE_X29Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                          AIE_TILE_X29Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                            AIE_TILE_X29Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                              AIE_TILE_X30Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                AIE_TILE_X30Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                  AIE_TILE_X30Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                    AIE_TILE_X31Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                      AIE_TILE_X31Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                        AIE_TILE_X31Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                          AIE_TILE_X32Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                            AIE_TILE_X32Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                              AIE_TILE_X32Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                AIE_TILE_X33Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                  AIE_TILE_X33Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                    AIE_TILE_X33Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                      AIE_TILE_X34Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                        AIE_TILE_X34Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                          AIE_TILE_X34Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                            AIE_TILE_X35Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                              AIE_TILE_X35Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                AIE_TILE_X35Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                  AIE_TILE_X36Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                    AIE_TILE_X36Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                      AIE_TILE_X36Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                        AIE_TILE_X37Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                          AIE_TILE_X37Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                            AIE_TILE_X37Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                              AIE_TILE_X38Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                AIE_TILE_X38Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                  AIE_TILE_X38Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                    AIE_TILE_X39Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                      AIE_TILE_X39Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                        AIE_TILE_X39Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                          AIE_TILE_X40Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                            AIE_TILE_X40Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                              AIE_TILE_X40Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                                AIE_TILE_X41Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                                  AIE_TILE_X41Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                                    AIE_TILE_X41Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                                      AIE_TILE_X42Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                                        AIE_TILE_X42Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                                          AIE_TILE_X42Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                                            AIE_TILE_X43Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                                              AIE_TILE_X43Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "                                                                                                                                                                                AIE_TILE_X43Y2 AIE_TILE_MY.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "                                                                                                                                                                                  AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "                                                                                                                                                                                    AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                                                                                                                                                                      AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                                                                                                                                                                        AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                                                                                                                                                                          AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH2_PIN\n",
      "                                                                                                                                                                                            AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_M_SOUTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH2\n",
      "                                                                                                                                                                                              AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH2->>AIE_SWITCH_S_NORTH_CH2_PIN\n",
      "                                                                                                                                                                                                AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH4_PIN\n",
      "                                                                                                                                                                                                  AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH4_PIN->>AIE_SWITCH_M_SOUTH_CH4\n",
      "                                                                                                                                                                                                    AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH4->>AIE_PL_FROM_AIE_4_PIN\n",
      "                                                            AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH2_PIN->>AIE_SWITCH_M_S2MM_CH0_PIN\n",
      "                                                              AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_M_S2MM_CH0_PIN->>AIE_SWITCH_M_S2MM_CH0\n",
      "                                                                AIE_TILE_X24Y2 AIE_TILE_MY.AIE_SWITCH_M_S2MM_CH0->>AIE_MEMGRP_S_DMA_CH0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net5\n",
      "(AIE_MEMGRP_X27Y7, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "      (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "        (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "          (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "            (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "              (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                          (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                            (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                              (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                                (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                                  (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                                    (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                    (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                      (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                        (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                          (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                            (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                              (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                  (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                    (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                      (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                        (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                                                            (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH2)\n",
      "                                                                                                                                (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH4)\n",
      "                                                                                                                                  (AIE_PL_X43Y0, AIE_PL/FROM_AIE_4)\n",
      "                                        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "                                          (AIE_MEMGRP_X24Y1, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net5\n",
      "(AIE_MEMGRP_X27Y7, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "      (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "        (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "          (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "            (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "              (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                          (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                            (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                              (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                                (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                                  (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                                    (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                    (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                      (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                        (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                          (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                            (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                              (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                  (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                    (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                      (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                        (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                                                            (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH2)\n",
      "                                                                                                                                (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH4)\n",
      "                                                                                                                                  (AIE_PL_X43Y0, AIE_PL/FROM_AIE_4)\n",
      "                                        (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "                                          (AIE_MEMGRP_X24Y1, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net5\n",
      "(AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "  (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "    (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "      (AIE_ARRAYSWITCH_X26Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "        (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "          (AIE_ARRAYSWITCH_X25Y7, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "            (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "              (AIE_ARRAYSWITCH_X24Y7, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X24Y6, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X24Y5, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X24Y4, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X24Y3, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                    (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                        (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                          (AIE_ARRAYSWITCH_X25Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                            (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                              (AIE_ARRAYSWITCH_X26Y1, AIE_ARRAYSWITCH/M_PREV_CH0)\n",
      "                                                (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/S_NEXT_CH0)\n",
      "                                                  (AIE_ARRAYSWITCH_X27Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X28Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X29Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X30Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X31Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X32Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X33Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X34Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X35Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X36Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X37Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X38Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X39Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                    (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                      (AIE_ARRAYSWITCH_X40Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                        (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                          (AIE_ARRAYSWITCH_X41Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                            (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                              (AIE_ARRAYSWITCH_X42Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                  (AIE_ARRAYSWITCH_X43Y1, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "                                                                                                                    (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "                                                                                                                      (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                                                        (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                                                          (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                                            (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH2)\n",
      "                                                                                                                              (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH4)\n",
      "                                      (AIE_ARRAYSWITCH_X24Y1, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:###Reversing the direction of PREV/NEXT\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net5\n",
      "S_MM2S_DMA_ch0_C27_R7\n",
      "  M_WEST_ch3_C27_R7\n",
      "    S_EAST_ch3_C26_R7\n",
      "      M_WEST_ch3_C26_R7\n",
      "        S_EAST_ch3_C25_R7\n",
      "          M_WEST_ch3_C25_R7\n",
      "            S_EAST_ch3_C24_R7\n",
      "              M_SOUTH_ch3_C24_R7\n",
      "                S_NORTH_ch3_C24_R6\n",
      "                  M_SOUTH_ch3_C24_R6\n",
      "                    S_NORTH_ch3_C24_R5\n",
      "                      M_SOUTH_ch3_C24_R5\n",
      "                        S_NORTH_ch3_C24_R4\n",
      "                          M_SOUTH_ch3_C24_R4\n",
      "                            S_NORTH_ch3_C24_R3\n",
      "                              M_SOUTH_ch3_C24_R3\n",
      "                                S_NORTH_ch3_C24_R2\n",
      "                                  M_SOUTH_ch2_C24_R2\n",
      "                                    S_NORTH_ch2_C24_R1\n",
      "                                      M_EAST_ch0_C24_R1\n",
      "                                        S_WEST_ch0_C25_R1\n",
      "                                          M_EAST_ch0_C25_R1\n",
      "                                            S_WEST_ch0_C26_R1\n",
      "                                              M_EAST_ch0_C26_R1\n",
      "                                                S_WEST_ch0_C27_R1\n",
      "                                                  M_EAST_ch3_C27_R1\n",
      "                                                    S_WEST_ch3_C28_R1\n",
      "                                                      M_EAST_ch3_C28_R1\n",
      "                                                        S_WEST_ch3_C29_R1\n",
      "                                                          M_EAST_ch3_C29_R1\n",
      "                                                            S_WEST_ch3_C30_R1\n",
      "                                                              M_EAST_ch3_C30_R1\n",
      "                                                                S_WEST_ch3_C31_R1\n",
      "                                                                  M_EAST_ch3_C31_R1\n",
      "                                                                    S_WEST_ch3_C32_R1\n",
      "                                                                      M_EAST_ch3_C32_R1\n",
      "                                                                        S_WEST_ch3_C33_R1\n",
      "                                                                          M_EAST_ch3_C33_R1\n",
      "                                                                            S_WEST_ch3_C34_R1\n",
      "                                                                              M_EAST_ch3_C34_R1\n",
      "                                                                                S_WEST_ch3_C35_R1\n",
      "                                                                                  M_EAST_ch3_C35_R1\n",
      "                                                                                    S_WEST_ch3_C36_R1\n",
      "                                                                                      M_EAST_ch3_C36_R1\n",
      "                                                                                        S_WEST_ch3_C37_R1\n",
      "                                                                                          M_EAST_ch3_C37_R1\n",
      "                                                                                            S_WEST_ch3_C38_R1\n",
      "                                                                                              M_EAST_ch3_C38_R1\n",
      "                                                                                                S_WEST_ch3_C39_R1\n",
      "                                                                                                  M_EAST_ch3_C39_R1\n",
      "                                                                                                    S_WEST_ch3_C40_R1\n",
      "                                                                                                      M_EAST_ch3_C40_R1\n",
      "                                                                                                        S_WEST_ch3_C41_R1\n",
      "                                                                                                          M_EAST_ch3_C41_R1\n",
      "                                                                                                            S_WEST_ch3_C42_R1\n",
      "                                                                                                              M_EAST_ch3_C42_R1\n",
      "                                                                                                                S_WEST_ch3_C43_R1\n",
      "                                                                                                                  M_EAST_ch3_C43_R1\n",
      "                                                                                                                    S_WEST_ch3_C44_R1\n",
      "                                                                                                                      M_SOUTH_ch3_C44_R1\n",
      "                                                                                                                        S_NORTH_ch3_C44_R0\n",
      "                                                                                                                          M_SOUTH_ch2_C44_R0\n",
      "                                                                                                                            S_SHIM_NORTH_ch2_C44\n",
      "                                                                                                                              M_SHIM_SOUTH_ch4_C44\n",
      "                                      M_S2MM_DMA_ch0_C24_R1\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net3\n",
      "AIE_TILE_X23Y2 NULL AIE_MEMGRP_M_DMA_CH0_PIN\n",
      "  AIE_TILE_X23Y2 AIE_TILE_MY.AIE_MEMGRP_M_DMA_CH0_PIN->>AIE_MEMGRP_M_DMA_CH0\n",
      "    AIE_TILE_X23Y2 AIE_TILE_MY.AIE_MEMGRP_M_DMA_CH0->>AIE_SWITCH_S_MM2S_CH0_PIN\n",
      "      AIE_TILE_X23Y2 AIE_TILE_MY.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "        AIE_TILE_X23Y2 AIE_TILE_MY.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "          AIE_TILE_X23Y3 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "            AIE_TILE_X23Y3 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "              AIE_TILE_X23Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                  AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                    AIE_TILE_X24Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                      AIE_TILE_X25Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                        AIE_TILE_X25Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                          AIE_TILE_X25Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                            AIE_TILE_X26Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                              AIE_TILE_X26Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                AIE_TILE_X26Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                  AIE_TILE_X27Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                    AIE_TILE_X27Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                      AIE_TILE_X27Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                        AIE_TILE_X28Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                          AIE_TILE_X28Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                            AIE_TILE_X28Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                              AIE_TILE_X29Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                AIE_TILE_X29Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                  AIE_TILE_X29Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                    AIE_TILE_X30Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                      AIE_TILE_X30Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                        AIE_TILE_X30Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                          AIE_TILE_X31Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                            AIE_TILE_X31Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                              AIE_TILE_X31Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                AIE_TILE_X32Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                  AIE_TILE_X32Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                    AIE_TILE_X32Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                      AIE_TILE_X33Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                        AIE_TILE_X33Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                          AIE_TILE_X33Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                            AIE_TILE_X34Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                              AIE_TILE_X34Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                AIE_TILE_X34Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                  AIE_TILE_X35Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                    AIE_TILE_X35Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                      AIE_TILE_X35Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                        AIE_TILE_X36Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                          AIE_TILE_X36Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                            AIE_TILE_X36Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                              AIE_TILE_X37Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                AIE_TILE_X37Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                  AIE_TILE_X37Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                    AIE_TILE_X38Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                      AIE_TILE_X38Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                        AIE_TILE_X38Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                          AIE_TILE_X39Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                            AIE_TILE_X39Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                              AIE_TILE_X39Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                AIE_TILE_X40Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                  AIE_TILE_X40Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                    AIE_TILE_X40Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                      AIE_TILE_X41Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                        AIE_TILE_X41Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                          AIE_TILE_X41Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                            AIE_TILE_X42Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                              AIE_TILE_X42Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                                AIE_TILE_X42Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                                  AIE_TILE_X43Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                                    AIE_TILE_X43Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3_PIN\n",
      "                                                                                                                                      AIE_TILE_X43Y3 AIE_TILE.AIE_SWITCH_M_NEXT_CH3_PIN->>AIE_SWITCH_M_NEXT_CH3\n",
      "                                                                                                                                        AIE_TILE_X44Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3->>AIE_SWITCH_S_PREV_CH3_PIN\n",
      "                                                                                                                                          AIE_TILE_X44Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                                                                                                                            AIE_TILE_X44Y3 AIE_TILE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                                                                                                                              AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3->>AIE_SWITCH_S_NORTH_CH3_PIN\n",
      "                                                                                                                                                AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_S_NORTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH2_PIN\n",
      "                                                                                                                                                  AIE_TILE_X44Y2 AIE_TILE_MY.AIE_SWITCH_M_SOUTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH2\n",
      "                                                                                                                                                    AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH2->>AIE_SWITCH_S_NORTH_CH2_PIN\n",
      "                                                                                                                                                      AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_NORTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH1_PIN\n",
      "                                                                                                                                                        AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_M_SOUTH_CH1_PIN->>AIE_SWITCH_M_SOUTH_CH1\n",
      "                                                                                                                                                          AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH1->>AIE_SWITCH_S_NORTH_CH1_PIN\n",
      "                                                                                                                                                            AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH1_PIN->>AIE_SWITCH_M_SOUTH_CH3_PIN\n",
      "                                                                                                                                                              AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH3_PIN->>AIE_SWITCH_M_SOUTH_CH3\n",
      "                                                                                                                                                                AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH3->>AIE_PL_FROM_AIE_3_PIN\n",
      "                                    AIE_TILE_X27Y3 AIE_TILE.AIE_SWITCH_S_PREV_CH3_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "                                      AIE_TILE_X27Y3 AIE_TILE.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "                                        AIE_TILE_X27Y4 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "                                          AIE_TILE_X27Y4 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "                                            AIE_TILE_X27Y4 AIE_TILE_MY.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "                                              AIE_TILE_X27Y5 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "                                                AIE_TILE_X27Y5 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "                                                  AIE_TILE_X27Y5 AIE_TILE.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "                                                    AIE_TILE_X27Y6 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "                                                      AIE_TILE_X27Y6 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "                                                        AIE_TILE_X27Y6 AIE_TILE_MY.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "                                                          AIE_TILE_X27Y7 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "                                                            AIE_TILE_X27Y7 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "                                                              AIE_TILE_X27Y7 AIE_TILE.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "                                                                AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "                                                                  AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_S2MM_CH0_PIN\n",
      "                                                                    AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_M_S2MM_CH0_PIN->>AIE_SWITCH_M_S2MM_CH0\n",
      "                                                                      AIE_TILE_X27Y8 AIE_TILE_MY.AIE_SWITCH_M_S2MM_CH0->>AIE_MEMGRP_S_DMA_CH0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net3\n",
      "(AIE_MEMGRP_X23Y1, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "        (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "            (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "              (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                                                                                    (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH1)\n",
      "                                                                                                      (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH1)\n",
      "                                                                                                        (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH3)\n",
      "                                                                                                          (AIE_PL_X43Y0, AIE_PL/FROM_AIE_3)\n",
      "                        (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                          (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                            (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                              (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                  (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                    (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                      (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                        (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                          (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                            (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "                                              (AIE_MEMGRP_X27Y7, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net3\n",
      "(AIE_MEMGRP_X23Y1, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "        (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "            (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "              (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                                                                                    (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH1)\n",
      "                                                                                                      (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH1)\n",
      "                                                                                                        (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH3)\n",
      "                                                                                                          (AIE_PL_X43Y0, AIE_PL/FROM_AIE_3)\n",
      "                        (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                          (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                            (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                              (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                  (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                    (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                      (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                        (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                          (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                            (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "                                              (AIE_MEMGRP_X27Y7, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net3\n",
      "(AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y1, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "    (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "        (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "          (AIE_ARRAYSWITCH_X24Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "            (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "              (AIE_ARRAYSWITCH_X25Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                  (AIE_ARRAYSWITCH_X26Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                    (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                        (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                          (AIE_ARRAYSWITCH_X28Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                            (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                              (AIE_ARRAYSWITCH_X29Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                  (AIE_ARRAYSWITCH_X30Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                    (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                      (AIE_ARRAYSWITCH_X31Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                        (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                          (AIE_ARRAYSWITCH_X32Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                            (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                              (AIE_ARRAYSWITCH_X33Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                  (AIE_ARRAYSWITCH_X34Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                    (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                      (AIE_ARRAYSWITCH_X35Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                        (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                          (AIE_ARRAYSWITCH_X36Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                            (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                              (AIE_ARRAYSWITCH_X37Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                  (AIE_ARRAYSWITCH_X38Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                    (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                      (AIE_ARRAYSWITCH_X39Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                        (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                          (AIE_ARRAYSWITCH_X40Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                            (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                              (AIE_ARRAYSWITCH_X41Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X42Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X43Y2, AIE_ARRAYSWITCH/M_NEXT_CH3)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/S_PREV_CH3)\n",
      "                                                                                          (AIE_ARRAYSWITCH_X44Y2, AIE_ARRAYSWITCH/M_SOUTH_CH3)\n",
      "                                                                                            (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/S_NORTH_CH3)\n",
      "                                                                                              (AIE_ARRAYSWITCH_X44Y1, AIE_ARRAYSWITCH/M_SOUTH_CH2)\n",
      "                                                                                                (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_NORTH_CH2)\n",
      "                                                                                                  (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH1)\n",
      "                                                                                                    (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH1)\n",
      "                                                                                                      (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH3)\n",
      "                      (AIE_ARRAYSWITCH_X27Y2, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                        (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                          (AIE_ARRAYSWITCH_X27Y3, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                            (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                              (AIE_ARRAYSWITCH_X27Y4, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                  (AIE_ARRAYSWITCH_X27Y5, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                    (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                      (AIE_ARRAYSWITCH_X27Y6, AIE_ARRAYSWITCH/M_NORTH_CH5)\n",
      "                                        (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "                                          (AIE_ARRAYSWITCH_X27Y7, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net3\n",
      "S_MM2S_DMA_ch0_C23_R1\n",
      "  M_NORTH_ch5_C23_R1\n",
      "    S_SOUTH_ch5_C23_R2\n",
      "      M_EAST_ch3_C23_R2\n",
      "        S_WEST_ch3_C24_R2\n",
      "          M_EAST_ch3_C24_R2\n",
      "            S_WEST_ch3_C25_R2\n",
      "              M_EAST_ch3_C25_R2\n",
      "                S_WEST_ch3_C26_R2\n",
      "                  M_EAST_ch3_C26_R2\n",
      "                    S_WEST_ch3_C27_R2\n",
      "                      M_EAST_ch3_C27_R2\n",
      "                        S_WEST_ch3_C28_R2\n",
      "                          M_EAST_ch3_C28_R2\n",
      "                            S_WEST_ch3_C29_R2\n",
      "                              M_EAST_ch3_C29_R2\n",
      "                                S_WEST_ch3_C30_R2\n",
      "                                  M_EAST_ch3_C30_R2\n",
      "                                    S_WEST_ch3_C31_R2\n",
      "                                      M_EAST_ch3_C31_R2\n",
      "                                        S_WEST_ch3_C32_R2\n",
      "                                          M_EAST_ch3_C32_R2\n",
      "                                            S_WEST_ch3_C33_R2\n",
      "                                              M_EAST_ch3_C33_R2\n",
      "                                                S_WEST_ch3_C34_R2\n",
      "                                                  M_EAST_ch3_C34_R2\n",
      "                                                    S_WEST_ch3_C35_R2\n",
      "                                                      M_EAST_ch3_C35_R2\n",
      "                                                        S_WEST_ch3_C36_R2\n",
      "                                                          M_EAST_ch3_C36_R2\n",
      "                                                            S_WEST_ch3_C37_R2\n",
      "                                                              M_EAST_ch3_C37_R2\n",
      "                                                                S_WEST_ch3_C38_R2\n",
      "                                                                  M_EAST_ch3_C38_R2\n",
      "                                                                    S_WEST_ch3_C39_R2\n",
      "                                                                      M_EAST_ch3_C39_R2\n",
      "                                                                        S_WEST_ch3_C40_R2\n",
      "                                                                          M_EAST_ch3_C40_R2\n",
      "                                                                            S_WEST_ch3_C41_R2\n",
      "                                                                              M_EAST_ch3_C41_R2\n",
      "                                                                                S_WEST_ch3_C42_R2\n",
      "                                                                                  M_EAST_ch3_C42_R2\n",
      "                                                                                    S_WEST_ch3_C43_R2\n",
      "                                                                                      M_EAST_ch3_C43_R2\n",
      "                                                                                        S_WEST_ch3_C44_R2\n",
      "                                                                                          M_SOUTH_ch3_C44_R2\n",
      "                                                                                            S_NORTH_ch3_C44_R1\n",
      "                                                                                              M_SOUTH_ch2_C44_R1\n",
      "                                                                                                S_NORTH_ch2_C44_R0\n",
      "                                                                                                  M_SOUTH_ch1_C44_R0\n",
      "                                                                                                    S_SHIM_NORTH_ch1_C44\n",
      "                                                                                                      M_SHIM_SOUTH_ch3_C44\n",
      "                      M_NORTH_ch5_C27_R2\n",
      "                        S_SOUTH_ch5_C27_R3\n",
      "                          M_NORTH_ch5_C27_R3\n",
      "                            S_SOUTH_ch5_C27_R4\n",
      "                              M_NORTH_ch5_C27_R4\n",
      "                                S_SOUTH_ch5_C27_R5\n",
      "                                  M_NORTH_ch5_C27_R5\n",
      "                                    S_SOUTH_ch5_C27_R6\n",
      "                                      M_NORTH_ch5_C27_R6\n",
      "                                        S_SOUTH_ch5_C27_R7\n",
      "                                          M_S2MM_DMA_ch0_C27_R7\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net1\n",
      "AIE_TILE_X23Y1 NULL AIE_MEMGRP_M_DMA_CH0_PIN\n",
      "  AIE_TILE_X23Y1 AIE_TILE.AIE_MEMGRP_M_DMA_CH0_PIN->>AIE_MEMGRP_M_DMA_CH0\n",
      "    AIE_TILE_X23Y1 AIE_TILE.AIE_MEMGRP_M_DMA_CH0->>AIE_SWITCH_S_MM2S_CH0_PIN\n",
      "      AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0_PIN\n",
      "        AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH0_PIN->>AIE_SWITCH_M_NEXT_CH0\n",
      "          AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0->>AIE_SWITCH_S_PREV_CH0_PIN\n",
      "            AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH0_PIN->>AIE_SWITCH_M_NEXT_CH1_PIN\n",
      "              AIE_TILE_X24Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH1_PIN->>AIE_SWITCH_M_NEXT_CH1\n",
      "                AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1->>AIE_SWITCH_S_PREV_CH1_PIN\n",
      "                  AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1_PIN->>AIE_SWITCH_M_NEXT_CH1_PIN\n",
      "                    AIE_TILE_X25Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH1_PIN->>AIE_SWITCH_M_NEXT_CH1\n",
      "                      AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1->>AIE_SWITCH_S_PREV_CH1_PIN\n",
      "                        AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1_PIN->>AIE_SWITCH_M_NEXT_CH1_PIN\n",
      "                          AIE_TILE_X26Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH1_PIN->>AIE_SWITCH_M_NEXT_CH1\n",
      "                            AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1->>AIE_SWITCH_S_PREV_CH1_PIN\n",
      "                              AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH1_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                AIE_TILE_X27Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                  AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                    AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                      AIE_TILE_X28Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                        AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                          AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                            AIE_TILE_X29Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                              AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                  AIE_TILE_X30Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                    AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                      AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                        AIE_TILE_X31Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                          AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                            AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                              AIE_TILE_X32Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                  AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                    AIE_TILE_X33Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                      AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                        AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                          AIE_TILE_X34Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                            AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                              AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                AIE_TILE_X35Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                  AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                    AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                      AIE_TILE_X36Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                        AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                          AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                            AIE_TILE_X37Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                              AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                  AIE_TILE_X38Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                    AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                      AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                        AIE_TILE_X39Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                          AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                            AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                              AIE_TILE_X40Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                                AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                                  AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                                    AIE_TILE_X41Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                                      AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                                        AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                                          AIE_TILE_X42Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                                            AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                                              AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2_PIN\n",
      "                                                                                                                                AIE_TILE_X43Y1 AIE_TILE.AIE_SWITCH_M_NEXT_CH2_PIN->>AIE_SWITCH_M_NEXT_CH2\n",
      "                                                                                                                                  AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2->>AIE_SWITCH_S_PREV_CH2_PIN\n",
      "                                                                                                                                    AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_S_PREV_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH0_PIN\n",
      "                                                                                                                                      AIE_TILE_X44Y1 AIE_TILE.AIE_SWITCH_M_SOUTH_CH0_PIN->>AIE_SWITCH_M_SOUTH_CH0\n",
      "                                                                                                                                        AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH0->>AIE_SWITCH_S_NORTH_CH0_PIN\n",
      "                                                                                                                                          AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_S_NORTH_CH0_PIN->>AIE_SWITCH_M_SOUTH_CH2_PIN\n",
      "                                                                                                                                            AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH2_PIN->>AIE_SWITCH_M_SOUTH_CH2\n",
      "                                                                                                                                              AIE_INTF_B3_CORE_X44Y0 AIE_INTF_B3_CORE.AIE_SWITCH_M_SOUTH_CH2->>AIE_PL_FROM_AIE_2_PIN\n",
      "      AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_S_MM2S_CH0_PIN->>AIE_SWITCH_M_PREV_CH3_PIN\n",
      "        AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_M_PREV_CH3_PIN->>AIE_SWITCH_M_PREV_CH3\n",
      "          AIE_TILE_X22Y1 AIE_TILE.AIE_SWITCH_S_NEXT_CH3->>AIE_SWITCH_S_NEXT_CH3_PIN\n",
      "            AIE_TILE_X22Y1 AIE_TILE.AIE_SWITCH_S_NEXT_CH3_PIN->>AIE_SWITCH_M_S2MM_CH0_PIN\n",
      "              AIE_TILE_X22Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0_PIN->>AIE_SWITCH_M_S2MM_CH0\n",
      "                AIE_TILE_X22Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0->>AIE_MEMGRP_S_DMA_CH0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net1\n",
      "(AIE_MEMGRP_X23Y0, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "      (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "        (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "          (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "            (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "              (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "                (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "                  (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "                    (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                      (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                        (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                          (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                            (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                              (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                  (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                    (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                        (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                          (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                            (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                              (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                  (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                    (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                      (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                        (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                          (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                            (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                              (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                  (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                    (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                      (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                        (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                          (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                            (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                              (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH0)\n",
      "                                                                                          (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH0)\n",
      "                                                                                            (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH2)\n",
      "                                                                                              (AIE_PL_X43Y0, AIE_PL/FROM_AIE_2)\n",
      "    (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "      (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "        (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "          (AIE_MEMGRP_X22Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net1\n",
      "(AIE_MEMGRP_X23Y0, AIE_MEMGRP/M_DMA_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "    (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "      (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "        (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "          (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "            (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "              (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "                (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "                  (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "                    (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                      (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                        (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                          (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                            (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                              (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                  (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                    (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                        (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                          (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                            (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                              (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                  (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                    (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                      (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                        (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                          (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                            (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                              (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                  (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                    (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                      (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                        (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                          (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                            (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                              (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                        (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH0)\n",
      "                                                                                          (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH0)\n",
      "                                                                                            (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH2)\n",
      "                                                                                              (AIE_PL_X43Y0, AIE_PL/FROM_AIE_2)\n",
      "    (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "      (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "        (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "          (AIE_MEMGRP_X22Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net1\n",
      "(AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_MM2S_CH0)\n",
      "  (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_NEXT_CH0)\n",
      "    (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/S_PREV_CH0)\n",
      "      (AIE_ARRAYSWITCH_X24Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "        (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "          (AIE_ARRAYSWITCH_X25Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "            (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "              (AIE_ARRAYSWITCH_X26Y0, AIE_ARRAYSWITCH/M_NEXT_CH1)\n",
      "                (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/S_PREV_CH1)\n",
      "                  (AIE_ARRAYSWITCH_X27Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                    (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                      (AIE_ARRAYSWITCH_X28Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                        (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                          (AIE_ARRAYSWITCH_X29Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                            (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                              (AIE_ARRAYSWITCH_X30Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                  (AIE_ARRAYSWITCH_X31Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                    (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                      (AIE_ARRAYSWITCH_X32Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                        (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                          (AIE_ARRAYSWITCH_X33Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                            (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                              (AIE_ARRAYSWITCH_X34Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                  (AIE_ARRAYSWITCH_X35Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                    (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                      (AIE_ARRAYSWITCH_X36Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                        (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                          (AIE_ARRAYSWITCH_X37Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                            (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                              (AIE_ARRAYSWITCH_X38Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                  (AIE_ARRAYSWITCH_X39Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                    (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                      (AIE_ARRAYSWITCH_X40Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                        (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                          (AIE_ARRAYSWITCH_X41Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                            (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                              (AIE_ARRAYSWITCH_X42Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                  (AIE_ARRAYSWITCH_X43Y0, AIE_ARRAYSWITCH/M_NEXT_CH2)\n",
      "                                                                                    (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/S_PREV_CH2)\n",
      "                                                                                      (AIE_ARRAYSWITCH_X44Y0, AIE_ARRAYSWITCH/M_SOUTH_CH0)\n",
      "                                                                                        (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/S_NORTH_CH0)\n",
      "                                                                                          (AIE_SHIMSWITCH_X44Y0, AIE_SHIMSWITCH/M_SOUTH_CH2)\n",
      "  (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_PREV_CH3)\n",
      "    (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/S_NEXT_CH3)\n",
      "      (AIE_ARRAYSWITCH_X22Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net1\n",
      "S_MM2S_DMA_ch0_C23_R0\n",
      "  M_EAST_ch0_C23_R0\n",
      "    S_WEST_ch0_C24_R0\n",
      "      M_EAST_ch1_C24_R0\n",
      "        S_WEST_ch1_C25_R0\n",
      "          M_EAST_ch1_C25_R0\n",
      "            S_WEST_ch1_C26_R0\n",
      "              M_EAST_ch1_C26_R0\n",
      "                S_WEST_ch1_C27_R0\n",
      "                  M_EAST_ch2_C27_R0\n",
      "                    S_WEST_ch2_C28_R0\n",
      "                      M_EAST_ch2_C28_R0\n",
      "                        S_WEST_ch2_C29_R0\n",
      "                          M_EAST_ch2_C29_R0\n",
      "                            S_WEST_ch2_C30_R0\n",
      "                              M_EAST_ch2_C30_R0\n",
      "                                S_WEST_ch2_C31_R0\n",
      "                                  M_EAST_ch2_C31_R0\n",
      "                                    S_WEST_ch2_C32_R0\n",
      "                                      M_EAST_ch2_C32_R0\n",
      "                                        S_WEST_ch2_C33_R0\n",
      "                                          M_EAST_ch2_C33_R0\n",
      "                                            S_WEST_ch2_C34_R0\n",
      "                                              M_EAST_ch2_C34_R0\n",
      "                                                S_WEST_ch2_C35_R0\n",
      "                                                  M_EAST_ch2_C35_R0\n",
      "                                                    S_WEST_ch2_C36_R0\n",
      "                                                      M_EAST_ch2_C36_R0\n",
      "                                                        S_WEST_ch2_C37_R0\n",
      "                                                          M_EAST_ch2_C37_R0\n",
      "                                                            S_WEST_ch2_C38_R0\n",
      "                                                              M_EAST_ch2_C38_R0\n",
      "                                                                S_WEST_ch2_C39_R0\n",
      "                                                                  M_EAST_ch2_C39_R0\n",
      "                                                                    S_WEST_ch2_C40_R0\n",
      "                                                                      M_EAST_ch2_C40_R0\n",
      "                                                                        S_WEST_ch2_C41_R0\n",
      "                                                                          M_EAST_ch2_C41_R0\n",
      "                                                                            S_WEST_ch2_C42_R0\n",
      "                                                                              M_EAST_ch2_C42_R0\n",
      "                                                                                S_WEST_ch2_C43_R0\n",
      "                                                                                  M_EAST_ch2_C43_R0\n",
      "                                                                                    S_WEST_ch2_C44_R0\n",
      "                                                                                      M_SOUTH_ch0_C44_R0\n",
      "                                                                                        S_SHIM_NORTH_ch0_C44\n",
      "                                                                                          M_SHIM_SOUTH_ch2_C44\n",
      "  M_WEST_ch3_C23_R0\n",
      "    S_EAST_ch3_C22_R0\n",
      "      M_S2MM_DMA_ch0_C22_R0\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Arc Node=net0\n",
      "AIE_INTF_B2_CORE_X23Y0 NULL AIE_PL_TO_AIE_0_PIN\n",
      "  AIE_INTF_B2_CORE_X23Y0 AIE_INTF_B2_CORE.AIE_PL_TO_AIE_0_PIN->>AIE_PL_TO_AIE_0\n",
      "    AIE_INTF_B2_CORE_X23Y0 AIE_INTF_B2_CORE.AIE_PL_TO_AIE_0->>AIE_SWITCH_S_SOUTH_CH0_PIN\n",
      "      AIE_INTF_B2_CORE_X23Y0 AIE_INTF_B2_CORE.AIE_SWITCH_S_SOUTH_CH0_PIN->>AIE_SWITCH_M_NORTH_CH5_PIN\n",
      "        AIE_INTF_B2_CORE_X23Y0 AIE_INTF_B2_CORE.AIE_SWITCH_M_NORTH_CH5_PIN->>AIE_SWITCH_M_NORTH_CH5\n",
      "          AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5->>AIE_SWITCH_S_SOUTH_CH5_PIN\n",
      "            AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_S_SOUTH_CH5_PIN->>AIE_SWITCH_M_S2MM_CH0_PIN\n",
      "              AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0_PIN->>AIE_SWITCH_M_S2MM_CH0\n",
      "                AIE_TILE_X23Y1 AIE_TILE.AIE_SWITCH_M_S2MM_CH0->>AIE_MEMGRP_S_DMA_CH0_PIN\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net0\n",
      "(AIE_PL_X22Y0, AIE_PL/TO_AIE_0)\n",
      "  (AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/S_SOUTH_CH0)\n",
      "    (AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/M_NORTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "        (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "          (AIE_MEMGRP_X23Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Device Site Pin For Net = net0\n",
      "(AIE_PL_X22Y0, AIE_PL/TO_AIE_0)\n",
      "  (AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/S_SOUTH_CH0)\n",
      "    (AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/M_NORTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "        (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "          (AIE_MEMGRP_X23Y0, AIE_MEMGRP/S_DMA_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Pruned Device Site Pin For Net = net0\n",
      "(AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/S_SOUTH_CH0)\n",
      "  (AIE_SHIMSWITCH_X23Y0, AIE_SHIMSWITCH/M_NORTH_CH5)\n",
      "    (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/S_SOUTH_CH5)\n",
      "      (AIE_ARRAYSWITCH_X23Y0, AIE_ARRAYSWITCH/M_S2MM_CH0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#####Cardano String For Net = net0\n",
      "S_SHIM_SOUTH_ch0_C23\n",
      "  M_SHIM_NORTH_ch5_C23\n",
      "    S_SOUTH_ch5_C23_R0\n",
      "      M_S2MM_DMA_ch0_C23_R0\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extract Pin->SitePin Mapping\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i12_pi0, M_S2MM_DMA_ch0_C23_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C23_R0, db_net10, dma_i12_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i12_po0, S_MM2S_DMA_ch0_C23_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C23_R0, net1, dma_i12_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i13_pi0, M_S2MM_DMA_ch0_C22_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C22_R0, net1, dma_i13_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i13_po0, S_MM2S_DMA_ch0_C22_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C22_R0, db_net11, dma_i13_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i14_pi0, M_S2MM_DMA_ch0_C23_R1)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C23_R1, db_net12, dma_i14_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i14_po0, S_MM2S_DMA_ch0_C23_R1)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C23_R1, net3, dma_i14_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i15_pi0, M_S2MM_DMA_ch0_C27_R7)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C27_R7, net3, dma_i15_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i15_po0, S_MM2S_DMA_ch0_C27_R7)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C27_R7, db_net13, dma_i15_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i16_pi0, M_S2MM_DMA_ch0_C27_R7)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C27_R7, db_net14, dma_i16_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i16_po0, S_MM2S_DMA_ch0_C27_R7)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C27_R7, net5, dma_i16_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i17_pi0, M_S2MM_DMA_ch0_C24_R1)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C24_R1, net5, dma_i17_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i17_po0, S_MM2S_DMA_ch0_C24_R1)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C24_R1, db_net15, dma_i17_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i18_pi0, M_S2MM_DMA_ch0_C24_R2)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C24_R2, db_net16, dma_i18_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i18_po0, S_MM2S_DMA_ch0_C24_R2)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C24_R2, net7, dma_i18_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i19_pi0, M_S2MM_DMA_ch0_C24_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C24_R0, net7, dma_i19_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (dma_i19_po0, S_MM2S_DMA_ch0_C24_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C24_R0, db_net17, dma_i19_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i0_pi0, M_S2MM_DMA_ch0_C23_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_S2MM_DMA_ch0_C23_R0, net0, i0_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i4_po0, S_MM2S_DMA_ch0_C24_R0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_MM2S_DMA_ch0_C24_R0, net9, i4_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i6_pi0, M_SHIM_SOUTH_ch0_C25)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_SHIM_SOUTH_ch0_C25, net9, i6_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i10_pi0, M_SHIM_SOUTH_ch5_C44)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_SHIM_SOUTH_ch5_C44, net7, i10_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i9_pi0, M_SHIM_SOUTH_ch4_C44)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_SHIM_SOUTH_ch4_C44, net5, i9_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i8_pi0, M_SHIM_SOUTH_ch3_C44)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_SHIM_SOUTH_ch3_C44, net3, i8_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i7_pi0, M_SHIM_SOUTH_ch2_C44)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (M_SHIM_SOUTH_ch2_C44, net1, i7_pi0)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Port Instance Mapping (i5_po0, S_SHIM_SOUTH_ch0_C23)\n",
      "DEBUG:AIEUnifiedPNRInterface:#######Instance Port Mapping (S_SHIM_SOUTH_ch0_C23, net0, i5_po0)\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extract PLIO->Shim Mapping\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i10_pi0 col:44 channel:5\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i5_po0 col:23 channel:0\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i6_pi0 col:25 channel:0\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i7_pi0 col:44 channel:2\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i8_pi0 col:44 channel:3\n",
      "DEBUG:AIEUnifiedPNRInterface:#######PLIO Port Instace Placed At Name:i9_pi0 col:44 channel:4\n",
      "DEBUG:AIEUnifiedPNRInterface:####Extract DMA FIFOs Allocation\n",
      "DEBUG:TileRouter:###Inserting Stream Switch FIFOs\n",
      "INFO: [aiecompiler 77-336] Producing aieshim solution for router in Work/arch/aieshim_solution.aiesol\n",
      "INFO: [aiecompiler 77-4419] Extracted AIE meta data from platform is : Work/temp/platform/aieprj_meta_data.json \n",
      "DEBUG:TileRouter:### Done with TILE ROUTER pass\n",
      "DEBUG:DumpMappedGraph:Entering Dump_Partition_Graph pass \n",
      "DEBUG:DumpMappedGraph:Done with Dump_Partition_Graph pass \n",
      "DEBUG:LLVMIRPostAnalysis:Analyzing inter-kernel dependencies through control registers: begin\n",
      "DEBUG:LLVMIRPostAnalysis:Analyzing inter-kernel dependencies through control registers: end\n",
      "DEBUG:SwitchConfig:### Entering Stream Switch Configuration pass\n",
      "DEBUG:SwitchConfig:portinst: i5_po0 idx[-1] datatype:strm<float> stream out bw_utlization = 1 (variable name:  plin[0].out[0])\n",
      "DEBUG:SwitchConfig:straightthru <stream> Lock? 0 Buff? 0 Ch? 1 DMA? 0 Sel? 0 Downsizer 64 shim col = 23 shimSlot 0 width=64\n",
      "DEBUG:SwitchConfig:portinst: i6_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  .in[0])\n",
      "DEBUG:SwitchConfig:straightthru <stream> Lock? 0 Buff? 0 Ch? 1 DMA? 0 Sel? 0 Upsizer 64 shim col = 25 shimSlot 0 width=64\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net0 : S_SHIM_SOUTH_ch0_C23 -> M_SHIM_NORTH_ch5_C23\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net0 : S_SOUTH_ch5_C23_R0 -> M_S2MM_DMA_ch0_C23_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net0 : M_SHIM_NORTH_ch5_C23 -> S_SOUTH_ch5_C23_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C44_R0 -> M_SOUTH_ch0_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C43_R0 -> M_EAST_ch2_C43_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C42_R0 -> M_EAST_ch2_C42_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C40_R0 -> M_EAST_ch2_C40_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C39_R0 -> M_EAST_ch2_C39_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C34_R0 -> M_EAST_ch2_C34_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C36_R0 -> M_EAST_ch2_C36_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C33_R0 -> M_EAST_ch2_C33_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C37_R0 -> M_EAST_ch2_C37_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C32_R0 -> M_EAST_ch2_C32_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C31_R0 -> M_EAST_ch2_C31_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C30_R0 -> M_EAST_ch2_C30_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C41_R0 -> M_EAST_ch2_C41_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C29_R0 -> M_EAST_ch2_C29_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C28_R0 -> M_EAST_ch2_C28_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch1_C27_R0 -> M_EAST_ch2_C27_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C31_R0 -> S_WEST_ch2_C32_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C29_R0 -> S_WEST_ch2_C30_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch1_C26_R0 -> S_WEST_ch1_C27_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C38_R0 -> M_EAST_ch2_C38_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C28_R0 -> S_WEST_ch2_C29_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C37_R0 -> S_WEST_ch2_C38_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C34_R0 -> S_WEST_ch2_C35_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch1_C25_R0 -> M_EAST_ch1_C25_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C35_R0 -> S_WEST_ch2_C36_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C32_R0 -> S_WEST_ch2_C33_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch0_C24_R0 -> M_EAST_ch1_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch1_C24_R0 -> S_WEST_ch1_C25_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch0_C23_R0 -> S_WEST_ch0_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C36_R0 -> S_WEST_ch2_C37_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C33_R0 -> S_WEST_ch2_C34_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C41_R0 -> S_WEST_ch2_C42_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C38_R0 -> S_WEST_ch2_C39_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C27_R0 -> S_WEST_ch2_C28_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C39_R0 -> S_WEST_ch2_C40_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch2_C35_R0 -> M_EAST_ch2_C35_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_WEST_ch3_C23_R0 -> S_EAST_ch3_C22_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C40_R0 -> S_WEST_ch2_C41_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C42_R0 -> S_WEST_ch2_C43_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_WEST_ch1_C26_R0 -> M_EAST_ch1_C26_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C30_R0 -> S_WEST_ch2_C31_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch2_C43_R0 -> S_WEST_ch2_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_EAST_ch3_C22_R0 -> M_S2MM_DMA_ch0_C22_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_EAST_ch1_C25_R0 -> S_WEST_ch1_C26_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_MM2S_DMA_ch0_C23_R0 -> M_WEST_ch3_C23_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_MM2S_DMA_ch0_C23_R0 -> M_EAST_ch0_C23_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : M_SOUTH_ch0_C44_R0 -> S_SHIM_NORTH_ch0_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net1 : S_SHIM_NORTH_ch0_C44 -> M_SHIM_SOUTH_ch2_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C44_R2 -> M_SOUTH_ch3_C44_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C43_R2 -> M_EAST_ch3_C43_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C42_R2 -> M_EAST_ch3_C42_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C33_R2 -> S_WEST_ch3_C34_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C27_R5 -> S_SOUTH_ch5_C27_R6\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C39_R2 -> S_WEST_ch3_C40_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C23_R1 -> S_SOUTH_ch5_C23_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C41_R2 -> M_EAST_ch3_C41_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C27_R3 -> S_SOUTH_ch5_C27_R4\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C38_R2 -> S_WEST_ch3_C39_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C27_R2 -> S_SOUTH_ch5_C27_R3\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C42_R2 -> S_WEST_ch3_C43_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C36_R2 -> S_WEST_ch3_C37_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C37_R2 -> S_WEST_ch3_C38_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SHIM_NORTH_ch1_C44 -> M_SHIM_SOUTH_ch3_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C23_R2 -> S_WEST_ch3_C24_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C24_R2 -> S_WEST_ch3_C25_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C27_R2 -> S_WEST_ch3_C28_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C27_R4 -> S_SOUTH_ch5_C27_R5\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C25_R2 -> S_WEST_ch3_C26_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C30_R2 -> M_EAST_ch3_C30_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C26_R2 -> S_WEST_ch3_C27_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C41_R2 -> S_WEST_ch3_C42_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C32_R2 -> S_WEST_ch3_C33_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C24_R2 -> M_EAST_ch3_C24_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_SOUTH_ch2_C44_R1 -> S_NORTH_ch2_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C31_R2 -> S_WEST_ch3_C32_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_SOUTH_ch1_C44_R0 -> S_SHIM_NORTH_ch1_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C40_R2 -> S_WEST_ch3_C41_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C28_R2 -> S_WEST_ch3_C29_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C43_R2 -> S_WEST_ch3_C44_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C29_R2 -> S_WEST_ch3_C30_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_NORTH_ch3_C44_R1 -> M_SOUTH_ch2_C44_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C34_R2 -> M_EAST_ch3_C34_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C32_R2 -> M_EAST_ch3_C32_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_NORTH_ch5_C27_R6 -> S_SOUTH_ch5_C27_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C38_R2 -> M_EAST_ch3_C38_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_SOUTH_ch3_C44_R2 -> S_NORTH_ch3_C44_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C27_R2 -> M_NORTH_ch5_C27_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C27_R2 -> M_EAST_ch3_C27_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C35_R2 -> S_WEST_ch3_C36_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_NORTH_ch2_C44_R0 -> M_SOUTH_ch1_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C26_R2 -> M_EAST_ch3_C26_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C23_R2 -> M_EAST_ch3_C23_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C30_R2 -> S_WEST_ch3_C31_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C27_R3 -> M_NORTH_ch5_C27_R3\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C27_R5 -> M_NORTH_ch5_C27_R5\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : M_EAST_ch3_C34_R2 -> S_WEST_ch3_C35_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C33_R2 -> M_EAST_ch3_C33_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C27_R4 -> M_NORTH_ch5_C27_R4\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C27_R7 -> M_S2MM_DMA_ch0_C27_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_SOUTH_ch5_C27_R6 -> M_NORTH_ch5_C27_R6\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C25_R2 -> M_EAST_ch3_C25_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C28_R2 -> M_EAST_ch3_C28_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C40_R2 -> M_EAST_ch3_C40_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C29_R2 -> M_EAST_ch3_C29_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C31_R2 -> M_EAST_ch3_C31_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_MM2S_DMA_ch0_C23_R1 -> M_NORTH_ch5_C23_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C35_R2 -> M_EAST_ch3_C35_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C36_R2 -> M_EAST_ch3_C36_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C37_R2 -> M_EAST_ch3_C37_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net3 : S_WEST_ch3_C39_R2 -> M_EAST_ch3_C39_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C43_R1 -> M_EAST_ch3_C43_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C40_R1 -> M_EAST_ch3_C40_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C44_R1 -> S_NORTH_ch3_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C41_R1 -> M_EAST_ch3_C41_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch2_C24_R1 -> M_S2MM_DMA_ch0_C24_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch2_C24_R1 -> M_EAST_ch0_C24_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C31_R1 -> M_EAST_ch3_C31_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C24_R5 -> S_NORTH_ch3_C24_R4\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch2_C44_R0 -> S_SHIM_NORTH_ch2_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch0_C24_R1 -> S_WEST_ch0_C25_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch2_C24_R2 -> S_NORTH_ch2_C24_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C41_R1 -> S_WEST_ch3_C42_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C29_R1 -> M_EAST_ch3_C29_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C44_R0 -> M_SOUTH_ch2_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C24_R3 -> S_NORTH_ch3_C24_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C39_R1 -> S_WEST_ch3_C40_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C27_R1 -> S_WEST_ch3_C28_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_WEST_ch3_C26_R7 -> S_EAST_ch3_C25_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch0_C26_R1 -> M_EAST_ch0_C26_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C44_R1 -> M_SOUTH_ch3_C44_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_WEST_ch3_C27_R7 -> S_EAST_ch3_C26_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch0_C25_R1 -> S_WEST_ch0_C26_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C38_R1 -> S_WEST_ch3_C39_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C30_R1 -> M_EAST_ch3_C30_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C24_R7 -> S_NORTH_ch3_C24_R6\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C24_R6 -> S_NORTH_ch3_C24_R5\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C29_R1 -> S_WEST_ch3_C30_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C24_R4 -> M_SOUTH_ch3_C24_R4\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C30_R1 -> S_WEST_ch3_C31_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_WEST_ch3_C25_R7 -> S_EAST_ch3_C24_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C32_R1 -> S_WEST_ch3_C33_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C42_R1 -> S_WEST_ch3_C43_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C32_R1 -> M_EAST_ch3_C32_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch0_C26_R1 -> S_WEST_ch0_C27_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C28_R1 -> S_WEST_ch3_C29_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C36_R1 -> S_WEST_ch3_C37_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C24_R6 -> M_SOUTH_ch3_C24_R6\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C40_R1 -> S_WEST_ch3_C41_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C31_R1 -> S_WEST_ch3_C32_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C33_R1 -> S_WEST_ch3_C34_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C37_R1 -> M_EAST_ch3_C37_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_SOUTH_ch3_C24_R4 -> S_NORTH_ch3_C24_R3\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C35_R1 -> S_WEST_ch3_C36_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_EAST_ch3_C25_R7 -> M_WEST_ch3_C25_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C39_R1 -> M_EAST_ch3_C39_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_EAST_ch3_C24_R7 -> M_SOUTH_ch3_C24_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C34_R1 -> S_WEST_ch3_C35_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_MM2S_DMA_ch0_C27_R7 -> M_WEST_ch3_C27_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch0_C25_R1 -> M_EAST_ch0_C25_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C37_R1 -> S_WEST_ch3_C38_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C24_R3 -> M_SOUTH_ch3_C24_R3\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C28_R1 -> M_EAST_ch3_C28_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C24_R5 -> M_SOUTH_ch3_C24_R5\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C42_R1 -> M_EAST_ch3_C42_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C34_R1 -> M_EAST_ch3_C34_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch0_C27_R1 -> M_EAST_ch3_C27_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_SHIM_NORTH_ch2_C44 -> M_SHIM_SOUTH_ch4_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_NORTH_ch3_C24_R2 -> M_SOUTH_ch2_C24_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C33_R1 -> M_EAST_ch3_C33_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : M_EAST_ch3_C43_R1 -> S_WEST_ch3_C44_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C35_R1 -> M_EAST_ch3_C35_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C36_R1 -> M_EAST_ch3_C36_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_EAST_ch3_C26_R7 -> M_WEST_ch3_C26_R7\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net5 : S_WEST_ch3_C38_R1 -> M_EAST_ch3_C38_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C44_R0 -> M_SOUTH_ch3_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C42_R0 -> M_EAST_ch3_C42_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C40_R0 -> M_EAST_ch3_C40_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C39_R0 -> M_EAST_ch3_C39_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C35_R0 -> M_EAST_ch3_C35_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C32_R0 -> M_EAST_ch3_C32_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C31_R0 -> M_EAST_ch3_C31_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C28_R0 -> M_EAST_ch3_C28_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch0_C27_R0 -> M_EAST_ch3_C27_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C29_R0 -> M_EAST_ch3_C29_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C35_R0 -> S_WEST_ch3_C36_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C38_R0 -> S_WEST_ch3_C39_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_SOUTH_ch3_C44_R0 -> S_SHIM_NORTH_ch3_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C41_R0 -> M_EAST_ch3_C41_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C37_R0 -> M_EAST_ch3_C37_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C30_R0 -> M_EAST_ch3_C30_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C31_R0 -> S_WEST_ch3_C32_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C36_R0 -> M_EAST_ch3_C36_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C30_R0 -> S_WEST_ch3_C31_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C28_R0 -> S_WEST_ch3_C29_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C29_R0 -> S_WEST_ch3_C30_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C33_R0 -> S_WEST_ch3_C34_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch0_C26_R0 -> S_WEST_ch0_C27_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch0_C24_R0 -> S_WEST_ch0_C25_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C37_R0 -> S_WEST_ch3_C38_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C39_R0 -> S_WEST_ch3_C40_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C27_R0 -> S_WEST_ch3_C28_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C38_R0 -> M_EAST_ch3_C38_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_SOUTH_ch3_C24_R1 -> S_NORTH_ch3_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_NORTH_ch3_C24_R0 -> M_S2MM_DMA_ch0_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_NORTH_ch3_C24_R0 -> M_EAST_ch0_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C34_R0 -> M_EAST_ch3_C34_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch0_C25_R0 -> S_WEST_ch0_C26_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_SHIM_NORTH_ch3_C44 -> M_SHIM_SOUTH_ch5_C44\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C40_R0 -> S_WEST_ch3_C41_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C43_R0 -> M_EAST_ch3_C43_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C41_R0 -> S_WEST_ch3_C42_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch3_C33_R0 -> M_EAST_ch3_C33_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch0_C26_R0 -> M_EAST_ch0_C26_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C34_R0 -> S_WEST_ch3_C35_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C32_R0 -> S_WEST_ch3_C33_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C43_R0 -> S_WEST_ch3_C44_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C42_R0 -> S_WEST_ch3_C43_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_EAST_ch3_C36_R0 -> S_WEST_ch3_C37_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : M_SOUTH_ch3_C24_R2 -> S_NORTH_ch3_C24_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_MM2S_DMA_ch0_C24_R2 -> M_SOUTH_ch3_C24_R2\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_NORTH_ch3_C24_R1 -> M_SOUTH_ch3_C24_R1\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net7 : S_WEST_ch0_C25_R0 -> M_EAST_ch0_C25_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net9 : S_WEST_ch3_C25_R0 -> M_SOUTH_ch3_C25_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net9 : S_SHIM_NORTH_ch3_C25 -> M_SHIM_SOUTH_ch0_C25\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net9 : S_MM2S_DMA_ch0_C24_R0 -> M_EAST_ch3_C24_R0\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net9 : M_SOUTH_ch3_C25_R0 -> S_SHIM_NORTH_ch3_C25\n",
      "DEBUG:StreamSwitchConfig:Adding route edge net9 : M_EAST_ch3_C24_R0 -> S_WEST_ch3_C25_R0\n",
      "DEBUG:SwitchConfig:### Generating packet id C header file\n",
      "DEBUG:SwitchConfig:### Generating packet id Verilog header file\n",
      "DEBUG:SwitchConfig:### Done with Stream Switch Configuration pass\n",
      "DEBUG:MainMaker:### Entering Main Maker Pass \n",
      "DEBUG:MainMaker:Writing proc file Work/aie/22_1/src/22_1.cc\n",
      "DEBUG:MainMaker:Generating file Headers\n",
      "DEBUG:MainMaker:Generating lock definitions\n",
      "DEBUG:MainMaker:Generating lock definitions for RTPs\n",
      "DEBUG:MainMaker:Generating buffer allocations\n",
      "DEBUG:MainMaker:Generating kernel signatures\n",
      "DEBUG:MainMaker:Generating kernel objects and external arrays\n",
      "DEBUG:MainMaker:Generating stream pointers\n",
      "DEBUG:MainMaker:Generating RTP pointers\n",
      "DEBUG:MainMaker:Generating buffer pointers \n",
      "DEBUG:MainMaker:hls4ml_jettag.k3gemm.k[0] 1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:Generating code for scheduled node i1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:    Generating lock acquire for RTPs\n",
      "DEBUG:MainMaker:    Generating lock acquire for async RTPs\n",
      "DEBUG:MainMaker:  Generating kernel call for i1.filter\n",
      "DEBUG:MainMaker:    Generating RTP copy\n",
      "DEBUG:MainMaker:    Generating lock release for RTPs\n",
      "DEBUG:MainMaker:    Generating buffer pointer advancement for window output ports\n",
      "DEBUG:MainMaker:    Generating release for buffers\n",
      "DEBUG:MainMaker:Writing proc file Work/aie/23_0/src/23_0.cc\n",
      "DEBUG:MainMaker:Generating file Headers\n",
      "DEBUG:MainMaker:Generating lock definitions\n",
      "DEBUG:MainMaker:Generating lock definitions for RTPs\n",
      "DEBUG:MainMaker:Generating buffer allocations\n",
      "DEBUG:MainMaker:Generating kernel signatures\n",
      "DEBUG:MainMaker:Generating kernel objects and external arrays\n",
      "DEBUG:MainMaker:Generating stream pointers\n",
      "DEBUG:MainMaker:Generating RTP pointers\n",
      "DEBUG:MainMaker:Generating buffer pointers \n",
      "DEBUG:MainMaker:hls4ml_jettag.k0gemm.k[0] 1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:Generating code for scheduled node i0\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:    Generating lock acquire for RTPs\n",
      "DEBUG:MainMaker:    Generating lock acquire for async RTPs\n",
      "DEBUG:MainMaker:  Generating kernel call for i0.filter\n",
      "DEBUG:MainMaker:    Generating RTP copy\n",
      "DEBUG:MainMaker:    Generating lock release for RTPs\n",
      "DEBUG:MainMaker:    Generating buffer pointer advancement for window output ports\n",
      "DEBUG:MainMaker:    Generating release for buffers\n",
      "DEBUG:MainMaker:Writing proc file Work/aie/24_2/src/24_2.cc\n",
      "DEBUG:MainMaker:Generating file Headers\n",
      "DEBUG:MainMaker:Generating lock definitions\n",
      "DEBUG:MainMaker:Generating lock definitions for RTPs\n",
      "DEBUG:MainMaker:Generating buffer allocations\n",
      "DEBUG:MainMaker:Generating kernel signatures\n",
      "DEBUG:MainMaker:Generating kernel objects and external arrays\n",
      "DEBUG:MainMaker:Generating stream pointers\n",
      "DEBUG:MainMaker:Generating RTP pointers\n",
      "DEBUG:MainMaker:Generating buffer pointers \n",
      "DEBUG:MainMaker:hls4ml_jettag.k9gemm.k[0] 1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:Generating code for scheduled node i3\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:    Generating lock acquire for RTPs\n",
      "DEBUG:MainMaker:    Generating lock acquire for async RTPs\n",
      "DEBUG:MainMaker:  Generating kernel call for i3.filter\n",
      "DEBUG:MainMaker:    Generating RTP copy\n",
      "DEBUG:MainMaker:    Generating lock release for RTPs\n",
      "DEBUG:MainMaker:    Generating buffer pointer advancement for window output ports\n",
      "DEBUG:MainMaker:    Generating release for buffers\n",
      "DEBUG:MainMaker:Writing proc file Work/aie/25_0/src/25_0.cc\n",
      "DEBUG:MainMaker:Generating file Headers\n",
      "DEBUG:MainMaker:Generating lock definitions\n",
      "DEBUG:MainMaker:Generating lock definitions for RTPs\n",
      "DEBUG:MainMaker:Generating buffer allocations\n",
      "DEBUG:MainMaker:Generating kernel signatures\n",
      "DEBUG:MainMaker:Generating kernel objects and external arrays\n",
      "DEBUG:MainMaker:Generating stream pointers\n",
      "DEBUG:MainMaker:Generating RTP pointers\n",
      "DEBUG:MainMaker:Generating buffer pointers \n",
      "DEBUG:MainMaker:hls4ml_jettag.k11softmax.k[0] 1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:Generating code for scheduled node i4\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:    Generating lock acquire for RTPs\n",
      "DEBUG:MainMaker:    Generating lock acquire for async RTPs\n",
      "DEBUG:MainMaker:  Generating kernel call for i4.filter\n",
      "DEBUG:MainMaker:    Generating RTP copy\n",
      "DEBUG:MainMaker:    Generating lock release for RTPs\n",
      "DEBUG:MainMaker:    Generating buffer pointer advancement for window output ports\n",
      "DEBUG:MainMaker:    Generating release for buffers\n",
      "DEBUG:MainMaker:Writing proc file Work/aie/27_6/src/27_6.cc\n",
      "DEBUG:MainMaker:Generating file Headers\n",
      "DEBUG:MainMaker:Generating lock definitions\n",
      "DEBUG:MainMaker:Generating lock definitions for RTPs\n",
      "DEBUG:MainMaker:Generating buffer allocations\n",
      "DEBUG:MainMaker:Generating kernel signatures\n",
      "DEBUG:MainMaker:Generating kernel objects and external arrays\n",
      "DEBUG:MainMaker:Generating stream pointers\n",
      "DEBUG:MainMaker:Generating RTP pointers\n",
      "DEBUG:MainMaker:Generating buffer pointers \n",
      "DEBUG:MainMaker:hls4ml_jettag.k6gemm.k[0] 1\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:Generating code for scheduled node i2\n",
      "DEBUG:MainMaker:    Generating acquire for buffers\n",
      "DEBUG:MainMaker:    Generating lock acquire for RTPs\n",
      "DEBUG:MainMaker:    Generating lock acquire for async RTPs\n",
      "DEBUG:MainMaker:  Generating kernel call for i2.filter\n",
      "DEBUG:MainMaker:    Generating RTP copy\n",
      "DEBUG:MainMaker:    Generating lock release for RTPs\n",
      "DEBUG:MainMaker:    Generating buffer pointer advancement for window output ports\n",
      "DEBUG:MainMaker:    Generating release for buffers\n",
      "DEBUG:MainMaker:### Done with Main Maker Pass\n",
      "DEBUG:LLVMIROptimizer:### Entering Partition Optimizer Pass \n",
      "DEBUG:LLVMIROptimizer:Printing equivalent partitions:\n",
      "{ PT1[0.60] PT2[0.60] PT3[0.60] PT0[0.60] }\n",
      "{ PT4[0.60] }\n",
      "DEBUG:LLVMIROptimizer:### Done Partition Optimizer Pass \n",
      "DEBUG:GlobalMemoryAccess:### Entering GlobalMemory Handler pass\n",
      "DEBUG:GlobalMemoryAccess: physical device : xcvc1902-vsva2197-2MP-e-S\n",
      "DEBUG:GlobalMemoryAccess:Invoking NOC Compiler \n",
      "INFO: [aiecompiler 77-404] Executing Cmd: cd Work/noc;\n",
      "Generating placement and routing for NoC components\n",
      "NoC TrafficSpec | Checksum: d7ff4cec\n",
      "NoC Constraints | Checksum: 240bb8de\n",
      "NoC Incremental Solution | Checksum: 8cee98bf\n",
      "INFO: [aiecompiler 75-92] Running NOC Placement\n",
      "INFO: [aiecompiler 75-122] Detailed placement phase\n",
      "INFO: [aiecompiler 75-133] Running NOC Routing\n",
      "NoC Compiler Finished Successfully\n",
      "NoC Solution | Checksum: ce86f54\n",
      "DEBUG:GlobalMemoryAccess:shim_col_connected_to_ps_aie_nsu : 19DEBUG:GlobalMemoryAccess: Assigned Node Instance: PS_AIE_Config_Master to NMU: NOC_NMU128_X0Y5\n",
      "DEBUG:GlobalMemoryAccess:Packaging NOC Compiler output as a SystemC library\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: cd Work/noc; export RDI_DATA_DEPENDENCY=XILINX_VIVADO;export RDI_NO_JRE=1; loader -exec versal_noc_wizard --batch --device=xcvc1902-vsva2197-2MP-e-S --traffic=noc_traffic.nts --compres=noc_soln.ncr --simulate=gen_lnoc_sh.ini\n",
      "INFO: [PlanAhead 12-7162] Loading device xcvc1902-vsva2197-2MP-e-S\n",
      "Reading model: /tools/Xilinx/Vivado/2022.2/data/parts/xilinx/devint/vault/versal/data/device_misc/xcvc1902/xcvc1902.nocme.v10.model\n",
      "Writing model file: xnwOut/xnwOut__device.model\n",
      "****** Running Versal NOC Wizard\n",
      "****** versal_noc_wizard v2022.2.2 (64-bit)\n",
      "**** SW Build (by xbuild) on 2023-02-17-07:01:26\n",
      "** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.\n",
      "INFO: [PlanAhead 12-6926] Generating Logical NOC\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/noc'\n",
      "/bin/sh: 1: [[: not found\n",
      "/bin/sh: 1: [[: not found\n",
      "g++  -fopenmp -fPIC -std=gnu++11 -Wno-deprecated-declarations -c -oxnwOut/xnwOut__LNoc.o  -I./ -I /tools/Xilinx/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0/include -I /tools/Xilinx/Vivado/2022.2/data/osci/ip/xtlm/include -I /tools/Xilinx/Vivado/2022.2/data/osci/ip/common_cpp_v1_0/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0/include -I /tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include xnwOut/xnwOut__LNoc.cpp -o xnwOut/xnwOut__LNoc.o\n",
      "g++  -shared xnwOut/xnwOut__LNoc.o -o xnwOut/liblnoc_tlm.so \\\n",
      "-L /tools/Xilinx/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0 -lnoc_sc_v1_0_0 -L /tools/Xilinx/Vivado/2022.2/data/osci/ip/axi_tlm_ext_v1_0 -laxi_tlm_ext_v1_0 -L /tools/Xilinx/Vivado/2022.2/data/osci/ip/xtlm -lxtlm -L /tools/Xilinx/Vivado/2022.2/data/osci/ip/common_cpp_v1_0 -lcommon_cpp_v1_0 -L /tools/Xilinx/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0 -lnoc_v1_0_0 -Wl,-rpath=/tools/Xilinx/Vivado/2022.2/data/osci/ip/noc_sc_v1_0_0 -Wl,-rpath=/tools/Xilinx/Vivado/2022.2/data/osci/ip/axi_tlm_ext_v1_0 -Wl,-rpath=/tools/Xilinx/Vivado/2022.2/data/osci/ip/xtlm -Wl,-rpath=/tools/Xilinx/Vivado/2022.2/data/osci/ip/common_cpp_v1_0 -Wl,-rpath=/tools/Xilinx/Vitis/2022.2/aietools/data/simmodels/osci/2.3.1/lnx64/8.3.0/systemc/protected/noc_v1_0_0 -L /tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/lib/lnx64 -lsystemc \n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/noc'\n",
      "DEBUG:GlobalMemoryAccess:### Done with NoC compiler\n",
      "DEBUG:GlobalMemoryAccess:### Done with GlobalMemory Handler pass (7.84 secs)\n",
      "DEBUG:XPEReportGenerator:Entering XPE_Report_Generator pass \n",
      "AIE application complexity is MEDIUM (0.232114).\n",
      "DEBUG:XPEReportGenerator:Done with XPE_Report_Generator pass \n",
      "DEBUG:GenSimConfigJSON:### Entering GENERATE SIMULATOR JSON CONFIGURATION pass\n",
      "DEBUG:GenSimConfigJSON:### Done with GENERATE SIMULATOR JSON CONFIGURATION pass\n",
      "DEBUG:LinkerGen:### Entering Linker and Elf Generation Pass \n",
      "DEBUG:LinkerGen:Generating CHESS Project File for processor at (22,1)\n",
      "DEBUG:LinkerGen:Adding CHESS option for core 22_1 : backend.mist2.maxfoldk=\"256\"\n",
      "DEBUG:LinkerGen:Generating Linker script in Work/aie/22_1/scripts/22_1.bcf\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf3 addr: 0x24000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf3d addr: 0x22000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf4 addr: 0x3a000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf4d addr: 0x3c000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: weights addr: 0x26000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: bias addr: 0x30000\n",
      "DEBUG:LinkerGen:allocating debug at MG(22,0) size: 0x20 addr: 0x20fe0\n",
      "DEBUG:LinkerGen:allocating stack at MG(22,0) size: 0x800 addr: 0x21000\n",
      "DEBUG:LinkerGen:allocating heap  at MG(22,0) size: 0x800 addr: 0x21800\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/22_1/timestamped_log;\n",
      "\n",
      "DEBUG:LinkerGen:Generating CHESS Project File for processor at (23,0)\n",
      "DEBUG:LinkerGen:Adding CHESS option for core 23_0 : backend.mist2.maxfoldk=\"256\"\n",
      "DEBUG:LinkerGen:Generating Linker script in Work/aie/23_0/scripts/23_0.bcf\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf0 addr: 0x3c000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf0d addr: 0x3e000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf2 addr: 0x38000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf2d addr: 0x3b080\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: weights addr: 0x31000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: bias addr: 0x30000\n",
      "DEBUG:LinkerGen:allocating debug at MG(23,1) size: 0x20 addr: 0x36000\n",
      "DEBUG:LinkerGen:allocating stack at MG(23,1) size: 0x800 addr: 0x36020\n",
      "DEBUG:LinkerGen:allocating heap  at MG(23,1) size: 0x800 addr: 0x36820\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/23_0/timestamped_log;\n",
      "\n",
      "DEBUG:LinkerGen:Generating CHESS Project File for processor at (24,2)\n",
      "DEBUG:LinkerGen:Adding CHESS option for core 24_2 : backend.mist2.maxfoldk=\"256\"\n",
      "DEBUG:LinkerGen:Generating Linker script in Work/aie/24_2/scripts/24_2.bcf\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf7 addr: 0x21f60\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf7d addr: 0x26000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf8 addr: 0x38000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf8d addr: 0x3a000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: weights addr: 0x30000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: bias addr: 0x32000\n",
      "DEBUG:LinkerGen:allocating debug at MG(24,1) size: 0x20 addr: 0x22020\n",
      "DEBUG:LinkerGen:allocating stack at MG(24,1) size: 0x800 addr: 0x22040\n",
      "DEBUG:LinkerGen:allocating heap  at MG(24,1) size: 0x800 addr: 0x22840\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/24_2/timestamped_log;\n",
      "\n",
      "DEBUG:LinkerGen:Generating CHESS Project File for processor at (25,0)\n",
      "DEBUG:LinkerGen:Adding CHESS option for core 25_0 : backend.mist2.maxfoldk=\"256\"\n",
      "DEBUG:LinkerGen:Generating Linker script in Work/aie/25_0/scripts/25_0.bcf\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf9 addr: 0x2c000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf9d addr: 0x29fe0\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf1 addr: 0x2e000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf1d addr: 0x2a000\n",
      "DEBUG:LinkerGen:allocating debug at MG(24,0) size: 0x20 addr: 0x2a020\n",
      "DEBUG:LinkerGen:allocating stack at MG(24,0) size: 0x800 addr: 0x2a040\n",
      "DEBUG:LinkerGen:allocating heap  at MG(24,0) size: 0x800 addr: 0x2a840\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/25_0/timestamped_log;\n",
      "\n",
      "DEBUG:LinkerGen:Generating CHESS Project File for processor at (27,6)\n",
      "DEBUG:LinkerGen:Adding CHESS option for core 27_6 : backend.mist2.maxfoldk=\"256\"\n",
      "DEBUG:LinkerGen:Generating Linker script in Work/aie/27_6/scripts/27_6.bcf\n",
      "DEBUG:ConstraintsProcessor:Returning Constraints for graph : root\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf5 addr: 0x36000\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf5d addr: 0x33f80\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf6 addr: 0x30060\n",
      "DEBUG:LinkerGen:  Emitting buffer: buf6d addr: 0x34040\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: weights addr: 0x21000\n",
      "DEBUG:LinkerGen:  Emitting LUT buffer: bias addr: 0x3a000\n",
      "DEBUG:LinkerGen:allocating debug at MG(27,6) size: 0x20 addr: 0x38000\n",
      "DEBUG:LinkerGen:allocating stack at MG(27,6) size: 0x800 addr: 0x38020\n",
      "DEBUG:LinkerGen:allocating heap  at MG(27,6) size: 0x800 addr: 0x38820\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p Work/aie/27_6/timestamped_log;\n",
      "\n",
      "DEBUG:LinkerGen:    Generating active elfs recorder file...\n",
      "DEBUG:LinkerGen:### Done with Linker and Elf Generation Pass\n",
      "DEBUG:ElfGen:### Entering ELF GENERATOR pass\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -C Work/aie -O -j 8 -f 22_1.llgen.Makefile -f 23_0.llgen.Makefile -f 24_2.llgen.Makefile -f 25_0.llgen.Makefile -f 27_6.llgen.Makefile all 2>&1;\n",
      "\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/24_2/src/24_2.cc -o ir/24_2_orig.ll;\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chesscc version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"24_2.cc\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/24_2/src/24_2.cc -oir/24_2_orig.ll -emit-llvm --chess-proc-name=me\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    2.61 s  /     2.60 s \t24_2\n",
      "chess-clang system time =    0.06 s  /     0.06 s \t24_2\n",
      "chess-clang real time   =    2.68 s  /     2.67 s \t24_2\n",
      "\n",
      "Compilation finished successfully (0 errors, 0 warnings) (3.07 s)\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/24_2_orig.ll -o ir/24_2.ll 2> 24_2/xlopt.log;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/24_2.ll -o ir/24_2.ll 2>/dev/null;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/src/25_0.cc -o ir/25_0_orig.ll;\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chesscc version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"25_0.cc\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/src/25_0.cc -oir/25_0_orig.ll -emit-llvm --chess-proc-name=me\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    2.53 s  /     2.53 s \t25_0\n",
      "chess-clang system time =    0.07 s  /     0.07 s \t25_0\n",
      "chess-clang real time   =    2.61 s  /     2.60 s \t25_0\n",
      "\n",
      "Compilation finished successfully (0 errors, 0 warnings) (2.97 s)\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/25_0_orig.ll -o ir/25_0.ll 2> 25_0/xlopt.log;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/22_1/src/22_1.cc -o ir/22_1_orig.ll;\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chesscc version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"22_1.cc\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/22_1/src/22_1.cc -oir/22_1_orig.ll -emit-llvm --chess-proc-name=me\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    2.64 s  /     2.63 s \t22_1\n",
      "chess-clang system time =    0.08 s  /     0.08 s \t22_1\n",
      "chess-clang real time   =    2.72 s  /     2.71 s \t22_1\n",
      "\n",
      "Compilation finished successfully (0 errors, 0 warnings) (3.19 s)\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/22_1_orig.ll -o ir/22_1.ll 2> 22_1/xlopt.log;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/25_0.ll -o ir/25_0.ll 2>/dev/null;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/22_1.ll -o ir/22_1.ll 2>/dev/null;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/27_6/src/27_6.cc -o ir/27_6_orig.ll;\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chesscc version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"27_6.cc\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/27_6/src/27_6.cc -oir/27_6_orig.ll -emit-llvm --chess-proc-name=me\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    2.64 s  /     2.63 s \t27_6\n",
      "chess-clang system time =    0.08 s  /     0.08 s \t27_6\n",
      "chess-clang real time   =    2.73 s  /     2.72 s \t27_6\n",
      "\n",
      "Compilation finished successfully (0 errors, 0 warnings) (3.07 s)\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/27_6_orig.ll -o ir/27_6.ll 2> 27_6/xlopt.log;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/27_6.ll -o ir/27_6.ll 2>/dev/null;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "chesscc +f +s -p me -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /home/ruien/workspace/onnx2versal/design/aie_src -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/23_0/src/23_0.cc -o ir/23_0_orig.ll;\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chesscc version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"23_0.cc\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/23_0/src/23_0.cc -oir/23_0_orig.ll -emit-llvm --chess-proc-name=me\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    2.72 s  /     2.72 s \t23_0\n",
      "chess-clang system time =    0.08 s  /     0.08 s \t23_0\n",
      "chess-clang real time   =    2.80 s  /     2.80 s \t23_0\n",
      "\n",
      "Compilation finished successfully (0 errors, 0 warnings) (3.28 s)\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/23_0_orig.ll -o ir/23_0.ll 2> 23_0/xlopt.log;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/lnx64.o/tools/clang/bin/opt -S ir/23_0.ll -o ir/23_0.ll 2>/dev/null;\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: rm -f Work/aie/22_1.llgen.Makefile Work/aie/23_0.llgen.Makefile Work/aie/24_2.llgen.Makefile Work/aie/25_0.llgen.Makefile Work/aie/27_6.llgen.Makefile;\n",
      "\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -C Work/aie -O -j 8 -f 22_1.elfgen.Makefile -f 23_0.elfgen.Makefile -f 24_2.elfgen.Makefile -f 25_0.elfgen.Makefile -f 27_6.elfgen.Makefile all 2>&1;\n",
      "\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 24_2/scripts/24_2.prx) 2>&1 |& tee -a 24_2/24_2.log 24_2/timestamped_log/24_2-2023-06-01-01-04-02.log\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chessmk version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compilation finished successfully (0 errors, 0 warnings) (0.35 s)\n",
      "set -o pipefail; (coreverify -obj 24_2 -s 2048 -pm 16384) 2>&1 |& tee -a 24_2/24_2.log 24_2/timestamped_log/24_2-2023-06-01-01-04-02.log\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_2 -s 2048 -pm 16384\n",
      "(readelf --debug-dump=decodedline 24_2/Release/24_2 >> 24_2/Release/24_2.txt)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 22_1/scripts/22_1.prx) 2>&1 |& tee -a 22_1/22_1.log 22_1/timestamped_log/22_1-2023-06-01-01-04-02.log\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chessmk version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compilation finished successfully (0 errors, 0 warnings) (0.39 s)\n",
      "set -o pipefail; (coreverify -obj 22_1 -s 2048 -pm 16384) 2>&1 |& tee -a 22_1/22_1.log 22_1/timestamped_log/22_1-2023-06-01-01-04-02.log\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 22_1 -s 2048 -pm 16384\n",
      "(readelf --debug-dump=decodedline 22_1/Release/22_1 >> 22_1/Release/22_1.txt)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 27_6/scripts/27_6.prx) 2>&1 |& tee -a 27_6/27_6.log 27_6/timestamped_log/27_6-2023-06-01-01-04-02.log\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chessmk version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compilation finished successfully (0 errors, 0 warnings) (0.41 s)\n",
      "set -o pipefail; (coreverify -obj 27_6 -s 2048 -pm 16384) 2>&1 |& tee -a 27_6/27_6.log 27_6/timestamped_log/27_6-2023-06-01-01-04-02.log\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 27_6 -s 2048 -pm 16384\n",
      "(readelf --debug-dump=decodedline 27_6/Release/27_6 >> 27_6/Release/27_6.txt)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 23_0/scripts/23_0.prx) 2>&1 |& tee -a 23_0/23_0.log 23_0/timestamped_log/23_0-2023-06-01-01-04-02.log\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chessmk version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compilation finished successfully (0 errors, 0 warnings) (0.40 s)\n",
      "set -o pipefail; (coreverify -obj 23_0 -s 2048 -pm 16384) 2>&1 |& tee -a 23_0/23_0.log 23_0/timestamped_log/23_0-2023-06-01-01-04-02.log\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 23_0 -s 2048 -pm 16384\n",
      "(readelf --debug-dump=decodedline 23_0/Release/23_0 >> 23_0/Release/23_0.txt)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "set -o pipefail; (chessmk  -C Release_LLVM -P /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +P 4 -v  -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 25_0/scripts/25_0.prx) 2>&1 |& tee -a 25_0/25_0.log 25_0/timestamped_log/25_0-2023-06-01-01-04-02.log\n",
      "Release: ASIP Programmer R-2021.03-TGT-220608\n",
      "Tool: chessmk version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Configuration: Release_LLVM\n",
      "Compiling \"25_0.ll\"\n",
      "chess-clang --chess-verbose -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/25_0.ll -o../Release/chesswork/25_0.sfg --chess-proc-name=me\n",
      "chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/.' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /home/ruien/workspace/onnx2versal/design/aie_src' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]\n",
      "chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]\n",
      "Release: ipp R-2021.03-TGT-220608 \n",
      "Tool: chess-clang version R-2021.03#e1852b6954#220608\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading processor configuration from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg\n",
      "\n",
      "\n",
      "chess-clang user time   =    0.07 s  /     0.07 s \t25_0\n",
      "chess-clang system time =    0.00 s  /     0.00 s \t25_0\n",
      "chess-clang real time   =    0.07 s  /     0.07 s \t25_0\n",
      "\n",
      "noodle -v -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/25_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: noodle version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib\n",
      "\n",
      "Translating source file ...\n",
      "\n",
      "\n",
      "Checking ...\n",
      "\n",
      "Reading DSFG from: ../Release/chesswork/25_0.sfg\n",
      "\n",
      "Translating ...\n",
      "\n",
      "        void filter(void *, void *, void *)\n",
      "        unsigned main()\n",
      "\n",
      "Finishing ...\n",
      "\n",
      "\n",
      "noodle user time   =    1.72 s  /     1.67 s \t25_0\n",
      "noodle system time =    0.25 s  /     0.21 s \t25_0\n",
      "noodle real time   =    1.99 s  /     1.90 s \t25_0\n",
      "\n",
      "chess-backend 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k256 --showcolor -v -b --mist2 -v +Omodo -k256 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_0 -L\n",
      "chess-backend --gvt me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_0 -L\n",
      "NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)\n",
      "\n",
      "--cosel -v -m +ef -M3 -S1024 --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: cosel version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: tale version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg\n",
      "Reading LIB/ISG from: 25_0.lib\n",
      "Reading elongation rules from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation\n",
      "Reading DSFG from: 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.sfg\n",
      "Collecting static variable register operations...\n",
      "\n",
      "\n",
      "Reading relocators from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'ITER_CNT=1' -D'__LOG_VERBOSE__' -D'__OUTPUT_INTER__' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'\n",
      "**** Bundling `F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE' ****\n",
      "Applying long jump data\n",
      "Reading DSFG from: 25_0.gvt\n",
      "Reading initial values from: 25_0.ini\n",
      "Reading initial values from: 25_0.sfg\n",
      "Reading Dwarf register-list from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...\n",
      "Reading Dwarf register ID's from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...\n",
      "\n",
      "Dumping object file '25_0.gvt.o' in ELF format with DWARF debug information (1)\n",
      "\n",
      "tale user time   =    0.06 s  /     0.00 s \t25_0\n",
      "tale system time =    0.03 s  /     0.00 s \t25_0\n",
      "tale real time   =    0.10 s  /     0.00 s \t25_0\n",
      "\n",
      "\n",
      "   macro #65 (4 opn)\n",
      "      matching... (4 p) (7 P)\n",
      "      covering... (4 its) (cost 3509.952)\n",
      "\n",
      "   macro #61 (4 opn)\n",
      "      matching... (5 p) (7 P)\n",
      "      covering... (5 its) (cost 4683.054)\n",
      "\n",
      "   macro #57 (1 opn)\n",
      "      matching... (1 p) (1 P)\n",
      "      covering... (1 its) (cost 1171.012)\n",
      "\n",
      "   macro #472 (41 opn)\n",
      "      matching... (33 p) (173 P)\n",
      "      covering... (24 its) (cost 21088.369)\n",
      "\n",
      "   macro #478 (3 opn)\n",
      "      matching... (4 p) (11 P)\n",
      "      covering... (3 its) (cost 2346.962)\n",
      "\n",
      "   macro #437 (6 opn)\n",
      "      matching... (7 p) (21 P)\n",
      "      covering... (6 its) (cost 4690.905)\n",
      "\n",
      "   macro #429 (6 opn)\n",
      "      matching... (7 p) (21 P)\n",
      "      covering... (6 its) (cost 4690.905)\n",
      "\n",
      "   macro #421 (6 opn)\n",
      "      matching... (7 p) (21 P)\n",
      "      covering... (6 its) (cost 4690.905)\n",
      "\n",
      "   macro #413 (16 opn)\n",
      "      matching... (10 p) (24 P)\n",
      "      covering... (7 its) (cost 5860.016)\n",
      "\n",
      "   macro #510 (20 opn)\n",
      "      matching... (24 p) (69 P)\n",
      "      covering... (17 its) (cost 12869.195)\n",
      "\n",
      "   macro #9 (1 opn)\n",
      "      matching... (1 p) (1 P)\n",
      "      covering... (1 its) (cost 1171.012)\n",
      "\n",
      "   macro #5 (10 opn)\n",
      "      matching... (11 p) (14 P)\n",
      "      covering... (9 its) (cost 8190.107)\n",
      "\n",
      "\n",
      "Total cost = 74962.394\n",
      "\n",
      "cosel user time   =    0.21 s  /     0.16 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "cosel system time =    0.05 s  /     0.01 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "cosel real time   =    0.26 s  /     0.17 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: amnesia version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading interprocedural optimisation data from: 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.flc\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "\n",
      "application DSFG routing:\n",
      "\n",
      "**** Routing 'F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE' ****\n",
      "analysing connectivity in ISG\n",
      "initial DSFG transformations\n",
      "initial timing\n",
      "initialise routing\n",
      "dependency hazard solving\n",
      "\n",
      "1 of 8: (18 6 9 10 510)\n",
      "\n",
      "2 of 8: (413 18 22)\n",
      "\n",
      "3 of 8: (421 22 26)\n",
      "\n",
      "4 of 8: (429 26 30)\n",
      "\n",
      "5 of 8: (437 30 34)\n",
      "\n",
      "6 of 8: (478 34 479)\n",
      "\n",
      "7 of 8: (472 56 57 58 61 62 479)\n",
      "\n",
      "8 of 8: (34 413 421 472 58 429 510 62 437 6 57 10 61 479 65 18 5 22 56 9 26 30 478)\n",
      "\n",
      "sync/offset hazards solving\n",
      "\n",
      "\n",
      "time (after hazard solving) =   0.180 s\n",
      "\n",
      "routing control inputs\n",
      "\n",
      "routing\n",
      "\n",
      "1 of 1 ( 5 9 510 413 421 429 437 478 472 57 61 65 )\n",
      "# splits : 1\n",
      "# uses: 206 +1 +1 +1 +1 +1 +1 +72 (P:t)-1 1 1 1 1 1 +24 +8 +8 +12 +6 +4 +8 +1 +1 +1 +1 +1 +9 +1 +1 +1 +12 (CS:t)-1 6 +6 (CB:t)-1 6 +1 +1 (P:t)-1 1 1 1 1 1 +6 +1 +1 +6 (CS:t)-1 1 (CS:t)-1 1 (CS:t)-1 1 (rlx +1)1 1 +1 (CB:t)-1 1 +1 +1 +6 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +6 (CS:t)-1 1 (CS:t)-1 1 (CS:t)-1 1 (rlx +1)1 1 +1 (CB:t)-1 1 +1 +1 +6 +1 +1 +3 (VDH:t)-3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +6 (CS:t)-1 1 (CS:t)-1 1 (CS:t)-1 1 (rlx +1)1 1 +1 (CB:t)-1 1 +1 +1 +162 / +54 / +27 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +1 +2 (rlx +1)+1 +6 (P:t)-1 1 1 1 1 1 +2 +2 +2 +2 (RS:t)-9 3 1 1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 (VCH)+1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 (VDH)(VCH)+1 +1 +2 (RS:t)-3 1 3 1 +1 +1 +1 +1 +1 +1 (VCH)+2 (VDH)(VCH)+27 +27 +27 +1 +1 +1 +1 +9 (CS:t)-1 2 1 +1 (CB:t)-1 2 1 +1 +1 +1 +1 +2 (R:t)-3 1 1 1 1 1 1 1 +2 +1 +1 +1 (rlx +1)1 +1 +1 +1 (LR:t)-1 1 1 (R:t)-3 1 1 1 1 1 1 1 +9 +2 +1 +1 +1 +1 (CL:t)-2 2 +1 +1 +1 (CL:t)-1 1 +1 +1 +1 (CL:t)-1 1 +1 +3 +1 +3 +1 (M:t)-3 15 9 +1 (M:t)-3 9 +1 (M:t)-3 9 +1 (M:t)-3 9 +1 (M:t)-3 15 9 +1 +1 +1 +1 +3 +1 (CS:t)-3 9 +1 (CS:t)-3 9 +1 (CS:t)-3 9 +1 (CS:t)-3 15 9 +3 (rlx +1)3 +3 +2 +2 +1 +1 (R:t)-1 4 3 1 1 1 1 1 +1 (CL:t)-2 2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +8 +8 +8 +1 (check) (CL)(RS)(RS)(RS)(RS)(VRH)(M)(R)\n",
      "# splits: 1 +1 (check) \n",
      "# splits: 1 \n",
      "\n",
      "\n",
      "final flow graph transformations\n",
      "Removing dead operations ...Expanding complex patterns ...expanding 3 complex patterns (3 constants )\n",
      "Creating 'dr_move' opns ...\n",
      "number of 'reduced cluster size' : 2\n",
      "\n",
      "amnesia user time   =    1.28 s  /     1.27 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "amnesia system time =    0.02 s  /     0.02 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "amnesia real time   =    1.31 s  /     1.30 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--mist1 -v -k256 --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: mist version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Mist1 : side effect checking is disabled\n",
      "Using nop instruction classes specified in me_chess.lib\n",
      "\n",
      "NOTICE: no instructions are printed in error nor debugfile,\n",
      "        because the instruction length > 100\n",
      "\n",
      "\n",
      "NOTE : maximum range of occupy-stages for transitories = 8\n",
      "\n",
      "looking up standalone NOP instruction\n",
      "\n",
      "Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%\n",
      "\n",
      "adding manifest flow nodes ...\n",
      "\n",
      "Constructing flow graphs ...\n",
      "Scheduling basic blocks ...\n",
      "scheduling macro #5     \t-> # cycles: 15 \n",
      "scheduling macro #9     \t-> # cycles: 1 \n",
      "scheduling macro #510     \t-> # cycles: 21 \n",
      "scheduling macro #413     \t-> # cycles: 19 \n",
      "scheduling macro #421     \t-> # cycles: 23 \n",
      "scheduling macro #429     \t-> # cycles: 23 \n",
      "scheduling macro #437     \t-> # cycles: 23 \n",
      "scheduling macro #478     \t-> # cycles: 23 \n",
      "scheduling macro #472     \t-> # cycles: 35 \n",
      "scheduling macro #57     \t-> # cycles: 5 \n",
      "scheduling macro #61     \t-> # cycles: 9 \n",
      "scheduling macro #65     \t-> # cycles: 10 \n",
      "\n",
      "Total number of cycles = 207\n",
      "\n",
      "Checking data/anti-dependencies beyond basic block boundaries\n",
      "Checking resource conflicts beyond basic block boundaries\n",
      "\n",
      "mist1 user time   =    0.26 s  /     0.25 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist1 system time =    0.00 s  /     0.00 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist1 real time   =    0.26 s  /     0.25 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--showcolor -v -b --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: showcolor version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "initialisation\n",
      "upgraded carrier of signal __tmp.202 to R\n",
      "upgraded carrier of signal __tmp.214,__tmp.2093 to R\n",
      "upgraded carrier of signal __tmp.220,__tmp.2094 to R\n",
      "upgraded carrier of signal __tmp.226,__tmp.2095 to R\n",
      "upgraded carrier of signal __tmp.232,__tmp.2096 to R\n",
      "upgraded carrier of signal __tmp.238,__tmp.2097 to R\n",
      "upgraded carrier of signal __tmp.254 to R\n",
      "upgraded carrier of signal __tmp.773,__tmp.2099 to R\n",
      "upgraded carrier of signal a.1223,a.2066 to R\n",
      "upgraded carrier of signal a.1284,a.2068 to R\n",
      "upgraded carrier of signal a.1322,a.2070 to R\n",
      "upgraded carrier of signal a.1397,a.2072 to R\n",
      "upgraded carrier of signal a.1465,a.2074 to R\n",
      "upgraded carrier of signal exp_scale.1539,b.2082 to R\n",
      "upgraded carrier of signal a.2081,_cst.2129 to R\n",
      "upgraded carrier of signal _cst.2130 to R\n",
      "upgraded carrier of signal __ct_10485760.2132 to CLH\n",
      "upgraded carrier of signal __ct_8388608.2134 to CLH\n",
      "collect coupled operands: .....................................................................................................................................................................\n",
      "  33 couplings found\n",
      "collect RMW pairs: C CB CS LR M P R SP TILE_CNTR W mcFPAdd mcFPMul mcCarry\n",
      "register: C {CL CH}\n",
      "\trmw pairs: 2\n",
      "\tcoalescing      : ..\n",
      "                          0 rmw fanout splits\n",
      "\tassigning fields: CH[0] CL[0] CL[1]\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: CB\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 0 1\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: CS\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 0 1 2\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: LR\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: M\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 0 1\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: P\n",
      "\trmw pairs: 18\n",
      "\tcoalescing      : ..................\n",
      "                          1 rmw fanout splits\n",
      "\tsolving hazards : +++\n",
      "\t  -> 3 splits\n",
      "\tassigning fields: 6x 7xx 0 2 1\n",
      "\textra splits during assignment: 3\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: R\n",
      "\trmw pairs: 1\n",
      "\tcoalescing      : .\n",
      "                          0 rmw fanout splits\n",
      "\tsolving hazards : +\n",
      "\t  -> 1 splits\n",
      "\tassigning fields: 12 13 14 15 10 11xx 8 9 6 7 5 4xxx 0\n",
      "\textra splits during assignment: 5\n",
      "\tpostbalancing   : none\n",
      "        recycled splits: 1 ra, 0 dr\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: SP\n",
      "\tassigning fields:\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: TILE_CNTR\n",
      "\tassigning fields:\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: W {VL VH}\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: VL[0] VL[2] VL[6] VH[6] VL[7] VL[4] VH[4] VL[5]\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcFPAdd\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcFPMul\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcCarry\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "align offsets:\n",
      "\tcomputing ideal alignment on mergeable borders: \n",
      "\thandle assignment constraints\n",
      "\treassign aligned offsets: CB {CH CL} CS M P R {VH VL}\n",
      "\tupdating reassigned offsets in sfg\n",
      "\n",
      "collect coupled operands: ................................................................................................................................................................................\n",
      "  12 couplings found\n",
      "\n",
      "violated couplings: 1\n",
      "\n",
      "Iteration required: enforce operand locations to satisfy coupled operand constraints\n",
      "Please run RA1 again.\n",
      "\n",
      "showcolor user time   =    0.73 s  /     0.72 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "showcolor system time =    0.00 s  /     0.00 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "showcolor real time   =    0.73 s  /     0.72 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: amnesia version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading interprocedural optimisation data from: 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.flc\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "\n",
      "application DSFG routing:\n",
      "\n",
      "**** Routing 'F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE' ****\n",
      "analysing connectivity in ISG\n",
      "initial DSFG transformations\n",
      "initial timing\n",
      "initialise routing\n",
      "dependency hazard solving\n",
      "\n",
      "1 of 8: (18 6 9 10 510)\n",
      "\n",
      "2 of 8: (413 18 22)\n",
      "\n",
      "3 of 8: (421 22 26)\n",
      "\n",
      "4 of 8: (429 26 30)\n",
      "\n",
      "5 of 8: (437 30 34)\n",
      "\n",
      "6 of 8: (478 34 479)\n",
      "\n",
      "7 of 8: (472 56 57 58 61 62 479)\n",
      "\n",
      "8 of 8: (34 413 421 472 58 429 510 62 437 6 57 10 61 479 65 18 5 22 56 9 26 30 478)\n",
      "\n",
      "sync/offset hazards solving\n",
      "\n",
      "\n",
      "time (after hazard solving) =   0.130 s\n",
      "\n",
      "routing control inputs\n",
      "\n",
      "routing\n",
      "\n",
      "1 of 1 ( 5 9 510 413 421 429 437 478 472 57 61 65 )\n",
      "# splits : 1\n",
      "# uses: 206 +1 +1 +1 +1 +1 +1 +144 / +36 (P:t)-1 1 1 1 1 1 +48 +8 +8 +12 +6 +4 +8 +1 +1 +1 +1 +1 +9 +1 +1 +1 +12 (CSL_via_1:t)-1 6 +6 (CB_via_1:t)-1 2 6 +1 (P:t)-1 1 1 6 1 1 +1 (P:t)-1 1 1 6 1 1 +6 +1 +1 +6 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (rlx +1)1 1 +1 (CB_via_1:t)-1 1 1 +1 +1 (P:t)-1 1 1 12 1 1 +6 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +6 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (rlx +1)1 1 +1 (CB_via_1:t)-1 1 1 +1 +1 (P:t)-1 1 1 9 1 1 +6 +1 +1 +3 (VDH:t)-3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +6 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (CSL_via_1:t)-1 1 (rlx +1)1 1 +1 (CB_via_1:t)-1 1 1 +1 +1 (P:t)-1 1 1 1 1 1 +/ +486 / +243 / +81 / +27 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +3 (VDH:t)-3 6 (VDH:t)-3 6 (VDH:t)-3 6 (rlx +1)3 6 +1 (CL:t)-1 1 +3 +1 +1 +1 +1 +2 (rlx +1)+1 +6 (P:t)-1 1 1 1 4 12 +2 +2 +2 +2 (RS:t)-9 3 1 1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 (VCH)+1 +1 +2 (RS:t)-3 1 1 1 +1 +1 +1 +1 +1 +1 +2 (VDH)(VCH)+1 +243 / +81 / +9 +2 (RS:t)-3 1 3 1 +1 +1 +1 +1 +1 +1 (VCH)+2 (VDH)(VCH)+243 / +243 / +27 +243 / +243 / +81 / +9 +243 / +243 / +243 / +27 +1 +1 +1 +1 +81 / +81 / +81 / +81 / +27 (M:t)-12 2 6 (R:t)-12 6 3 1 1 1 1 1 +3 +1 +1 +1 (P:t)-1 2 1 3 3 1 1 2 1 +1 +2 (R:t)-3 1 1 1 1 1 1 1 +2 +1 +1 +1 (rlx +1)1 +1 +1 +1 (LR:t)-1 1 1 (R:t)-2 1 3 1 1 1 1 1 +9 +2 +1 +1 +1 +1 (CL:t)-2 2 +1 +1 +1 (CL:t)-1 1 +1 +1 +1 (CL:t)-1 1 +1 +3 +1 +3 +1 (M:t)-3 15 9 +1 (M:t)-3 9 +1 (M:t)-3 9 +1 (M:t)-3 9 +1 (M:t)-3 15 9 +1 +1 +1 +1 +3 +1 (CS:t)-3 9 +1 (CS:t)-3 9 +1 (CS:t)-3 9 +1 (CS:t)-3 15 9 +3 (rlx +1)3 +3 +2 +2 +1 +1 (R:t)-1 4 3 1 1 1 1 1 +1 (CL:t)-2 2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +8 +8 +8 +1 (check) (P)(CL)(RS)(RS)(RS)(RS)(VRH)(M)(R)\n",
      "# splits: 1 +1 (check) \n",
      "# splits: 1 \n",
      "\n",
      "\n",
      "final flow graph transformations\n",
      "Removing dead operations ...Expanding complex patterns ...expanding 3 complex patterns (3 constants )\n",
      "Creating 'dr_move' opns ...\n",
      "number of 'reduced cluster size' : 8\n",
      "\n",
      "amnesia user time   =    0.83 s  /     0.83 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "amnesia system time =    0.01 s  /     0.01 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "amnesia real time   =    0.84 s  /     0.83 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--mist1 -v -k256 --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: mist version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Mist1 : side effect checking is disabled\n",
      "Using nop instruction classes specified in me_chess.lib\n",
      "\n",
      "NOTICE: no instructions are printed in error nor debugfile,\n",
      "        because the instruction length > 100\n",
      "\n",
      "\n",
      "NOTE : maximum range of occupy-stages for transitories = 8\n",
      "\n",
      "looking up standalone NOP instruction\n",
      "\n",
      "Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%\n",
      "\n",
      "adding manifest flow nodes ...\n",
      "\n",
      "Constructing flow graphs ...\n",
      "Scheduling basic blocks ...\n",
      "scheduling macro #5     \t-> # cycles: 15 \n",
      "scheduling macro #9     \t-> # cycles: 1 \n",
      "scheduling macro #510     \t-> # cycles: 22 \n",
      "scheduling macro #413     \t-> # cycles: 18 \n",
      "scheduling macro #421     \t-> # cycles: 23 \n",
      "scheduling macro #429     \t-> # cycles: 23 \n",
      "scheduling macro #437     \t-> # cycles: 23 \n",
      "scheduling macro #478     \t-> # cycles: 23 \n",
      "scheduling macro #472     \t-> # cycles: 35 \n",
      "scheduling macro #57     \t-> # cycles: 5 \n",
      "scheduling macro #61     \t-> # cycles: 9 \n",
      "scheduling macro #65     \t-> # cycles: 10 \n",
      "\n",
      "Total number of cycles = 207\n",
      "\n",
      "Checking data/anti-dependencies beyond basic block boundaries\n",
      "Checking resource conflicts beyond basic block boundaries\n",
      "\n",
      "mist1 user time   =    0.24 s  /     0.24 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist1 system time =    0.00 s  /     0.00 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist1 real time   =    0.24 s  /     0.24 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--showcolor -v -b --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: showcolor version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "initialisation\n",
      "upgraded carrier of signal __tmp.202 to R\n",
      "upgraded carrier of signal __tmp.214,__tmp.2188 to R\n",
      "upgraded carrier of signal __tmp.220,__tmp.2189 to R\n",
      "upgraded carrier of signal __tmp.226,__tmp.2190 to R\n",
      "upgraded carrier of signal __tmp.232,__tmp.2191 to R\n",
      "upgraded carrier of signal __tmp.238,__tmp.2192 to R\n",
      "upgraded carrier of signal __tmp.254 to R\n",
      "upgraded carrier of signal __tmp.773,__tmp.2194 to R\n",
      "upgraded carrier of signal a.1223,a.2137 to R\n",
      "upgraded carrier of signal a.1295,a.2139 to R\n",
      "upgraded carrier of signal a.1342,a.2141 to R\n",
      "upgraded carrier of signal a.1426,a.2143 to R\n",
      "upgraded carrier of signal a.1503,a.2145 to R\n",
      "upgraded carrier of signal exp_scale.1577,b.2153 to R\n",
      "upgraded carrier of signal a.2152,_cst.2224 to R\n",
      "upgraded carrier of signal _cst.2225 to R\n",
      "upgraded carrier of signal __ct_10485760.2227 to CLH\n",
      "upgraded carrier of signal __ct_8388608.2229 to CLH\n",
      "Reading operand couplings: 12 couplings\n",
      "collect coupled operands: ..........................................................................................................................................................................\n",
      "  33 couplings found\n",
      "collect RMW pairs: C CB CS LR M P R SP TILE_CNTR W mcFPAdd mcFPMul mcCarry\n",
      "register: C {CL CH}\n",
      "\trmw pairs: 2\n",
      "\tcoalescing      : ..\n",
      "                          0 rmw fanout splits\n",
      "\tassigning fields: CH[0] CL[0] CL[1]\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: CB\n",
      "\trmw pairs: 0\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: CS\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 1 0\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: LR\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: M\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 0 1\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: P\n",
      "\trmw pairs: 18\n",
      "\tcoalescing      : ..................\n",
      "                          0 rmw fanout splits\n",
      "\tsolving hazards : ++\n",
      "\t  -> 2 splits\n",
      "\tassigning fields: 6x 7xx 0 1 2\n",
      "\textra splits during assignment: 3\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: R\n",
      "\trmw pairs: 1\n",
      "\tcoalescing      : .\n",
      "                          0 rmw fanout splits\n",
      "\tsolving hazards : +\n",
      "\t  -> 1 splits\n",
      "\tassigning fields: 12 13 14 15 10 11xx 8 9 6 7 5 4xxx 0\n",
      "\textra splits during assignment: 5\n",
      "\tpostbalancing   : none\n",
      "        recycled splits: 1 ra, 0 dr\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: SP\n",
      "\tassigning fields:\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: TILE_CNTR\n",
      "\tassigning fields:\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: W {VL VH}\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: VL[0] VL[2] VL[6] VH[6] VL[7] VL[4] VH[4] VL[5]\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcFPAdd\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcFPMul\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcCarry\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "align offsets:\n",
      "\tcomputing ideal alignment on mergeable borders: \n",
      "\thandle assignment constraints\n",
      "\treassign aligned offsets: CB {CH CL} CS M P R {VH VL}\n",
      "\tupdating reassigned offsets in sfg\n",
      "\n",
      "collect coupled operands: ....................................................................................................................................................................................\n",
      "  12 couplings found\n",
      "solving cycles: 1 collapsed, 2 split, 0 rematerialised, 0 to solve by feedback\n",
      "\n",
      "memory: __spill_DM_stack\n",
      "\tassigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48\n",
      "\n",
      "solving cycles: none\n",
      "\n",
      "12 ra_moves inserted\n",
      "1 dr_move recycled\n",
      "\n",
      "showcolor iterated 1 time to RA1\n",
      "\n",
      "Writing LIB (with interprocedural optimisation data) to: 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE__ra.lib\n",
      "\n",
      "showcolor user time   =    0.76 s  /     0.76 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "showcolor system time =    0.00 s  /     0.00 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "showcolor real time   =    0.76 s  /     0.76 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--mist2 -v +Omodo -k256 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: mist version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Mist2 : side effect checking is enabled\n",
      "Using nop instruction classes specified in me_chess.lib\n",
      "\n",
      "NOTICE: no instructions are printed in error nor debugfile,\n",
      "        because the instruction length > 100\n",
      "\n",
      "Reading elongation rules from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation\n",
      "\n",
      "NOTE : maximum range of occupy-stages for transitories = 8\n",
      "\n",
      "looking up standalone NOP instruction\n",
      "\n",
      "Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%\n",
      "\n",
      "review chess_separator_scheduler(offset > 0)\n",
      "removing chess_separator blocks up to strength 2in foldable loops\n",
      "removing chess_separator blocks up to strength 2(all)\n",
      "\n",
      "jump threading ...\n",
      "adding manifest flow nodes ...\n",
      "\n",
      "Constructing flow graphs ...\n",
      "Scheduling basic blocks ...\n",
      "scheduling macro #5     \t-> # cycles: 10 \n",
      "scheduling macro #9     \t-> # cycles: 1 \n",
      "scheduling macro #510     \t-> # cycles: 21 \n",
      "scheduling macro #413     \t-> # cycles: 18 \n",
      "scheduling macro #421     \t-> # cycles: 18 \n",
      "scheduling macro #429     \t-> # cycles: 18 \n",
      "scheduling macro #437     \t-> # cycles: 18 \n",
      "scheduling macro #478     \t-> # cycles: 17 \n",
      "scheduling macro #472     \t-> # cycles: 30 \n",
      "scheduling macro #57     \t-> # cycles: 5 \n",
      "scheduling macro #61     \t-> # cycles: 6 \n",
      "scheduling macro #65     \t-> # cycles: 10 \n",
      "\n",
      "Total number of cycles = 172\n",
      "\n",
      "Checking data/anti-dependencies beyond basic block boundaries\n",
      "Checking resource conflicts beyond basic block boundaries\n",
      "Checking pipeline hazards ...\n",
      "Filling in loop counts in instruction enabling ...\n",
      "Re-filling in 'a', 'r' values in instruction enabling ...\n",
      "Adjusting target addresses ...\n",
      "Filling in target addresses in instruction enabling ...\n",
      "Writing micro-code to ``25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.mic'' ...\n",
      "\n",
      "mist2 user time   =    0.72 s  /     0.71 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist2 system time =    0.01 s  /     0.01 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "mist2 real time   =    0.73 s  /     0.72 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_0 -L --common 25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: tale version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading elongation rules from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation\n",
      "Reading relocators from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'ITER_CNT=1' -D'__LOG_VERBOSE__' -D'__OUTPUT_INTER__' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'\n",
      "Reading DSFG from: 25_0.gvt\n",
      "Reading Dwarf register-list from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...\n",
      "Reading Dwarf register ID's from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...\n",
      "\n",
      "Dumping object file '25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.o' in ELF format with DWARF debug information (1)\n",
      "\n",
      "tale user time   =    0.02 s  /     0.02 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "tale system time =    0.00 s  /     0.00 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "tale real time   =    0.03 s  /     0.02 s \t25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_\n",
      "\n",
      "chess-backend 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k256 --showcolor -v -b --mist2 -v +Omodo -k256 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_0 -L\n",
      "NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)\n",
      "\n",
      "--cosel -v -m +ef -M3 -S1024 --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: cosel version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg\n",
      "Reading DSFG from: 25_0-F_main_.sfg\n",
      "Collecting static variable register operations...\n",
      "\n",
      "\n",
      "**** Bundling `F_main' ****\n",
      "Applying long jump data\n",
      "\n",
      "   macro #80 (4 opn)\n",
      "      matching... (4 p) (7 P)\n",
      "      covering... (4 its) (cost 3509.952)\n",
      "\n",
      "   macro #480 (7 opn)\n",
      "      matching... (7 p) (19 P)\n",
      "      covering... (5 its) (cost 3541.075)\n",
      "\n",
      "   macro #76 (2 opn)\n",
      "      matching... (1 p) (2 P)\n",
      "      covering... (1 its) (cost 1180.021)\n",
      "\n",
      "   macro #1275 (1 opn)\n",
      "      matching... (2 p) (2 P)\n",
      "      covering... (2 its) (cost 1180.020)\n",
      "\n",
      "   macro #1233 (38 opn)\n",
      "      matching... (39 p) (158 P)\n",
      "      covering... (25 its) (cost 19034.381)\n",
      "\n",
      "   macro #69 (3 opn)\n",
      "      matching... (1 p) (3 P)\n",
      "      covering... (1 its) (cost 1190.021)\n",
      "\n",
      "   macro #65 (3 opn)\n",
      "      matching... (1 p) (3 P)\n",
      "      covering... (1 its) (cost 1190.021)\n",
      "\n",
      "   macro #151 (1 opn)\n",
      "      matching... (2 p) (2 P)\n",
      "      covering... (2 its) (cost 1190.021)\n",
      "\n",
      "   macro #55 (3 opn)\n",
      "      matching... (1 p) (3 P)\n",
      "      covering... (1 its) (cost 1190.021)\n",
      "\n",
      "   macro #51 (3 opn)\n",
      "      matching... (1 p) (3 P)\n",
      "      covering... (1 its) (cost 1190.021)\n",
      "\n",
      "   macro #1185 (5 opn)\n",
      "      matching... (5 p) (7 P)\n",
      "      covering... (3 its) (cost 2359.064)\n",
      "\n",
      "   macro #822 (111 opn)\n",
      "      matching... (125 p) (206 P)\n",
      "      covering... (1 its) (no cover found, retrying less greedy)\n",
      "      matching... (151 p) (328 P)\n",
      "      covering... (171 its) (cost 52654.197)\n",
      "\n",
      "\n",
      "Total cost = 89408.815\n",
      "\n",
      "cosel user time   =    0.18 s  /     0.13 s \t25_0-F_main_\n",
      "cosel system time =    0.02 s  /     0.01 s \t25_0-F_main_\n",
      "cosel real time   =    0.20 s  /     0.14 s \t25_0-F_main_\n",
      "\n",
      "--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: amnesia version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading interprocedural optimisation data from: 25_0-F_main_.flc\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "\n",
      "application DSFG routing:\n",
      "\n",
      "**** Routing 'F_main' ****\n",
      "analysing connectivity in ISG\n",
      "initial DSFG transformations\n",
      "initial timing\n",
      "initialise routing\n",
      "dependency hazard solving\n",
      "\n",
      "1 of 4: (1233 51 55 46 58 45 66 70 151 23 14 65 52 69 56)\n",
      "(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (seq:4) \n",
      "2 of 4: (24 9 10 1275 1276)\n",
      "(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) \n",
      "3 of 4: (4 72 76 1185 480 32 73 77)\n",
      "\n",
      "4 of 4: (80 822)\n",
      "(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (fanout-hzds) (splits:1) \n",
      "sync/offset hazards solving\n",
      "\n",
      "\n",
      "time (after hazard solving) =   0.080 s\n",
      "\n",
      "routing control inputs\n",
      "\n",
      "routing\n",
      "\n",
      "1 of 4 ( 14 45 51 55 151 65 69 1233 23 )\n",
      "# uses: 47 +1 +1 +1 +3 +3 +1 +1 +4 (R0:t)-1 1 +3 +1 +1 +1 +1 +1 +1 +4 +3 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +2 +1 (R:t)-1 4 1 1 1 1 1 1 +1 (R:t)-4 16 1 1 1 1 1 1 +1 +1 (R:t)-1 4 1 1 1 1 1 1 +1 (R:t)-4 16 1 1 1 1 1 1 +1 +1 (P:t)-1 1 1 1 1 1 +1 (R:t)-1 4 4 16 1 1 1 1 +1 (R:t)-1 4 4 16 1 1 1 1 +1 (R:t)-1 1 4 16 1 1 1 1 +1 (R:t)-1 1 4 16 1 1 1 1 +1 (R:t)-1 4 4 16 1 1 1 1 +1 (R:t)-1 4 4 16 1 1 1 1 +1 (R:t)-1 1 4 16 1 1 1 1 +1 (R:t)-1 1 4 16 1 1 1 1 (check) \n",
      "\n",
      "\n",
      "2 of 4 ( 4 1185 9 1276 1275 24 72 76 480 32 )\n",
      "# uses: 26 +1 +1 +1 +4 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) \n",
      "# floating moves to bind: 3\n",
      "\n",
      "\n",
      "\n",
      "3 of 4 ( 10 )\n",
      "# uses: 15 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) \n",
      "\n",
      "\n",
      "4 of 4 ( 822 80 )\n",
      "# uses: 59 +1 +1 +1 +1 +1 +1 +1 +1 +1 +9 +3 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 +1 +1 +1 +3 +1 +1 +1 +1 +8 +1 +1 +1 +8 +1 +1 +1 +3 +1 +3 +1 +3 +1 +3 +1 +1 +1 +3 +1 +3 +1 +8 +8 +1 +1 +3 +1 +5 (check) (P)(R)(R)\n",
      "\n",
      "\n",
      "final flow graph transformations\n",
      "Removing dead operations ...Expanding complex patterns ...Creating 'dr_move' opns ...\n",
      "number of 'reduced cluster size' : 0\n",
      "\n",
      "amnesia user time   =    0.16 s  /     0.16 s \t25_0-F_main_\n",
      "amnesia system time =    0.00 s  /     0.00 s \t25_0-F_main_\n",
      "amnesia real time   =    0.17 s  /     0.16 s \t25_0-F_main_\n",
      "\n",
      "--mist1 -v -k256 --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: mist version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Mist1 : side effect checking is disabled\n",
      "Using nop instruction classes specified in me_chess.lib\n",
      "\n",
      "NOTICE: no instructions are printed in error nor debugfile,\n",
      "        because the instruction length > 100\n",
      "\n",
      "\n",
      "NOTE : maximum range of occupy-stages for transitories = 8\n",
      "\n",
      "looking up standalone NOP instruction\n",
      "\n",
      "Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%\n",
      "\n",
      "adding manifest flow nodes ...\n",
      "\n",
      "Constructing flow graphs ...\n",
      "Scheduling basic blocks ...\n",
      "scheduling macro #51     \t-> # cycles: 1 \n",
      "scheduling macro #55     \t-> # cycles: 4 \n",
      "scheduling macro #151     \t-> # cycles: 10 \n",
      "scheduling macro #65     \t-> # cycles: 7 \n",
      "scheduling macro #69     \t-> # cycles: 4 \n",
      "scheduling macro #1233     \t-> # cycles: 22 \n",
      "scheduling macro #1185     \t-> # cycles: 14 \n",
      "scheduling macro #1276     \t-> # cycles: 1 \n",
      "scheduling macro #1275     \t-> # cycles: 6 \n",
      "scheduling macro #76     \t-> # cycles: 9 \n",
      "scheduling macro #480     \t-> # cycles: 20 \n",
      "scheduling macro #822     \t-> # cycles: 37 \n",
      "scheduling macro #80     \t-> # cycles: 14 \n",
      "\n",
      "Total number of cycles = 149\n",
      "\n",
      "Checking data/anti-dependencies beyond basic block boundaries\n",
      "Checking resource conflicts beyond basic block boundaries\n",
      "\n",
      "mist1 user time   =    0.07 s  /     0.07 s \t25_0-F_main_\n",
      "mist1 system time =    0.00 s  /     0.00 s \t25_0-F_main_\n",
      "mist1 real time   =    0.07 s  /     0.07 s \t25_0-F_main_\n",
      "\n",
      "--showcolor -v -b --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: showcolor version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading pattern DSFGs from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg\n",
      "initialisation\n",
      "upgraded carrier of signal _cst.2652,__rt.2654 to R\n",
      "collect coupled operands: ................................................................................................................\n",
      "  13 couplings found\n",
      "collect RMW pairs: C LR M P R SP mcCarry\n",
      "register: C {CL CH}\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: CL[0] CH[0] CH[1] CL[1]\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: LR\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: M\n",
      "\trmw pairs: 0\n",
      "\tassigning fields: 0 1 2\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: P\n",
      "\trmw pairs: 13\n",
      "\tcoalescing      : .............\n",
      "                          1 rmw fanout splits\n",
      "\tsolving hazards : +++\n",
      "\t  -> 3 splits\n",
      "\tassigning fields: 6 7 0 1\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: R\n",
      "\trmw pairs: 0\n",
      "\tsolving hazards : +\n",
      "\t  -> 1 splits\n",
      "\tassigning fields: 12 13 14 15 10x 11x 8 9 5 6 7 4x 1 0\n",
      "\textra splits during assignment: 3\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : ++++ 4 ra_moves\n",
      "\n",
      "register: SP\n",
      "\tassigning fields:\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "register: mcCarry\n",
      "\tassigning fields:\n",
      "\tpostbalancing   : none\n",
      "\trematerialising : 0 moves\n",
      "\n",
      "align offsets:\n",
      "\tcomputing ideal alignment on mergeable borders: \n",
      "\thandle assignment constraints\n",
      "\treassign aligned offsets: CH CL M P R\n",
      "\tupdating reassigned offsets in sfg\n",
      "\n",
      "collect coupled operands: .......................................................................................................................\n",
      "  0 couplings found\n",
      "solving cycles: none\n",
      "\n",
      "memory: __spill_DM_stack\n",
      "\tassigning field:  0 4 8 12 16 20 24 28 32 36 40\n",
      "\n",
      "solving cycles: none\n",
      "\n",
      "3 ra_moves inserted\n",
      "\n",
      "Writing LIB (with interprocedural optimisation data) to: 25_0-F_main__ra.lib\n",
      "\n",
      "showcolor user time   =    0.08 s  /     0.07 s \t25_0-F_main_\n",
      "showcolor system time =    0.01 s  /     0.01 s \t25_0-F_main_\n",
      "showcolor real time   =    0.08 s  /     0.08 s \t25_0-F_main_\n",
      "\n",
      "--mist2 -v +Omodo -k256 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: mist version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Mist2 : side effect checking is enabled\n",
      "Using nop instruction classes specified in me_chess.lib\n",
      "\n",
      "NOTICE: no instructions are printed in error nor debugfile,\n",
      "        because the instruction length > 100\n",
      "\n",
      "Reading elongation rules from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation\n",
      "\n",
      "NOTE : maximum range of occupy-stages for transitories = 8\n",
      "\n",
      "looking up standalone NOP instruction\n",
      "\n",
      "Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%\n",
      "\n",
      "review chess_separator_scheduler(offset > 0)\n",
      "removing chess_separator blocks up to strength 2in foldable loops\n",
      "removing chess_separator blocks up to strength 2(all)\n",
      "\n",
      "jump threading ...\n",
      "adding manifest flow nodes ...\n",
      "\n",
      "Constructing flow graphs ...\n",
      "Scheduling basic blocks ...\n",
      "scheduling macro #51     \t-> # cycles: 1 \n",
      "scheduling macro #55     \t-> # cycles: 4 \n",
      "scheduling macro #151     \t-> # cycles: 8 \n",
      "scheduling macro #65     \t-> # cycles: 7 \n",
      "scheduling macro #69     \t-> # cycles: 4 \n",
      "scheduling macro #1233     \t-> # cycles: 19 \n",
      "scheduling macro #1185     \t-> # cycles: 14 \n",
      "scheduling macro #1276     \t-> # cycles: 1 \n",
      "scheduling macro #1275     \t-> # cycles: 1 \n",
      "scheduling macro #1278     \t-> # cycles: 8 \n",
      "scheduling macro #76     \t-> # cycles: 1 \n",
      "scheduling macro #1280     \t-> # cycles: 5 \n",
      "scheduling macro #480     \t-> # cycles: 15 \n",
      "scheduling macro #822     \t-> # cycles: 36 \n",
      "scheduling macro #80     \t-> # cycles: 20 \n",
      "\n",
      "Total number of cycles = 144\n",
      "\n",
      "Checking data/anti-dependencies beyond basic block boundaries\n",
      "Checking resource conflicts beyond basic block boundaries\n",
      "Checking pipeline hazards ...\n",
      "Filling in loop counts in instruction enabling ...\n",
      "Re-filling in 'a', 'r' values in instruction enabling ...\n",
      "Adjusting target addresses ...\n",
      "Filling in target addresses in instruction enabling ...\n",
      "Writing micro-code to ``25_0-F_main_.mic'' ...\n",
      "\n",
      "mist2 user time   =    0.79 s  /     0.79 s \t25_0-F_main_\n",
      "mist2 system time =    0.00 s  /     0.00 s \t25_0-F_main_\n",
      "mist2 real time   =    0.81 s  /     0.81 s \t25_0-F_main_\n",
      "\n",
      "--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V25_0 -L --common 25_0-F_main_ me /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: tale version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading elongation rules from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/elongation\n",
      "Reading relocators from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'ITER_CNT=1' -D'__LOG_VERBOSE__' -D'__OUTPUT_INTER__' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'\n",
      "Reading DSFG from: 25_0.gvt\n",
      "Reading Dwarf register-list from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...\n",
      "Reading Dwarf register ID's from file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...\n",
      "\n",
      "Dumping object file '25_0-F_main_.o' in ELF format with DWARF debug information (1)\n",
      "\n",
      "tale user time   =    0.02 s  /     0.02 s \t25_0-F_main_\n",
      "tale system time =    0.01 s  /     0.00 s \t25_0-F_main_\n",
      "tale real time   =    0.03 s  /     0.02 s \t25_0-F_main_\n",
      "\n",
      "bridge -v -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 25_0.objlist -o../25_0.o -pme\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: bridge version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Reading relocator definitions in file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...\n",
      "Creating link-memory\n",
      "Reading '25_0.objlist' ...\n",
      "    Adding '25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.o' with source reference offset 0\n",
      "    Adding '25_0-F_main_.o' with source reference offset 0\n",
      "    Adding '25_0.gvt.o' with source reference offset 0\n",
      "Reading objectfile '25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.o' with Dwarf info...\n",
      "Reading objectfile '25_0-F_main_.o' with Dwarf info...\n",
      "Reading objectfile '25_0.gvt.o' with Dwarf info...\n",
      "Library search path: .\n",
      "Library search path: \n",
      "Loading aliases information from file '25_0.aliases'\n",
      "Creating object file '../25_0.o'...\n",
      "    Adding '25_0.gvt.o'...\n",
      "    Adding '25_0-F_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE_.o'...\n",
      "    Adding '25_0-F_main_.o'...\n",
      "Writing object file '../25_0.o' (1) ...\n",
      "\n",
      "bridge user time   =    0.13 s  /     0.01 s \t../25_0.o\n",
      "bridge system time =    0.01 s  /     0.00 s \t../25_0.o\n",
      "bridge real time   =    0.14 s  /     0.00 s \t../25_0.o\n",
      "\n",
      "darts -v -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/25_0.o me\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: darts version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Include paths: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/Vitis/2022.2/aietools/include:/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu:/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src:/home/ruien/workspace/onnx2versal/design/aie_src:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena\n",
      "Reading binary LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb\n",
      "Parsing binary ISG\n",
      "Parsing binary NML\n",
      "Building ISG done.\n",
      "Reading chess types from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Loading chess_types.lib file done.\n",
      "Reading relocators from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo\n",
      "\n",
      "Disassembling code of ``../Release/25_0.o''\n",
      "Writing results to ``../Release/25_0.o.lst''\n",
      "\n",
      "darts user time   =    0.44 s  /     0.27 s \t../Release/25_0.o\n",
      "darts system time =    0.03 s  /     0.00 s \t../Release/25_0.o\n",
      "darts real time   =    0.49 s  /     0.28 s \t../Release/25_0.o\n",
      "\n",
      "Linking \"../Release/25_0\"\n",
      "bridge -o../Release/25_0 ../Release/25_0.o -v -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c25_0.bcf -L/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: bridge version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Reading configuration in file '25_0.bcf'...\n",
      "Reading relocator definitions in file '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...\n",
      "Creating link-memory\n",
      "Reading objectfile '../Release/25_0.o' with Dwarf info...\n",
      "Library search path: .\n",
      "Library search path: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM\n",
      "Reading archive '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...\n",
      "Reading archive '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...\n",
      "Reading archive '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...\n",
      "Reading archive '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...\n",
      "Reading archive '/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...\n",
      "Collecting symbols from object files...\n",
      "Collecting absolute symbols...\n",
      "Collecting stack range symbols...\n",
      "Mapping _after chains...\n",
      "Mapping after chain ...\n",
      "    '_main_init' (258) at address 0x0\n",
      "    '_main' (760) at address 0x110\n",
      "Mapping and reserving symbols with fixed addresses...\n",
      "    'buf1' (32, DMb) at address 0x2e000\n",
      "    'buf1d' (32, DMb) at address 0x2a000\n",
      "    'buf9' (32, DMb) at address 0x2c000\n",
      "    'buf9d' (32, DMb) at address 0x29fe0\n",
      "    '_ZL11sync_buffer' (32) at address 0x2a020\n",
      "    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0\n",
      "    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1\n",
      "    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0\n",
      "    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1\n",
      "    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0\n",
      "    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1\n",
      "    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0\n",
      "    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1\n",
      "    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0\n",
      "    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1\n",
      "    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0\n",
      "    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1\n",
      "Mapping _after chains...\n",
      "Mapping and reserving overlays...\n",
      "Overlaying pseudo-static stack-frame sections...\n",
      "Mapping defined and space (bss) symbols...\n",
      "Mapping read-only symbols...\n",
      "Creating call-tree...\n",
      "Mapping constructor and destructor sections...\n",
      "Looking for duplicate symbols...\n",
      "Creating call-tree...\n",
      "Reserving text, data and space symbols found in 0 _mapping statements ...\n",
      "Mapping and reserving global memory...\n",
      "Reserving 154 text and data symbol(s) and 3 space symbol(s)...\n",
      "    'i4' (1, DMb, > 0/0)\n",
      "    '___str' (33, DMb)\n",
      "    '___str___1' (32, DMb)\n",
      "    '_ZN13SoftmaxScalarILi1ELi5ELi8EE6filterEP12input_windowIfEP13output_windowIfE' (1086, PM)\n",
      "    'ZERO' (skipped)\n",
      "    'ONES' (skipped)\n",
      "    '_fini' (190, PM)\n",
      "    'errno' (skipped)\n",
      "    '_ZL18_hosted_clib_files' (skipped)\n",
      "    '_ZL6_stdin' (skipped)\n",
      "    '_ZL7_stdout' (8, DMb)\n",
      "    '_ZL7_stderr' (skipped)\n",
      "    'stdin' (skipped)\n",
      "    'stdout' (4, DMb)\n",
      "    'stderr' (skipped)\n",
      "    '_ZL13__strc60893a8' (skipped)\n",
      "    '_ZL14clib_hosted_ioP16Hosted_clib_vars' (32, PM)\n",
      "    'fopen' (skipped)\n",
      "    'fclose' (skipped)\n",
      "    'freopen' (skipped)\n",
      "    'fflush' (skipped)\n",
      "    'fseek' (skipped)\n",
      "    'ftell' (skipped)\n",
      "    'feof' (skipped)\n",
      "    'ferror' (skipped)\n",
      "    'clearerr' (skipped)\n",
      "    'perror' (skipped)\n",
      "    'vfprintf' (110, PM)\n",
      "    'fprintf' (skipped)\n",
      "    'printf' (42, PM)\n",
      "    'vfscanf' (skipped)\n",
      "    'fscanf' (skipped)\n",
      "    'scanf' (skipped)\n",
      "    'fputc' (skipped)\n",
      "    'ungetc' (skipped)\n",
      "    'fputs' (skipped)\n",
      "    'fgetc' (skipped)\n",
      "    'fgets' (skipped)\n",
      "    'gets' (skipped)\n",
      "    'fwrite' (skipped)\n",
      "    'fread' (skipped)\n",
      "    'fwrite_word' (skipped)\n",
      "    'fread_word' (skipped)\n",
      "    'remove' (skipped)\n",
      "    'rename' (skipped)\n",
      "    'tmpfile' (skipped)\n",
      "    'mkstemp' (skipped)\n",
      "    'fdopen' (skipped)\n",
      "    'close' (skipped)\n",
      "    'sprintf' (skipped)\n",
      "    'snprintf' (skipped)\n",
      "    'vsprintf' (skipped)\n",
      "    'vsnprintf' (skipped)\n",
      "    'sscanf' (skipped)\n",
      "    'vsscanf' (skipped)\n",
      "    '_ZL7atexits' (32, DM_bankA)\n",
      "    '_ZL10atexit_cnt' (4, DM_bankA)\n",
      "    '__cxa_atexit' (skipped)\n",
      "    '__cxa_finalize' (148, PM)\n",
      "    '_ZL9npio2f_hw' (skipped)\n",
      "    '_ZL8npio2_hw' (skipped)\n",
      "    '_ZZ4expffE4huge' (4, DMb)\n",
      "    '_ZZ4expffE4halF' (8, DMb)\n",
      "    '_ZZ4expffE5ln2HI' (8, DMb)\n",
      "    '_ZZ4expffE5ln2LO' (8, DMb)\n",
      "    '_ZZ3expdE4halF' (skipped)\n",
      "    '_ZZ3expdE5ln2HI' (skipped)\n",
      "    '_ZZ3expdE5ln2LO' (skipped)\n",
      "    '_ZZ4powfffE4huge' (skipped)\n",
      "    '_ZZ4powfffE4tiny' (skipped)\n",
      "    '_ZZ4powfffE2bp' (skipped)\n",
      "    '_ZZ4powfffE4dp_h' (skipped)\n",
      "    '_ZZ4powfffE4dp_l' (skipped)\n",
      "    '_ZZ3powddE2bp' (skipped)\n",
      "    '_ZZ3powddE4dp_h' (skipped)\n",
      "    '_ZZ3powddE4dp_l' (skipped)\n",
      "    '_ZZ4fmodddE4Zero' (skipped)\n",
      "    '_ZZ4atandE6atanhi' (skipped)\n",
      "    '_ZZ4atandE6atanlo' (skipped)\n",
      "    '_ZZ4atandE2aT' (skipped)\n",
      "    '_ZZ5atanffE6atanhi' (skipped)\n",
      "    '_ZZ5atanffE6atanlo' (skipped)\n",
      "    '_ZZ5atanffE2aT' (skipped)\n",
      "    'ldexpf' (skipped)\n",
      "    'ldexp' (skipped)\n",
      "    'ceilf' (skipped)\n",
      "    'ceil' (skipped)\n",
      "    'floorf' (skipped)\n",
      "    'floor' (skipped)\n",
      "    'roundf' (skipped)\n",
      "    'round' (skipped)\n",
      "    '_ZL9rem_pio2ffPf' (skipped)\n",
      "    '_ZL8rem_pio2dPd' (skipped)\n",
      "    '_ZL11kernel_cosfff' (skipped)\n",
      "    '_ZL10kernel_cosdd' (skipped)\n",
      "    '_ZL11kernel_sinfffi' (skipped)\n",
      "    '_ZL10kernel_sinddi' (skipped)\n",
      "    'float_cosf' (skipped)\n",
      "    'cos' (skipped)\n",
      "    'float_sinf' (skipped)\n",
      "    'sin' (skipped)\n",
      "    'expf' (2358, PM)\n",
      "    'exp' (skipped)\n",
      "    'logf' (skipped)\n",
      "    'log' (skipped)\n",
      "    'log10f' (skipped)\n",
      "    'log10' (skipped)\n",
      "    'powf' (skipped)\n",
      "    'pow' (skipped)\n",
      "    'float_sqrtf' (skipped)\n",
      "    'sqrt' (skipped)\n",
      "    'fmod' (skipped)\n",
      "    'acosf' (skipped)\n",
      "    'acos' (skipped)\n",
      "    'asinf' (skipped)\n",
      "    'asin' (skipped)\n",
      "    'atan' (skipped)\n",
      "    'atanf' (skipped)\n",
      "    'atan2f' (skipped)\n",
      "    'atan2' (skipped)\n",
      "    '_Z7f32_addjj' (66, PM)\n",
      "    '_Z7f32_divjj' (1448, PM)\n",
      "    '_Z6f32_eqjj' (skipped)\n",
      "    '_Z6f32_lejj' (skipped)\n",
      "    '_Z6f32_ltjj' (190, PM)\n",
      "    '_Z7f32_muljj' (996, PM)\n",
      "    '_Z7f32_subjj' (66, PM)\n",
      "    '_Z10f32_to_f64j' (392, PM)\n",
      "    '_Z19f32_to_i32_r_minMagjb' (238, PM)\n",
      "    '_Z7f64_addyy' (skipped)\n",
      "    '_Z7f64_divyy' (skipped)\n",
      "    '_Z6f64_eqyy' (skipped)\n",
      "    '_Z6f64_leyy' (skipped)\n",
      "    '_Z6f64_ltyy' (skipped)\n",
      "    '_Z7f64_mulyy' (skipped)\n",
      "    '_Z7f64_subyy' (skipped)\n",
      "    '_Z10f64_to_f32y' (298, PM)\n",
      "    '_Z19f64_to_i32_r_minMagyb' (skipped)\n",
      "    '_Z10i32_to_f64i' (skipped)\n",
      "    '_Z20softfloat_addMagsF32jj' (910, PM)\n",
      "    '_Z20softfloat_addMagsF64yyb' (skipped)\n",
      "    '_Z25softfloat_approxRecip32_1j' (558, PM)\n",
      "    'softfloat_approxRecip_1k0s' (32, DMb)\n",
      "    'softfloat_approxRecip_1k1s' (32, DMb)\n",
      "    'softfloat_countLeadingZeros8' (256, DMb)\n",
      "    '_Z29softfloat_countLeadingZeros64y' (skipped)\n",
      "    '_Z21softfloat_mul64To128MyyPj' (skipped)\n",
      "    '_Z28softfloat_normRoundPackToF32bij' (220, PM)\n",
      "    '_Z28softfloat_normRoundPackToF64biy' (skipped)\n",
      "    '_Z29softfloat_normSubnormalF32Sigj' (172, PM)\n",
      "    '_Z29softfloat_normSubnormalF64Sigy' (skipped)\n",
      "    '_Z24softfloat_roundPackToF32bij' (362, PM)\n",
      "    '_Z24softfloat_roundPackToF64biy' (skipped)\n",
      "    '_Z20softfloat_subMagsF32jj' (1060, PM)\n",
      "    '_Z20softfloat_subMagsF64yyb' (skipped)\n",
      "    '_Z27softfloat_propagateNaNF32UIjj' (24, PM)\n",
      "    '_Z27softfloat_propagateNaNF64UIyy' (skipped)\n",
      "Applying relocators found in objectfiles...\n",
      "    '../Release/25_0.o' (581)\n",
      "    '../Release/chesswork/.ear.work.28GxiqK' (6)\n",
      "    '../Release/chesswork/.ear.work.3vxOscH' (26)\n",
      "    '../Release/chesswork/.ear.work.4uJMCaI' (89)\n",
      "    '../Release/chesswork/.ear.work.16K5RwJ' (4)\n",
      "    '../Release/chesswork/.ear.work.2zgcwgI' (1537)\n",
      "    '../Release/chesswork/.ear.work.9gw6MkG' (86)\n",
      "    '../Release/chesswork/.ear.work.0eOWxtK' (13252)\n",
      "    '../Release/chesswork/.ear.work.26ZpIpHH' (32)\n",
      "    '../Release/chesswork/.ear.work.27OQFDEG' (311)\n",
      "    '../Release/chesswork/.ear.work.28MSzQUI' (25)\n",
      "    '../Release/chesswork/.ear.work.31Q7yi7I' (45)\n",
      "    '../Release/chesswork/.ear.work.33z0IghG' (45)\n",
      "    '../Release/chesswork/.ear.work.35IY1ccK' (267)\n",
      "    '../Release/chesswork/.ear.work.40x4QcdK' (32)\n",
      "    '../Release/chesswork/.ear.work.42aRl4hH' (93)\n",
      "    '../Release/chesswork/.ear.work.45EnEedJ' (61)\n",
      "    '../Release/chesswork/.ear.work.52iZ8D7G' (66)\n",
      "    '../Release/chesswork/.ear.work.53v60wzG' (283)\n",
      "    '../Release/chesswork/.ear.work.54wtBPdH' (59)\n",
      "    '../Release/chesswork/.ear.work.57VoFn2G' (73)\n",
      "    '../Release/chesswork/.ear.work.59LGl8xH' (73)\n",
      "    '../Release/chesswork/.ear.work.61DK2t5I' (230)\n",
      "    '../Release/chesswork/.ear.work.66hVoXyI' (66)\n",
      "    '../Release/chesswork/.ear.work.68EQfdSI' (64)\n",
      "    '../Release/chesswork/.ear.work.71C6ofxH' (70)\n",
      "    '../Release/chesswork/.ear.work.105yS4lsH' (53)\n",
      "    '../Release/chesswork/.ear.work.1178YUZhG' (259)\n",
      "    '../Release/chesswork/.ear.work.118YJ6ghH' (309)\n",
      "    '../Release/chesswork/.ear.work.119QVm0wI' (32)\n",
      "    '../Release/chesswork/.ear.work.1200ZJSsJ' (6)\n",
      "    '../Release/chesswork/.ear.work.125zwIYKJ' (4)\n",
      "    '../Release/chesswork/.ear.work.128NBnzYJ' (46)\n",
      "    '../Release/chesswork/.ear.work.134a074lH' (53)\n",
      "    '../Release/chesswork/.ear.work.143pYYwPI' (39)\n",
      "    '../Release/chesswork/.ear.work.144K4NyYI' (131)\n",
      "    '../Release/chesswork/.ear.work.146EDuTpI' (35)\n",
      "    '../Release/chesswork/.ear.work.147TLFtkG' (59)\n",
      "    '../Release/chesswork/.ear.work.154cg3CgI' (77)\n",
      "    '../Release/chesswork/.ear.work.155UzrwmG' (112)\n",
      "    '../Release/chesswork/.ear.work.177FcLLeJ' (297)\n",
      "    '../Release/chesswork/.ear.work.178tNshkG' (364)\n",
      "    '../Release/chesswork/.ear.work.200eXx6mJ' (25)\n",
      "    '../Release/chesswork/.ear.work.201siMafJ' (35)\n",
      "Creating physical data...\n",
      "Creating executable file '../Release/25_0'...\n",
      "Skipping memory 'MSMEM'\n",
      "Skipping memory 'MSMEM_nb_sc'\n",
      "Skipping memory 'SSMEM'\n",
      "Skipping memory 'SSMEM_nb_sc'\n",
      "Skipping memory 'SSMEM_tlast'\n",
      "Skipping memory 'WSSMEM_tlast'\n",
      "Creating memory-map\n",
      "\n",
      "bridge user time   =    1.16 s  /     0.34 s \t../Release/25_0\n",
      "bridge system time =    0.16 s  /     0.02 s \t../Release/25_0\n",
      "bridge real time   =    1.34 s  /     0.36 s \t../Release/25_0\n",
      "\n",
      "darts -v -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/. -I/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src -I/home/ruien/workspace/onnx2versal/design/aie_src -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/25_0 me\n",
      "Release: ASIP Programmer  R-2021.03-TGT-220608 \n",
      "Tool: darts version R-2021.03#6beb14dd34#220609\n",
      "Copyright 2014-2021 Synopsys, Inc.\n",
      "This Synopsys software and all associated documentation are proprietary to\n",
      "Synopsys, Inc. and may only be used pursuant to the terms and conditions of a\n",
      "written license agreement with Synopsys, Inc. All other use, reproduction,\n",
      "modification, or distribution of the Synopsys software or the associated\n",
      "documentation is strictly prohibited.\n",
      "\n",
      "Include paths: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/Vitis/2022.2/aietools/include:/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu:/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/home/ruien/workspace/onnx2versal/design/aie_src:/home/ruien/workspace/onnx2versal/design/aie_src:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg\n",
      "Reading enablings from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena\n",
      "Reading binary LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb\n",
      "Parsing binary ISG\n",
      "Parsing binary NML\n",
      "Building ISG done.\n",
      "Reading chess types from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Reading LIB/ISG from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib\n",
      "Loading chess_types.lib file done.\n",
      "Reading relocators from: /tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo\n",
      "\n",
      "Disassembling code of ``../Release/25_0''\n",
      "Writing results to ``../Release/25_0.lst''\n",
      "Writing results to ``../Release/25_0.srv''\n",
      "\n",
      "darts user time   =    0.65 s  /     0.45 s \t../Release/25_0\n",
      "darts system time =    0.03 s  /     0.02 s \t../Release/25_0\n",
      "darts real time   =    0.69 s  /     0.47 s \t../Release/25_0\n",
      "\n",
      "Compilation finished successfully (0 errors, 9 warnings) (12.14 s)\n",
      "set -o pipefail; (coreverify -obj 25_0 -s 2048 -pm 16384) 2>&1 |& tee -a 25_0/25_0.log 25_0/timestamped_log/25_0-2023-06-01-01-04-02.log\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 25_0 -s 2048 -pm 16384\n",
      "(readelf --debug-dump=decodedline 25_0/Release/25_0 >> 25_0/Release/25_0.txt)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie'\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: rm -f Work/aie/22_1.elfgen.Makefile Work/aie/23_0.elfgen.Makefile Work/aie/24_2.elfgen.Makefile Work/aie/25_0.elfgen.Makefile Work/aie/27_6.elfgen.Makefile;\n",
      "\n",
      "DEBUG:ElfGen:### Done with ELF GENERATOR pass (28.06 secs)\n",
      "DEBUG:PLAnalysis:### Entering PL ANALYSIS pass\n",
      "DEBUG:PLAnalysis:### Completing PL ANALYSIS pass\n",
      "DEBUG:CControlProgramMaker:### Entering CONTROL PROGRAM MAKER pass\n",
      "DEBUG: CControlProgramMaker: adfApiLogLevel = 2\n",
      "DEBUG:CControlProgramMaker:### Done with CONTROL PROGRAM MAKER pass\n",
      "DEBUG:CompilePLBlocks:### Entering Compile PL Blocks pass\n",
      "DEBUG:CompilePLBlocks:### Compiling PL Block ps_i11: \n",
      "DEBUG:CompilePLBlocks:Opened file : Work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i11.cpp\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -C Work/ps/c_rts/systemC -f Makefile all\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/c_rts/systemC'\n",
      "(rm -rf generated-objects/*)\n",
      "(export LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/python-3.8.3/lib:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64:/tools/Xilinx/Vitis/2022.2/aietools/bin/../lnx64/tools/dot/lib:/tools/Xilinx/Vitis/2022.2/aietools/bin/../lnx64/tools/dot/lib;\"/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++\" -fPIC -fpermissive -c -std=c++17 -D__AIEARCH__=10 -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -D__AIESIM__ -D__PS_INIT_AIE__ -DXAIE_DEBUG -Og -flto -D main\\(...\\)=ps_main\\(...\\) -I/tools/Xilinx/Vitis/2022.2/aietools/include -I/tools/Xilinx/Vitis/2022.2/aietools/include/drivers/aiengine -I/tools/Xilinx/Vitis_HLS/2022.2/include -I/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0/backward -I/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/include -I/tools/Xilinx/Vitis/2022.2/aietools/tps/boost_1_72_0 -I. -I. -I/tools/Xilinx/Vitis/2022.2/aietools/include/xtlm/include -I/tools/Xilinx/Vitis/2022.2/aietools/include/common_cpp/common_cpp_v1_0/include -I ../../../../  -I /home/ruien/workspace/onnx2versal/design/aie_src -o \"generated-objects/genwrapper_for_ps_i11.o\" generated-source/genwrapper_for_ps_i11.cpp) \n",
      "(/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -o \"generated-objects/ps_i11.so\" generated-objects/genwrapper_for_ps_i11.o -Wl,--as-needed -shared -lxaiengine -lxioutils -ladf_api -lsystemc -lxtlm -flto -L /tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -L/tools/Xilinx/Vitis/2022.2/aietools/data/osci_systemc/lib/lnx64)\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/c_rts/systemC'\n",
      "DEBUG:CompilePLBlocks:### Done with Compile PL Blocks pass (4.32 secs)\n",
      "DEBUG:AIECDOGenerator:### Entering AIE CDO Generator pass\n",
      "DEBUG:AIECDOGenerator:Opened file : Work/ps/cdo/generated-source/cdo_main.cpp\n",
      "DEBUG:AIECDOGenerator:Opened file : Work/ps/cdo/generated-source/gen_cdo.cpp\n",
      "DEBUG:AIECDOGenerator:Opened file : Work/ps/cdo/generated-source/gen_cdo.h\n",
      "DEBUG:AIECDOGenerator:Opened file : Work/ps/cdo/generateAIEConfig\n",
      "DEBUG:AIECDOGenerator:Opened file : Work/ps/cdo/Makefile\n",
      "INFO: [aiecompiler 77-404] Executing Cmd: make -C Work/ps/cdo -f Makefile all\n",
      "make[1]: Entering directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo'\n",
      "(rm -rf generated-objects/*  *.bin)\n",
      "(/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I /tools/Xilinx/Vivado/2022.2/include  -DITER_CNT=1 -D__LOG_VERBOSE__ -D__OUTPUT_INTER__ -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -D__AIESIM__ -D__CDO__ -D__PS_INIT_AIE__ -Og -flto -I /tools/Xilinx/Vitis/2022.2/aietools/include -I /tools/Xilinx/Vitis/2022.2/aietools/include/adf -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0 -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0/backward -I /tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/include/c++/6.2.0/x86_64-pc-linux-gnu -I /tools/Xilinx/Vitis/2022.2/aietools/include/common_cpp/common_cpp_v1_0/include -I /tools/Xilinx/Vitis/2022.2/aietools/include/drivers/aiengine -I . -I . -I ../../../  -I /home/ruien/workspace/onnx2versal/design/aie_src -o \"generated-objects/gen_cdo.o\" \"generated-source/gen_cdo.cpp\")\n",
      "(/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I . -I /tools/Xilinx/Vitis/2022.2/aietools/include -o \"generated-objects/cdo_main.o\" \"generated-source/cdo_main.cpp\")\n",
      "(/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/g++ -o \"generated-objects/cdo_main.out\" generated-objects/gen_cdo.o generated-objects/cdo_main.o -Wl,--allow-shlib-undefined -L /tools/Xilinx/Vitis/2022.2/aietools/lib/lnx64.o -lcdo_driver -lxioutils -lxaiengine -ladf_api -Wl,-R/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/lib64 )\n",
      "(./generateAIEConfig)\n",
      "Initializing AIE driver...\n",
      "Initializing ADF API...\n",
      "XAIEFAL: INFO: Resource group Avail is created.\n",
      "XAIEFAL: INFO: Resource group Static is created.\n",
      "XAIEFAL: INFO: Resource group Generic is created.\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_reset.bin\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_clock_gating.bin\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_mem_clear.bin\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_error_handling.bin\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_elfs.bin\n",
      "Loading elfs of graph hls4ml_jettag...\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_init.bin\n",
      "Initializing graph hls4ml_jettag...\n",
      "Resetting cores of graph hls4ml_jettag...\n",
      "Configuring DMAs of graph hls4ml_jettag...\n",
      "Configuring PL-Interface for graph hls4ml_jettag...\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_enable.bin\n",
      "Enabling core(s) of graph hls4ml_jettag...\n",
      "Generating: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo/aie_cdo_debug.bin\n",
      "Putting core(s) of graph hls4ml_jettag on halt state for debugging...\n",
      "make[1]: Leaving directory '/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ps/cdo'\n",
      "DEBUG:AIECDOGenerator:### Done with AIE CDO Generator pass\n",
      "DEBUG:ControlProgramData:### Entering Control Program Data Generation pass\n",
      "DEBUG:ControlProgramData:### Completing Control Program Data Generation pass\n",
      "DEBUG:BuildCFGraph:### Entering Build CFGraph pass\n",
      "INFO: [aiecompiler 77-5857] Start building AIE IP\n",
      "INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 6\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  plin0_hls4ml_jettag_fc1_input\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  plout0_hls4ml_jettag_k11softmax\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: M01_AXIS  -->  plout1_hls4ml_jettag_k0gemm\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: M02_AXIS  -->  plout2_hls4ml_jettag_k3gemm\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: M03_AXIS  -->  plout3_hls4ml_jettag_k6gemm\n",
      "INFO: [aiecompiler 77-5848] Added port on AIE IP: M04_AXIS  -->  plout4_hls4ml_jettag_k9gemm\n",
      "INFO: [aiecompiler 77-5850] Done building AIE IP\n",
      "DEBUG:BuildCFGraph:### CF Graph is built\n",
      "DEBUG:ReportGenerator:Entering Compiler Report Generator pass \n",
      "DEBUG:ReportGenerator:####Writing Placement For Nodes \n",
      "DEBUG:ReportGenerator:Done with AIE Tools Report Generator pass \n",
      "DEBUG:Packager:### Entering Packager pass\n",
      "DEBUG:AIEngineUDMData:###Start:Writing UDM Netlist To File Work/temp/graph_hls4ml_jettag_aie_netlist.aiexn\n",
      "DEBUG:AIEngineUDMData:###Finish:Writing UDM Netlist To File Work/temp/graph_hls4ml_jettag_aie_netlist.aiexn\n",
      "DEBUG:AIEngineUDMData:###Start:Writing UDM Constraints To File Work/temp/graph_hls4ml_jettag_aie_constraints.aiecst\n",
      "DEBUG:AIEngineUDMData:###Finish:Writing UDM Constraints To File Work/temp/graph_hls4ml_jettag_aie_constraints.aiecst\n",
      "INFO: [aiecompiler 77-1083] Adding hardware components under: Work/temp/hw.o \n",
      "INFO: [aiecompiler 77-1085] Adding software components under: Work/temp/sw.o \n",
      "INFO: [aiecompiler 77-5380] Adding config components under: Work/temp/cfg.o\n",
      "INFO: [aiecompiler 77-3462] Deleting existing hand-off archive: libadf.a\n",
      "INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a\n",
      "/tools/Xilinx/Vitis/2022.2/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a\n",
      "DEBUG:Packager:### Done with Packager pass (0.41 secs)\n",
      "(WARNING:0, CRITICAL-WARNING:0, ERROR:0)\n",
      "Compilation Complete\n",
      "INFO: [aiecompiler 77-5805] Run completed. Additional information can be found in:\n",
      "\tGuidance: Work/reports/guidance.html\n",
      "\n",
      "INFO: [aiecompiler 77-5806] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.\n",
      "\tvitis_analyzer Work/graph_hls4ml_jettag.aiecompile_summary\n",
      "mkdir -p /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output; \\\n",
      "cd /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu; \\\n",
      "aiesimulator --pkg-dir=/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/ -i=/home/ruien/workspace/onnx2versal/data --profile -o /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output 2>&1 | tee -a /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/aiesim.log; \\\n",
      "python3 /home/ruien/workspace/onnx2versal/check.py -f1=/home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output -f2=/home/ruien/workspace/onnx2versal/data 2>&1 | tee -a /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/x86sim_check.log\n",
      "AIEsim feature license is found.\n",
      "Removed previously generated memcfg file\n",
      "INFO: Executing config: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work//config/scsim_config.json\n",
      "[INFO]: If you are running trace or profile, Xilinx recommends to use --xlopt=0. This will give a greater visibility into the design. One can verify --xlopt level in the aiecompiler command line.\n",
      "profile data for cores: All\n",
      "set use_simple_noc to: 1\n",
      "Loading device config from: /tools/Xilinx/Vitis/2022.2/aietools/data/devices/VC1902.json\n",
      "Removed previously generated option file\n",
      "Initializing AIE driver...\n",
      "Initializing ADF API...\n",
      "XAIEFAL: INFO: Resource group Avail is created.\n",
      "XAIEFAL: INFO: Resource group Static is created.\n",
      "XAIEFAL: INFO: Resource group Generic is created.\n",
      "IP-INFO: [ps_i11_ps_main] IP loaded.\n",
      "\n",
      "Warning: AieSimConfig: xv_cpt_lib_path env is not set\n",
      "In file: aie_config.cpp:451\n",
      "\n",
      "Warning: AieSimConfig: xv_cxl_ip_path env is not set\n",
      "In file: aie_config.cpp:472\n",
      "\n",
      "Info: DEVICE FILE: /tools/Xilinx/Vitis/2022.2/aietools/data/devices/VC1902.json\n",
      "\n",
      "Info: AIE SOLUTION FILE: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work//arch/aieshim_solution.aiesol\n",
      "[AIESIM_OPTIONS]: aiesim_options file path /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/aiesim_options.txt\n",
      "[INFO]: Disable Unused Tiles\n",
      "[INFO]: Xpe File: /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work//reports/graph_hls4ml_jettag.xpe\n",
      "ISS disables unused tiles\n",
      "Optimized ISS Wrapper (R+W), r2p22\n",
      "RPC SERVER MESSAGE\n",
      "RPC SERVER MESSAGE iss rpc_server available on port 46803\n",
      "RPC SERVER MESSAGE\n",
      "Running Dispatch Server on port: 37247\n",
      "Current Directory=/home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu\n",
      "--------------------------------------------------------------------------------------------------\n",
      "SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     \n",
      "                    | S00_AXIS          | 64                | PL STREAM         | 184               \n",
      "--------------------------------------------------------------------------------------------------\n",
      "--------------------------------------------------------------------------------------------------\n",
      "MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     \n",
      "                    | M00_AXIS          | 64                | PL STREAM         | 150               \n",
      "                    | M01_AXIS          | 64                | PL STREAM         | 266               \n",
      "                    | M02_AXIS          | 64                | PL STREAM         | 267               \n",
      "                    | M03_AXIS          | 64                | PL STREAM         | 268               \n",
      "                    | M04_AXIS          | 64                | PL STREAM         | 269               \n",
      "--------------------------------------------------------------------------------------------------\n",
      "Enabled fast PM writes.\n",
      "Enabled fast DM writes.\n",
      "\n",
      "Warning: (W505) object already exists: tl.aie_logical.aie_xtlm.math_engine.clockM. Latter declaration will be renamed to tl.aie_logical.aie_xtlm.math_engine.clockM_0\n",
      "In file: sc_object_manager.cpp:156\n",
      "\n",
      "Warning: (W505) object already exists: tl.aie_logical.aie_xtlm.math_engine.resetM. Latter declaration will be renamed to tl.aie_logical.aie_xtlm.math_engine.resetM_0\n",
      "In file: sc_object_manager.cpp:156\n",
      "[INFO]: Enabled Stream Switch Port Latency \n",
      "IP-INFO: Starting to send data from file: /home/ruien/workspace/onnx2versal/data/fc1_input.txt\n",
      "Starting to receive data into file: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/k11softmax_goldenout_shape1x5.txt\n",
      "Starting to receive data into file: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/k0gemm_goldenout_shape1x64.txt\n",
      "Starting to receive data into file: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/k3gemm_goldenout_shape1x32.txt\n",
      "Starting to receive data into file: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/k6gemm_goldenout_shape1x32.txt\n",
      "Starting to receive data into file: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output/k9gemm_goldenout_shape1x5.txt\n",
      "IP-INFO: [ps_i11_ps_main] IP started.\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_22_2.cm.proc.iss] : Stack range [135168..137215] has been loaded from elf executable for stack memory DM_stack and stack pointer SP\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_22_2.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 135168\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack range [221216..223263] has been loaded from elf executable for stack memory DM_stack and stack pointer SP\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_23_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 221216\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_24_3.cm.proc.iss] : Stack range [139328..141375] has been loaded from elf executable for stack memory DM_stack and stack pointer SP\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_24_3.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 139328\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_25_1.cm.proc.iss] : Disassemble command used: darts -c /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/Release/25_0 -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib me -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/Release/25_0.cmic2_236993216 -D__tct_tgt__=220608    +F\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_25_1.cm.proc.iss] : Stack range [172096..174143] has been loaded from elf executable for stack memory DM_stack and stack pointer SP\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_25_1.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 172096\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_27_7.cm.proc.iss] : Stack range [229408..231455] has been loaded from elf executable for stack memory DM_stack and stack pointer SP\n",
      "me[::tl.aie_logical.aie_xtlm.math_engine.array.tile_27_7.cm.proc.iss] : Stack pointer SP for memory DM_stack has been initialised from elf executable to 229408\n",
      "Loading elfs of graph hls4ml_jettag...\n",
      "MSG :   -1 : Stack range [221216..223263] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)\n",
      "MSG :   -1 : Stack pointer SP for memory DM_stack has been initialised from elf executable to 221216 : loadprogram (elf)\n",
      "MSG :   -1 : Disassemble command used: darts -c /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/Release/25_0 -I/tools/Xilinx/Vitis/2022.2/aietools/data/versal_prod/lib me -o /home/ruien/workspace/onnx2versal/build/hls4ml_jettag/hw_emu/Work/aie/25_0/Release/25_0.cmic2_236993216 -D__tct_tgt__=220608    +F : checkers_Disassemble_Elf32File\n",
      "MSG :   -1 : Stack range [172096..174143] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)\n",
      "MSG :   -1 : Stack pointer SP for memory DM_stack has been initialised from elf executable to 172096 : loadprogram (elf)\n",
      "MSG :   -1 : Stack range [135168..137215] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)\n",
      "MSG :   -1 : Stack pointer SP for memory DM_stack has been initialised from elf executable to 135168 : loadprogram (elf)\n",
      "MSG :   -1 : Stack range [139328..141375] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)\n",
      "MSG :   -1 : Stack pointer SP for memory DM_stack has been initialised from elf executable to 139328 : loadprogram (elf)\n",
      "Initializing graph hls4ml_jettag...\n",
      "MSG :   -1 : Stack range [229408..231455] has been loaded from elf executable for stack memory DM_stack and stack pointer SP : loadprogram (elf)\n",
      "MSG :   -1 : Stack pointer SP for memory DM_stack has been initialised from elf executable to 229408 : loadprogram (elf)\n",
      "Resetting cores of graph hls4ml_jettag...\n",
      "Configuring DMAs of graph hls4ml_jettag...\n",
      "Configuring PL-Interface for graph hls4ml_jettag...\n",
      "[init hls4ml_jettag]: success\n",
      "Set iterations for the core(s) of graph hls4ml_jettag\n",
      "Enabling core(s) of graph hls4ml_jettag\n",
      "[run graph]: success\n",
      "Waiting for core(s) of graph hls4ml_jettag to finish execution ...\n",
      "Running GemmReluMKKN<1,16,64>\n",
      "start = 1700,end = 2106,total = 406\n",
      "Running GemmReluMKKN<1,64,32>\n",
      "start = 2330,end = 2840,total = 510\n",
      "Running GemmReluMKKN<1,32,32>\n",
      "start = 3068,end = 3362,total = 294\n",
      "Running GemmMKKN<1,32,8>\n",
      "start = 3586,end = 3701,total = 115\n",
      "Running SoftmaxScalar<1,5,8>\n",
      "start = 3873,end = 18146,total = 14273\n",
      "core(s) are done executing\n",
      "[wait graph]: success\n",
      "plout[0]: Cycles 15 Throughput 666666666.666667 samples/s\n",
      "Waiting for core(s) of graph hls4ml_jettag to finish execution ...\n",
      "core(s) are done executing\n",
      "[end hls4ml_jettag]: success\n",
      "Exiting!\n",
      "generate profile data for all cores\n",
      "generate profile data for all cores\n",
      "Stopping Simulator.\n",
      "\n",
      "Info: /OSCI/SystemC: Simulation stopped by user.\n",
      "IP-INFO: deleting ip PSIP_ps_i11 \n",
      "IP-INFO: deleting packet ip \n",
      "IP-INFO: deleting packet ip \n",
      "IP-INFO: deleting packet ip \n",
      "IP-INFO: deleting packet ip \n",
      "IP-INFO: deleting packet ip \n",
      "IP-INFO: deleting packet ip \n",
      "[INFO] : Simulation Finished, Sim result: 0\n",
      "Checking directories out: /home/ruien/workspace/onnx2versal/reports_dir/hls4ml_jettag/hw_emu/aiesimulator_output and data: /home/ruien/workspace/onnx2versal/data at tolerance @ rtol=1e-03, atol=1e-05\n",
      "Checking 1/5: k9gemm_goldenout_shape1x5.txt                                                    against k9gemm_goldenout_shape1x5.txt                   \tTEST: OK!\n",
      "Checking 2/5: k6gemm_goldenout_shape1x32.txt                                                   against k6gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n",
      "Checking 3/5: k0gemm_goldenout_shape1x64.txt                                                   against k0gemm_goldenout_shape1x64.txt                  \tTEST: OK!\n",
      "Checking 4/5: k11softmax_goldenout_shape1x5.txt                                                against k11softmax_goldenout_shape1x5.txt               \tTEST: OK!\n",
      "Checking 5/5: k3gemm_goldenout_shape1x32.txt                                                   against k3gemm_goldenout_shape1x32.txt                  \tTEST: OK!\n"
     ]
    }
   ],
   "source": [
    "! cd ../ && source sample_env_setup.sh && TARGET=hw_emu GRAPH={MODEL_NAME} make graph aiesim_profile"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### System performance test\n",
    "Compiles AIE kernels, PL kernels, into SysC models and use existing SysC models of NoC, DDR, CIPS, PS, AXI4 and other components of Versal platform. Runs in QEMU."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
