Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Jun 11 16:23:00 2021
| Host             : lucetre running 64-bit major release  (build 9200)
| Command          : report_power -file mm_multiplier_power_routed.rpt -pb mm_multiplier_power_summary_routed.pb -rpx mm_multiplier_power_routed.rpx
| Design           : mm_multiplier
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 449.821 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 448.781                           |
| Device Static (W)        | 1.039                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |   196.172 |    82620 |       --- |             --- |
|   LUT as Logic          |   162.332 |    23438 |     53200 |           44.06 |
|   Register              |    18.855 |    38890 |    106400 |           36.55 |
|   LUT as Shift Register |     8.147 |     1287 |     17400 |            7.40 |
|   CARRY4                |     6.049 |     2208 |     13300 |           16.60 |
|   F7/F8 Muxes           |     0.783 |      801 |     53200 |            1.51 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |    10434 |       --- |             --- |
| Signals                 |   218.098 |    51653 |       --- |             --- |
| DSPs                    |    23.987 |       64 |       220 |           29.09 |
| I/O                     |    10.524 |       76 |       200 |           38.00 |
| Static Power            |     1.039 |          |           |                 |
| Total                   |   449.820 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   438.691 |     438.393 |      0.299 |
| Vccaux    |       1.800 |     0.950 |       0.850 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     4.922 |       4.921 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| mm_multiplier      |   448.781 |
|   MATRIX[0].MY_PE  |    18.601 |
|     UUT            |    12.915 |
|       U0           |    12.915 |
|   MATRIX[10].MY_PE |    12.400 |
|     UUT            |    12.171 |
|       U0           |    12.171 |
|   MATRIX[11].MY_PE |    12.932 |
|     UUT            |    12.783 |
|       U0           |    12.783 |
|   MATRIX[12].MY_PE |    13.135 |
|     UUT            |    12.969 |
|       U0           |    12.969 |
|   MATRIX[13].MY_PE |    12.905 |
|     UUT            |    12.751 |
|       U0           |    12.751 |
|   MATRIX[14].MY_PE |    13.055 |
|     UUT            |    12.904 |
|       U0           |    12.904 |
|   MATRIX[15].MY_PE |    12.441 |
|     UUT            |    12.280 |
|       U0           |    12.280 |
|   MATRIX[16].MY_PE |    12.524 |
|     UUT            |    12.369 |
|       U0           |    12.369 |
|   MATRIX[17].MY_PE |    12.519 |
|     UUT            |    12.367 |
|       U0           |    12.367 |
|   MATRIX[18].MY_PE |    12.757 |
|     UUT            |    12.606 |
|       U0           |    12.606 |
|   MATRIX[19].MY_PE |    12.119 |
|     UUT            |    11.973 |
|       U0           |    11.973 |
|   MATRIX[1].MY_PE  |    12.903 |
|     UUT            |    12.761 |
|       U0           |    12.761 |
|   MATRIX[20].MY_PE |    12.299 |
|     UUT            |    12.154 |
|       U0           |    12.154 |
|   MATRIX[21].MY_PE |    13.193 |
|     UUT            |    12.296 |
|       U0           |    12.296 |
|   MATRIX[22].MY_PE |    12.529 |
|     UUT            |    12.373 |
|       U0           |    12.373 |
|   MATRIX[23].MY_PE |    12.948 |
|     UUT            |    12.351 |
|       U0           |    12.351 |
|   MATRIX[24].MY_PE |    13.658 |
|     UUT            |    13.134 |
|       U0           |    13.134 |
|   MATRIX[25].MY_PE |    13.150 |
|     UUT            |    12.641 |
|       U0           |    12.641 |
|   MATRIX[26].MY_PE |    13.078 |
|     UUT            |    12.558 |
|       U0           |    12.558 |
|   MATRIX[27].MY_PE |    13.024 |
|     UUT            |    12.512 |
|       U0           |    12.512 |
|   MATRIX[28].MY_PE |    13.210 |
|     UUT            |    12.497 |
|       U0           |    12.497 |
|   MATRIX[29].MY_PE |    13.081 |
|     UUT            |    12.570 |
|       U0           |    12.570 |
|   MATRIX[2].MY_PE  |    12.452 |
|     UUT            |    12.233 |
|       U0           |    12.233 |
|   MATRIX[30].MY_PE |    12.769 |
|     UUT            |    12.265 |
|       U0           |    12.265 |
|   MATRIX[31].MY_PE |    13.884 |
|     UUT            |    13.054 |
|       U0           |    13.054 |
|   MATRIX[3].MY_PE  |    12.459 |
|     UUT            |    12.326 |
|       U0           |    12.326 |
|   MATRIX[4].MY_PE  |    12.446 |
|     UUT            |    12.296 |
|       U0           |    12.296 |
|   MATRIX[5].MY_PE  |    12.170 |
|     UUT            |    12.027 |
|       U0           |    12.027 |
|   MATRIX[6].MY_PE  |    12.631 |
|     UUT            |    12.478 |
|       U0           |    12.478 |
|   MATRIX[7].MY_PE  |    13.483 |
|     UUT            |    12.852 |
|       U0           |    12.852 |
|   MATRIX[8].MY_PE  |    12.250 |
|     UUT            |    12.113 |
|       U0           |    12.113 |
|   MATRIX[9].MY_PE  |    12.517 |
|     UUT            |    12.350 |
|       U0           |    12.350 |
+--------------------+-----------+


