<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: USBDM::McgInfo::ClockInfo Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">USBDM::McgInfo::ClockInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure for clock configurations.  
 <a href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a7c776d8e50a2dd2767decbd6ce631ae7"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a7c776d8e50a2dd2767decbd6ce631ae7">clkdiv1</a></td></tr>
<tr class="memdesc:a7c776d8e50a2dd2767decbd6ce631ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Divider Register 1.  <a href="#a7c776d8e50a2dd2767decbd6ce631ae7">More...</a><br /></td></tr>
<tr class="separator:a7c776d8e50a2dd2767decbd6ce631ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a23b88d5a755ab091447d266c7c6c3"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a90a23b88d5a755ab091447d266c7c6c3">sopt2</a></td></tr>
<tr class="memdesc:a90a23b88d5a755ab091447d266c7c6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM SOPT2 - Clock selectors for various peripherals.  <a href="#a90a23b88d5a755ab091447d266c7c6c3">More...</a><br /></td></tr>
<tr class="separator:a90a23b88d5a755ab091447d266c7c6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188e6e354cb3c3a76091d33339cfdaa4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">ClockMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a188e6e354cb3c3a76091d33339cfdaa4">clockMode</a>:8</td></tr>
<tr class="memdesc:a188e6e354cb3c3a76091d33339cfdaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Mode.  <a href="#a188e6e354cb3c3a76091d33339cfdaa4">More...</a><br /></td></tr>
<tr class="separator:a188e6e354cb3c3a76091d33339cfdaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15369d537af3c43d74808f643ae68951"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a15369d537af3c43d74808f643ae68951">c1</a></td></tr>
<tr class="memdesc:a15369d537af3c43d74808f643ae68951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 1 - FRDIV, IRCLKEN, IREFSTEN, (-CLKS, -IREFS)  <a href="#a15369d537af3c43d74808f643ae68951">More...</a><br /></td></tr>
<tr class="separator:a15369d537af3c43d74808f643ae68951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad569344663ea46c05f7d92c2684ee8"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a0ad569344663ea46c05f7d92c2684ee8">c2</a></td></tr>
<tr class="memdesc:a0ad569344663ea46c05f7d92c2684ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 2 - LOCRE0, RANGE0, HGO0, EREFS0, IRCS, (-LP)  <a href="#a0ad569344663ea46c05f7d92c2684ee8">More...</a><br /></td></tr>
<tr class="separator:a0ad569344663ea46c05f7d92c2684ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38d069a9f1cb550bedea1a0468e433c"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#ac38d069a9f1cb550bedea1a0468e433c">c4</a></td></tr>
<tr class="memdesc:ac38d069a9f1cb550bedea1a0468e433c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 4 - DMX32, DRST_DRS.  <a href="#ac38d069a9f1cb550bedea1a0468e433c">More...</a><br /></td></tr>
<tr class="separator:ac38d069a9f1cb550bedea1a0468e433c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3fff76ff15e01a9c4d1fb90645d751"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a9b3fff76ff15e01a9c4d1fb90645d751">c5</a></td></tr>
<tr class="memdesc:a9b3fff76ff15e01a9c4d1fb90645d751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 5 - PLLCLKEN0, PLLSTEN0, PRDIV0.  <a href="#a9b3fff76ff15e01a9c4d1fb90645d751">More...</a><br /></td></tr>
<tr class="separator:a9b3fff76ff15e01a9c4d1fb90645d751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fe6815536d6398de05795554c3b689"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#aa3fe6815536d6398de05795554c3b689">c6</a></td></tr>
<tr class="memdesc:aa3fe6815536d6398de05795554c3b689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 6 - LOLIE0, CME0, VDIV0, (-PLLS)  <a href="#aa3fe6815536d6398de05795554c3b689">More...</a><br /></td></tr>
<tr class="separator:aa3fe6815536d6398de05795554c3b689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483be666186049b3f01f7a66f4a135f3"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a483be666186049b3f01f7a66f4a135f3">sc</a></td></tr>
<tr class="memdesc:a483be666186049b3f01f7a66f4a135f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status and Control Register - FCRDIV.  <a href="#a483be666186049b3f01f7a66f4a135f3">More...</a><br /></td></tr>
<tr class="separator:a483be666186049b3f01f7a66f4a135f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a58d2a482bf90a38a64a5580663b4ca"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a3a58d2a482bf90a38a64a5580663b4ca">c7</a></td></tr>
<tr class="memdesc:a3a58d2a482bf90a38a64a5580663b4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 7 - OSCSEL.  <a href="#a3a58d2a482bf90a38a64a5580663b4ca">More...</a><br /></td></tr>
<tr class="separator:a3a58d2a482bf90a38a64a5580663b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c5da6708566a86e7bfd02440cbb55e"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html#a10c5da6708566a86e7bfd02440cbb55e">c8</a></td></tr>
<tr class="memdesc:a10c5da6708566a86e7bfd02440cbb55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register 8 - LOCRE1, LOLRE, CME1.  <a href="#a10c5da6708566a86e7bfd02440cbb55e">More...</a><br /></td></tr>
<tr class="separator:a10c5da6708566a86e7bfd02440cbb55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure for clock configurations. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a15369d537af3c43d74808f643ae68951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15369d537af3c43d74808f643ae68951">&#9670;&nbsp;</a></span>c1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 1 - FRDIV, IRCLKEN, IREFSTEN, (-CLKS, -IREFS) </p>

</div>
</div>
<a id="a0ad569344663ea46c05f7d92c2684ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad569344663ea46c05f7d92c2684ee8">&#9670;&nbsp;</a></span>c2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 2 - LOCRE0, RANGE0, HGO0, EREFS0, IRCS, (-LP) </p>

</div>
</div>
<a id="ac38d069a9f1cb550bedea1a0468e433c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38d069a9f1cb550bedea1a0468e433c">&#9670;&nbsp;</a></span>c4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 4 - DMX32, DRST_DRS. </p>

</div>
</div>
<a id="a9b3fff76ff15e01a9c4d1fb90645d751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3fff76ff15e01a9c4d1fb90645d751">&#9670;&nbsp;</a></span>c5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 5 - PLLCLKEN0, PLLSTEN0, PRDIV0. </p>

</div>
</div>
<a id="aa3fe6815536d6398de05795554c3b689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fe6815536d6398de05795554c3b689">&#9670;&nbsp;</a></span>c6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 6 - LOLIE0, CME0, VDIV0, (-PLLS) </p>

</div>
</div>
<a id="a3a58d2a482bf90a38a64a5580663b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a58d2a482bf90a38a64a5580663b4ca">&#9670;&nbsp;</a></span>c7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 7 - OSCSEL. </p>

</div>
</div>
<a id="a10c5da6708566a86e7bfd02440cbb55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c5da6708566a86e7bfd02440cbb55e">&#9670;&nbsp;</a></span>c8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::c8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register 8 - LOCRE1, LOLRE, CME1. </p>

</div>
</div>
<a id="a7c776d8e50a2dd2767decbd6ce631ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c776d8e50a2dd2767decbd6ce631ae7">&#9670;&nbsp;</a></span>clkdiv1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t USBDM::McgInfo::ClockInfo::clkdiv1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Clock Divider Register 1. </p>

</div>
</div>
<a id="a188e6e354cb3c3a76091d33339cfdaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188e6e354cb3c3a76091d33339cfdaa4">&#9670;&nbsp;</a></span>clockMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="class_u_s_b_d_m_1_1_mcg_info.html#a7cf787789cea16c997ea103b417df9c8">ClockMode</a> USBDM::McgInfo::ClockInfo::clockMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Mode. </p>

</div>
</div>
<a id="a483be666186049b3f01f7a66f4a135f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483be666186049b3f01f7a66f4a135f3">&#9670;&nbsp;</a></span>sc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t USBDM::McgInfo::ClockInfo::sc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status and Control Register - FCRDIV. </p>

</div>
</div>
<a id="a90a23b88d5a755ab091447d266c7c6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a23b88d5a755ab091447d266c7c6c3">&#9670;&nbsp;</a></span>sopt2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t USBDM::McgInfo::ClockInfo::sopt2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM SOPT2 - Clock selectors for various peripherals. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespace_u_s_b_d_m.html">USBDM</a></li><li class="navelem"><a class="el" href="class_u_s_b_d_m_1_1_mcg_info.html">McgInfo</a></li><li class="navelem"><a class="el" href="struct_u_s_b_d_m_1_1_mcg_info_1_1_clock_info.html">ClockInfo</a></li>
    <li class="footer">Generated on Thu Oct 31 2019 16:46:09 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
