==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.105 ; gain = 45.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.105 ; gain = 45.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.793 ; gain = 54.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.066 ; gain = 59.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (prediction/top.cpp:49) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (prediction/top.cpp:66).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (prediction/top.cpp:71) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (prediction/top.cpp:51) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (prediction/top.cpp:71) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (prediction/top.cpp:29) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (prediction/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (prediction/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:54) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.160 ; gain = 87.887
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:36:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 146.184 ; gain = 88.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.502 seconds; current allocated memory: 96.768 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 98.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 101.673 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 161.055 ; gain = 103.781
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.271 seconds; peak allocated memory: 101.673 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.148 ; gain = 46.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.148 ; gain = 46.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.309 ; gain = 55.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.270 ; gain = 60.121
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (prediction/top.cpp:49) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (prediction/top.cpp:66).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (prediction/top.cpp:71) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (prediction/top.cpp:51) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (prediction/top.cpp:71) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (prediction/top.cpp:29) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (prediction/top.cpp:28) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (prediction/top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (prediction/top.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (prediction/top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:54) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:40:4) to (prediction/top.cpp:40:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.492 ; gain = 87.344
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:36:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.531 ; gain = 88.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.259 seconds; current allocated memory: 96.721 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 98.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_42_32_1_1' to 'test_shit_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_42_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 101.705 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 161.012 ; gain = 103.863
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.746 seconds; peak allocated memory: 101.705 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.906 ; gain = 44.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.906 ; gain = 44.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.438 ; gain = 54.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.328 ; gain = 59.297
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_4' (prediction/top.cpp:50) in function 'test_shit' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rbf_kernel' (prediction/top.cpp:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_7' (prediction/top.cpp:72) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_5' (prediction/top.cpp:52) in function 'test_shit' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_7' (prediction/top.cpp:72) in function 'rbf_kernel' completely.
INFO: [XFORM 203-102] Partitioning array 'temp2_buf' (prediction/top.cpp:30) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_buf' (prediction/top.cpp:29) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_buf' (prediction/top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.0' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.1' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.2' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.3' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.4' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.5' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.6' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.7' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.8' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.9' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.10' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_buf.11' (prediction/top.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_buf.0' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.1' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.2' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.3' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.4' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.5' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.6' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.7' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.8' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.9' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.10' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buf.11' (prediction/top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:42:4) to (prediction/top.cpp:42:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (prediction/top.cpp:41:4) to (prediction/top.cpp:41:4) in function 'test_shit'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.840 ; gain = 86.809
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:37:40) in function 'test_shit'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.883 ; gain = 87.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.616 seconds; current allocated memory: 97.130 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 98.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/my_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'my_index' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fsub_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fadd_32ns_32ns_32_5_full_dsp_1' to 'test_shit_fadd_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_486_32_1_1' to 'test_shit_mux_486g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_mux_124_32_1_1' to 'test_shit_mux_124hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_fadd_32dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fsub_32cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_124hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_mux_486g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 102.461 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_bkb_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 162.785 ; gain = 104.754
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.314 seconds; peak allocated memory: 102.461 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.129 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.629 ; gain = 54.734
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.266 ; gain = 59.371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.152 ; gain = 85.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.434 ; gain = 86.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.38 seconds; current allocated memory: 91.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 92.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 93.948 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.133 ; gain = 88.238
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.012 seconds; peak allocated memory: 93.948 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.199 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.914 ; gain = 54.723
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.523 ; gain = 59.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.121 ; gain = 84.930
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.289 ; gain = 86.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.413 seconds; current allocated memory: 91.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 92.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 93.948 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.695 ; gain = 87.504
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 12.89 seconds; peak allocated memory: 93.948 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.227 ; gain = 45.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.270 ; gain = 54.625
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.078 ; gain = 59.434
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.430 ; gain = 84.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.707 ; gain = 86.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.317 seconds; current allocated memory: 91.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 92.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 93.947 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.965 ; gain = 87.320
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 12.883 seconds; peak allocated memory: 93.947 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.102 ; gain = 45.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.102 ; gain = 45.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.258 ; gain = 55.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.242 ; gain = 60.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:67) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.data.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.keep.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.strb.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.user.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.last.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.id.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.dest.V' in function 'test_shit' (prediction/top.cpp:77:26).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.266 ; gain = 87.152
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:37:39) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:47:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:66:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:64:39) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.023 ; gain = 87.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.314 seconds; current allocated memory: 95.524 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 96.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.401 seconds; current allocated memory: 99.417 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 157.277 ; gain = 100.164
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 17.031 seconds; peak allocated memory: 99.417 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 45.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.152 ; gain = 45.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:59).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.656 ; gain = 53.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.305 ; gain = 59.469
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:67) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.data.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.keep.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.strb.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.user.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.last.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.id.V' in function 'test_shit' (prediction/top.cpp:77:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.dest.V' in function 'test_shit' (prediction/top.cpp:77:26).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.105 ; gain = 86.270
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:37:39) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:47:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:66:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:64:39) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.895 ; gain = 87.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67) and 'fadd' operation ('sum', prediction/top.cpp:89->prediction/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.064 seconds; current allocated memory: 95.524 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 96.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 99.417 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 157.375 ; gain = 99.539
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.589 seconds; peak allocated memory: 99.417 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.344 ; gain = 45.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.344 ; gain = 45.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.719 ; gain = 54.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.578 ; gain = 59.195
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 142.871 ; gain = 85.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.887 ; gain = 86.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.114 seconds; current allocated memory: 91.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 91.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 2.567 seconds; current allocated memory: 93.491 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 146.184 ; gain = 88.801
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.204 seconds; peak allocated memory: 93.491 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.281 ; gain = 45.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.281 ; gain = 45.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.277 ; gain = 54.348
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.668 ; gain = 58.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.930 ; gain = 85.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.711 ; gain = 85.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.052 seconds; current allocated memory: 91.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 91.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/dual_coef_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_shit/out_stream_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 2.693 seconds; current allocated memory: 93.468 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 146.285 ; gain = 88.355
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.274 seconds; peak allocated memory: 93.468 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.730 ; gain = 54.469
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.492 ; gain = 59.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 142.031 ; gain = 84.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.836 ; gain = 86.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.284 seconds; current allocated memory: 91.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 92.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 93.948 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 144.754 ; gain = 87.492
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 12.744 seconds; peak allocated memory: 93.948 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.098 ; gain = 45.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.098 ; gain = 45.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 111.621 ; gain = 53.684
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.520 ; gain = 58.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 142.586 ; gain = 84.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.102 ; gain = 85.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.995 seconds; current allocated memory: 91.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 91.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 92.732 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.102 ; gain = 85.164
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 12.127 seconds; peak allocated memory: 92.732 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.297 ; gain = 54.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.477 ; gain = 59.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:64) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.data.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.keep.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.strb.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.user.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.last.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.id.V' in function 'test_shit' (prediction/top.cpp:74:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.dest.V' in function 'test_shit' (prediction/top.cpp:74:26).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.488 ; gain = 85.715
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:34:39) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:44:40) in function 'test_shit' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:63:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:61:39) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.773 ; gain = 87.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64) and 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64) and 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64) and 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64) and 'fadd' operation ('sum', prediction/top.cpp:86->prediction/top.cpp:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.978 seconds; current allocated memory: 95.593 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 96.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 100.018 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 157.031 ; gain = 99.258
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.2 seconds; peak allocated memory: 100.018 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.184 ; gain = 45.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:44).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:34).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.820 ; gain = 54.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.480 ; gain = 60.094
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:61) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.data.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.keep.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.strb.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.user.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.last.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.id.V' in function 'test_shit' (prediction/top.cpp:71:26).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_stream.dest.V' in function 'test_shit' (prediction/top.cpp:71:26).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.449 ; gain = 87.063
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:31:39) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:41:40) in function 'test_shit' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:60:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:58:39) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 145.473 ; gain = 88.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61) and 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61) and 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61) and 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61) and 'fadd' operation ('sum', prediction/top.cpp:83->prediction/top.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.105 seconds; current allocated memory: 95.593 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 96.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 100.018 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 157.375 ; gain = 99.988
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.338 seconds; peak allocated memory: 100.018 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.273 ; gain = 55.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.109 ; gain = 60.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.836 ; gain = 86.750
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:35:40) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:45:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:64:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:62:40) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.859 ; gain = 87.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.357 seconds; current allocated memory: 95.537 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 96.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 100.021 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 156.828 ; gain = 99.742
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.827 seconds; peak allocated memory: 100.021 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.098 ; gain = 45.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.098 ; gain = 45.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.277 ; gain = 54.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.258 ; gain = 59.672
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.418 ; gain = 86.832
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:35:40) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:45:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:64:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:62:40) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.680 ; gain = 87.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.348 seconds; current allocated memory: 95.563 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 96.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 100.099 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 156.848 ; gain = 99.262
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.816 seconds; peak allocated memory: 100.099 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 46.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.145 ; gain = 46.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 111.566 ; gain = 54.594
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_shit' (prediction/top.cpp:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.656 ; gain = 59.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 142.328 ; gain = 85.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.605 ; gain = 86.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.515 seconds; current allocated memory: 91.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 92.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/in_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/supp_vec_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/dual_coef_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TKEEP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_shit/out_stream_TDEST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 93.937 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 145.074 ; gain = 88.102
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 13.065 seconds; peak allocated memory: 93.937 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.078 ; gain = 45.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.078 ; gain = 45.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.180 ; gain = 54.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.785 ; gain = 59.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.555 ; gain = 87.367
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:35:40) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:45:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:64:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:62:40) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.082 ; gain = 87.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.311 seconds; current allocated memory: 95.563 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 96.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 100.099 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 156.871 ; gain = 99.684
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 15.668 seconds; peak allocated memory: 100.099 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.293 ; gain = 46.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 103.293 ; gain = 46.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 112.305 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 117.410 ; gain = 60.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 144.281 ; gain = 87.359
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:35:40) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:45:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:64:41) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:62:40) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 144.805 ; gain = 87.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.262 seconds; current allocated memory: 95.609 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 96.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 100.098 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 156.984 ; gain = 100.063
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 33.257 seconds; peak allocated memory: 100.098 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.254 ; gain = 45.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'test_shit' (prediction/top.cpp:38).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'test_shit' (prediction/top.cpp:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.355 ; gain = 54.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.422 ; gain = 59.773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'test_shit' (prediction/top.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.945 ; gain = 86.297
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:35:40) in function 'test_shit'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:45:40) in function 'test_shit'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:64:40) in function 'test_shit' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:62:39) in function 'test_shit' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.730 ; gain = 87.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_shit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65) and 'fadd' operation ('sum', prediction/top.cpp:87->prediction/top.cpp:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.025 seconds; current allocated memory: 95.111 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 95.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_shit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_shit/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_shit' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'test_shit_supp_vecs_buf' to 'test_shit_supp_vebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_dual_coef_buf' to 'test_shit_dual_cocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_result_buf' to 'test_shit_result_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'test_shit_faddfsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fmul_32ns_32ns_32_4_max_dsp_1' to 'test_shit_fmul_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'test_shit_fexp_32ns_32ns_32_9_full_dsp_1' to 'test_shit_fexp_32g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'test_shit_faddfsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fexp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'test_shit_fmul_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_shit'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 99.108 MB.
INFO: [RTMG 210-278] Implementing memory 'test_shit_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_supp_vebkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_dual_cocud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_shit_result_dEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 155.566 ; gain = 97.918
INFO: [SYSC 207-301] Generating SystemC RTL for test_shit.
INFO: [VHDL 208-304] Generating VHDL RTL for test_shit.
INFO: [VLOG 209-307] Generating Verilog RTL for test_shit.
INFO: [HLS 200-112] Total elapsed time: 16.601 seconds; peak allocated memory: 99.108 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.082 ; gain = 45.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.082 ; gain = 45.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:34).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.203 ; gain = 54.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.262 ; gain = 60.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:58) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 143.852 ; gain = 86.637
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_1' (prediction/top.cpp:31:40) in function 'predict'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_3' (prediction/top.cpp:40:40) in function 'predict'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:57:40) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:55:39) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.641 ; gain = 87.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1_LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3_LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58) and 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58) and 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58) and 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58) and 'fadd' operation ('sum', prediction/top.cpp:79->prediction/top.cpp:58).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.501 seconds; current allocated memory: 95.188 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 95.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 99.122 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 155.152 ; gain = 97.938
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 20.01 seconds; peak allocated memory: 99.122 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.258 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.258 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.883 ; gain = 55.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.461 ; gain = 60.617
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 143.820 ; gain = 86.977
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 145.270 ; gain = 88.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.158 seconds; current allocated memory: 95.392 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 96.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 99.441 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 156.051 ; gain = 99.207
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 22.366 seconds; peak allocated memory: 99.441 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 45.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 45.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.004 ; gain = 54.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.598 ; gain = 60.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 143.793 ; gain = 86.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 144.840 ; gain = 87.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.758 seconds; current allocated memory: 95.414 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 96.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 99.484 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 156.516 ; gain = 98.953
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 18.933 seconds; peak allocated memory: 99.484 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.363 ; gain = 46.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.902 ; gain = 54.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
ERROR: [SYNCHK 200-31] prediction/top.cpp:23: dynamic memory allocation/deallocation is not supported: variable 'input_buf'.
ERROR: [SYNCHK 200-61] prediction/top.cpp:37: unsupported memory access on variable 'input_buf' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.254 ; gain = 45.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.254 ; gain = 45.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.402 ; gain = 55.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.754 ; gain = 60.406
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'supp_vec_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.keep.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.strb.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.user.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.id.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'dual_coef_stream.dest.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.430 ; gain = 87.082
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 145.457 ; gain = 88.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.757 seconds; current allocated memory: 95.414 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 96.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 99.485 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 155.625 ; gain = 98.277
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 22.28 seconds; peak allocated memory: 99.485 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.246 ; gain = 45.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.387 ; gain = 55.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.500 ; gain = 60.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.855 ; gain = 86.586
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.883 ; gain = 87.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.909 seconds; current allocated memory: 95.326 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 96.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 99.397 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.910 ; gain = 98.641
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.958 seconds; peak allocated memory: 99.397 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.348 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.801 ; gain = 55.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.551 ; gain = 60.469
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.355 ; gain = 87.273
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.141 ; gain = 88.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.228 seconds; current allocated memory: 95.301 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 96.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 99.374 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.902 ; gain = 98.820
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.404 seconds; peak allocated memory: 99.374 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.379 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.379 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.715 ; gain = 55.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 117.496 ; gain = 60.168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 143.148 ; gain = 85.820
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 144.559 ; gain = 87.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.145 seconds; current allocated memory: 95.299 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 96.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 99.349 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 155.973 ; gain = 98.645
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 17.262 seconds; peak allocated memory: 99.349 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 45.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.180 ; gain = 45.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:36).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 111.828 ; gain = 53.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.184 ; gain = 59.215
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:60) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.398 ; gain = 86.430
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_1' (prediction/top.cpp:33:47) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (prediction/top.cpp:42:48) in function 'predict' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_7' (prediction/top.cpp:59:48) in function 'predict' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_6' (prediction/top.cpp:57:46) in function 'predict' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.922 ; gain = 86.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60) and 'fadd' operation ('sum', prediction/top.cpp:81->prediction/top.cpp:60).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.784 seconds; current allocated memory: 95.299 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 96.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 99.401 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.430 ; gain = 97.461
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.139 seconds; peak allocated memory: 99.401 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.191 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.215 ; gain = 55.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.402 ; gain = 60.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.566 ; gain = 86.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.590 ; gain = 87.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.508 seconds; current allocated memory: 95.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 98.731 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.355 ; gain = 98.512
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.302 seconds; peak allocated memory: 98.731 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.285 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.254 ; gain = 55.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.578 ; gain = 60.527
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.258 ; gain = 87.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 144.758 ; gain = 87.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.32 seconds; current allocated memory: 95.139 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 95.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 98.919 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 155.309 ; gain = 98.258
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.176 seconds; peak allocated memory: 98.919 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 46.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.164 ; gain = 46.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.273 ; gain = 55.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.406 ; gain = 60.586
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.668 ; gain = 87.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.668 ; gain = 87.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.202 seconds; current allocated memory: 95.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 95.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 98.854 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.813 ; gain = 97.992
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.382 seconds; peak allocated memory: 98.854 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.352 ; gain = 45.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 111.859 ; gain = 54.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 116.754 ; gain = 59.211
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.359 ; gain = 85.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 144.137 ; gain = 86.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.433 seconds; current allocated memory: 94.181 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 94.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 97.866 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 154.168 ; gain = 96.625
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.374 seconds; peak allocated memory: 97.866 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.336 ; gain = 46.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.336 ; gain = 46.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.434 ; gain = 55.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.559 ; gain = 60.570
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.688 ; gain = 86.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.477 ; gain = 87.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.236 seconds; current allocated memory: 95.101 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 95.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 98.767 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 155.090 ; gain = 98.102
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.207 seconds; peak allocated memory: 98.767 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
WARNING: [HLS 200-40] In file included from prediction/top.cpp:1:
prediction/top.cpp:23:4: error: definition of variable with array type needs an explicit size or an initializer
 T input_buf[][];
   ^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from prediction/top.cpp:1:
prediction/top.cpp:23:4: error: definition of variable with array type needs an explicit size or an initializer
 T input_buf[][];
   ^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 103.250 ; gain = 46.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 112.340 ; gain = 55.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.441 ; gain = 60.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 143.773 ; gain = 86.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.535 ; gain = 87.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.66 seconds; current allocated memory: 95.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 95.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 98.834 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 155.266 ; gain = 98.398
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.516 seconds; peak allocated memory: 98.834 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.133 ; gain = 45.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.133 ; gain = 45.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:155).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:149).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:168).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.844 ; gain = 55.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:160) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.422 ; gain = 60.145
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:122).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:160) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.301 ; gain = 86.023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.340 ; gain = 87.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.254 seconds; current allocated memory: 94.754 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 95.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 98.303 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 154.047 ; gain = 96.770
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.2 seconds; peak allocated memory: 98.303 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.258 ; gain = 45.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.258 ; gain = 45.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:155).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:149).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:168).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 112.156 ; gain = 54.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:160) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 117.816 ; gain = 59.922
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:122).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:160) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.625 ; gain = 86.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.148 ; gain = 87.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.134 seconds; current allocated memory: 94.754 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 95.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 98.303 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.938 ; gain = 96.043
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.981 seconds; peak allocated memory: 98.303 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 45.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.238 ; gain = 45.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:160).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:157).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:151).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:170).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.488 ; gain = 55.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:162) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.551 ; gain = 60.281
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:122).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:162) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.258 ; gain = 86.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.781 ; gain = 87.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.936 seconds; current allocated memory: 94.676 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 95.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 98.141 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 154.371 ; gain = 97.102
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.979 seconds; peak allocated memory: 98.141 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.215 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.215 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:160).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:157).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:151).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:170).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.980 ; gain = 54.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:162) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.504 ; gain = 60.500
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:122).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:122).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:162) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.973 ; gain = 85.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.539 ; gain = 87.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.748 seconds; current allocated memory: 94.675 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 95.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 98.140 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 153.824 ; gain = 96.820
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.667 seconds; peak allocated memory: 98.140 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.379 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:161).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:152).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:171).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.086 ; gain = 60.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:163) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 122.680 ; gain = 65.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:123).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:123).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:123).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:123).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:163) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 149.289 ; gain = 92.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 150.074 ; gain = 92.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.789 seconds; current allocated memory: 100.697 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 104.232 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_result_buf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 161.523 ; gain = 104.438
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 17.611 seconds; peak allocated memory: 104.232 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.301 ; gain = 46.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.301 ; gain = 46.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.531 ; gain = 55.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.430 ; gain = 60.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.574 ; gain = 86.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.852 ; gain = 87.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.502 seconds; current allocated memory: 95.170 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 95.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 98.892 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.520 ; gain = 98.410
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.488 seconds; peak allocated memory: 98.892 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.281 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.281 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:63).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.461 ; gain = 55.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.453 ; gain = 60.453
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:55) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.613 ; gain = 87.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.137 ; gain = 88.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.325 seconds; current allocated memory: 95.077 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 95.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 98.754 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.184 ; gain = 98.184
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.262 seconds; peak allocated memory: 98.754 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.422 ; gain = 45.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.422 ; gain = 45.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:47).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.777 ; gain = 54.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.398 ; gain = 59.656
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.145 ; gain = 86.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.070 ; gain = 87.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.4 seconds; current allocated memory: 95.061 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 98.717 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.660 ; gain = 96.918
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.33 seconds; peak allocated memory: 98.717 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.344 ; gain = 45.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.344 ; gain = 45.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.438 ; gain = 55.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.367 ; gain = 59.973
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 144.039 ; gain = 86.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.090 ; gain = 87.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.289 seconds; current allocated memory: 94.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 95.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 98.642 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 155.094 ; gain = 97.699
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.193 seconds; peak allocated memory: 98.642 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.273 ; gain = 46.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:49).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:40).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.363 ; gain = 55.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.422 ; gain = 60.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.578 ; gain = 86.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 144.340 ; gain = 87.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.841 seconds; current allocated memory: 94.998 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 95.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_dc' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 98.642 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 154.336 ; gain = 97.512
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.747 seconds; peak allocated memory: 98.642 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.074 ; gain = 45.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 103.074 ; gain = 45.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:41).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 112.785 ; gain = 55.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 117.418 ; gain = 60.180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:53) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.719 ; gain = 86.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 145.008 ; gain = 87.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.202 seconds; current allocated memory: 94.843 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 95.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_dc' and 'length_x' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 98.387 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 154.973 ; gain = 97.734
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.997 seconds; peak allocated memory: 98.387 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.816 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.816 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 110.926 ; gain = 55.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.113 ; gain = 60.402
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 142.031 ; gain = 86.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.219 ; gain = 87.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.724 seconds; current allocated memory: 95.120 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 95.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 98.847 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.961 ; gain = 98.250
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.651 seconds; peak allocated memory: 98.847 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.703 ; gain = 45.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.703 ; gain = 45.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.098 ; gain = 55.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.082 ; gain = 60.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-102] Partitioning array 'result_buf' (prediction/top.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (prediction/top.cpp:23) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.359 ; gain = 87.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.621 ; gain = 87.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.11 seconds; current allocated memory: 95.045 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 95.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 98.660 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 153.410 ; gain = 97.453
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.173 seconds; peak allocated memory: 98.660 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.719 ; gain = 45.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.719 ; gain = 45.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 110.512 ; gain = 54.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 115.961 ; gain = 59.680
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-102] Partitioning array 'result_buf' (prediction/top.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (prediction/top.cpp:23) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 142.539 ; gain = 86.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.578 ; gain = 87.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.032 seconds; current allocated memory: 95.045 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 95.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 98.660 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 152.934 ; gain = 96.652
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.001 seconds; peak allocated memory: 98.660 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.730 ; gain = 46.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.730 ; gain = 46.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 110.977 ; gain = 55.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 116.012 ; gain = 60.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-102] Partitioning array 'result_buf' (prediction/top.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (prediction/top.cpp:23) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.309 ; gain = 87.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 143.570 ; gain = 87.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.855 seconds; current allocated memory: 95.045 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 95.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 98.660 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 152.566 ; gain = 96.922
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 14.627 seconds; peak allocated memory: 98.660 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 102.020 ; gain = 46.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:43).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:35).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 115.219 ; gain = 59.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 119.602 ; gain = 63.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_1' (prediction/top.cpp:33) in function 'predict' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_6' (prediction/top.cpp:54) in function 'predict' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_8' (prediction/top.cpp:63) in function 'predict' automatically.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_1' (prediction/top.cpp:33) in function 'predict' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_6' (prediction/top.cpp:54) in function 'predict' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_8' (prediction/top.cpp:63) in function 'predict' completely.
INFO: [XFORM 203-102] Partitioning array 'result_buf' (prediction/top.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (prediction/top.cpp:23) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:57) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 145.520 ; gain = 89.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 146.301 ; gain = 90.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.949 seconds; current allocated memory: 97.081 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 97.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 100.481 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 155.547 ; gain = 99.926
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 17.826 seconds; peak allocated memory: 100.481 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'prediction/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.805 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 101.805 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict' (prediction/top.cpp:37).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict' (prediction/top.cpp:67).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 110.949 ; gain = 55.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 116.066 ; gain = 60.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (prediction/top.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (prediction/top.cpp:7).
INFO: [XFORM 203-102] Partitioning array 'result_buf' (prediction/top.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_buf' (prediction/top.cpp:23) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'predict' (prediction/top.cpp:59) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 142.395 ; gain = 86.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 143.082 ; gain = 87.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predict' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.159 seconds; current allocated memory: 95.013 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 95.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict/length_dc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'length_x' and 'length_dc' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_supp_vecs_buf' to 'predict_supp_vecsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_dual_coef_buf' to 'predict_dual_coefcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_faddfsub_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_fexp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_faddfsub_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fexp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_fmul_32nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 98.584 MB.
INFO: [RTMG 210-278] Implementing memory 'predict_input_buf_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_supp_vecsbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'predict_dual_coefcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 152.832 ; gain = 97.133
INFO: [SYSC 207-301] Generating SystemC RTL for predict.
INFO: [VHDL 208-304] Generating VHDL RTL for predict.
INFO: [VLOG 209-307] Generating Verilog RTL for predict.
INFO: [HLS 200-112] Total elapsed time: 15.239 seconds; peak allocated memory: 98.584 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
