[03/15 19:01:32      0] 
[03/15 19:01:32      0] Cadence Innovus(TM) Implementation System.
[03/15 19:01:32      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/15 19:01:32      0] 
[03/15 19:01:32      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/15 19:01:32      0] Options:	
[03/15 19:01:32      0] Date:		Sat Mar 15 19:01:32 2025
[03/15 19:01:32      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/15 19:01:32      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/15 19:01:32      0] 
[03/15 19:01:32      0] License:
[03/15 19:01:33      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/15 19:01:33      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/15 19:01:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 19:01:33      0] 
[03/15 19:01:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 19:01:33      0] 
[03/15 19:01:33      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/15 19:01:33      0] 
[03/15 19:01:42      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/15 19:01:42      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/15 19:01:42      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/15 19:01:42      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/15 19:01:42      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/15 19:01:42      7] @(#)CDS: CPE v15.23-s045
[03/15 19:01:42      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/15 19:01:42      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/15 19:01:42      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/15 19:01:42      7] @(#)CDS: RCDB 11.7
[03/15 19:01:42      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/15 19:01:42      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW.

[03/15 19:01:43      8] 
[03/15 19:01:43      8] **INFO:  MMMC transition support version v31-84 
[03/15 19:01:43      8] 
[03/15 19:01:43      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/15 19:01:43      8] <CMD> suppressMessage ENCEXT-2799
[03/15 19:01:43      8] <CMD> getDrawView
[03/15 19:01:43      8] <CMD> loadWorkspace -name Physical
[03/15 19:01:43      8] <CMD> win
[03/15 19:01:47      8] <CMD> set init_pwr_net VDD
[03/15 19:01:47      8] <CMD> set init_gnd_net VSS
[03/15 19:01:47      8] <CMD> set init_verilog ./netlist/core.out.v
[03/15 19:01:47      8] <CMD> set init_design_netlisttype Verilog
[03/15 19:01:47      8] <CMD> set init_design_settop 1
[03/15 19:01:47      8] <CMD> set init_top_cell core
[03/15 19:01:47      8] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/15 19:01:47      8] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/15 19:01:47      8] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/15 19:01:47      8] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/15 19:01:47      8] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/15 19:01:47      8] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/15 19:01:47      8] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/15 19:01:47      8] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/15 19:01:47      8] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/15 19:01:47      8] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/15 19:01:47      8] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/15 19:01:47      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/15 19:01:47      9] 
[03/15 19:01:47      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/15 19:01:47      9] 
[03/15 19:01:47      9] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/15 19:01:47      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/15 19:01:47      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/15 19:01:47      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/15 19:01:47      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/15 19:01:47      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/15 19:01:47      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/15 19:01:47      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/15 19:01:47      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/15 19:01:47      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/15 19:01:47      9] The LEF parser will ignore this statement.
[03/15 19:01:47      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/15 19:01:47      9] Set DBUPerIGU to M2 pitch 400.
[03/15 19:01:47      9] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/15 19:01:47      9] Type 'man IMPLF-200' for more detail.
[03/15 19:01:47      9] 
[03/15 19:01:47      9] viaInitial starts at Sat Mar 15 19:01:47 2025
viaInitial ends at Sat Mar 15 19:01:47 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/15 19:01:47      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/15 19:01:47      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/15 19:01:48     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/15 19:01:48     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/15 19:01:49     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/15 19:01:49     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.28min, fe_mem=474.2M) ***
[03/15 19:01:49     11] *** Begin netlist parsing (mem=474.2M) ***
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 19:01:49     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/15 19:01:49     11] To increase the message display limit, refer to the product command reference manual.
[03/15 19:01:49     11] Created 811 new cells from 2 timing libraries.
[03/15 19:01:49     11] Reading netlist ...
[03/15 19:01:49     11] Backslashed names will retain backslash and a trailing blank character.
[03/15 19:01:49     11] Reading verilog netlist './netlist/core.out.v'
[03/15 19:01:50     11] 
[03/15 19:01:50     11] *** Memory Usage v#1 (Current mem = 477.238M, initial mem = 149.258M) ***
[03/15 19:01:50     11] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=477.2M) ***
[03/15 19:01:50     11] Set top cell to core.
[03/15 19:01:50     11] Hooked 1622 DB cells to tlib cells.
[03/15 19:01:50     11] Starting recursive module instantiation check.
[03/15 19:01:50     11] No recursion found.
[03/15 19:01:50     11] Building hierarchical netlist for Cell core ...
[03/15 19:01:50     11] *** Netlist is unique.
[03/15 19:01:50     11] ** info: there are 1751 modules.
[03/15 19:01:50     11] ** info: there are 21638 stdCell insts.
[03/15 19:01:50     11] 
[03/15 19:01:50     11] *** Memory Usage v#1 (Current mem = 546.070M, initial mem = 149.258M) ***
[03/15 19:01:50     11] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 19:01:50     11] Type 'man IMPFP-3961' for more detail.
[03/15 19:01:50     11] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 19:01:50     11] Type 'man IMPFP-3961' for more detail.
[03/15 19:01:50     11] Set Default Net Delay as 1000 ps.
[03/15 19:01:50     11] Set Default Net Load as 0.5 pF. 
[03/15 19:01:50     11] Set Default Input Pin Transition as 0.1 ps.
[03/15 19:01:50     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 19:01:50     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 19:01:50     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 19:01:50     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 19:01:50     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 19:01:50     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 19:01:50     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 19:01:50     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 19:01:50     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 19:01:50     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 19:01:50     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 19:01:50     12] Importing multi-corner RC tables ... 
[03/15 19:01:50     12] Summary of Active RC-Corners : 
[03/15 19:01:50     12]  
[03/15 19:01:50     12]  Analysis View: WC_VIEW
[03/15 19:01:50     12]     RC-Corner Name        : Cmax
[03/15 19:01:50     12]     RC-Corner Index       : 0
[03/15 19:01:50     12]     RC-Corner Temperature : 125 Celsius
[03/15 19:01:50     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 19:01:50     12]     RC-Corner PreRoute Res Factor         : 1
[03/15 19:01:50     12]     RC-Corner PreRoute Cap Factor         : 1
[03/15 19:01:50     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 19:01:50     12]  
[03/15 19:01:50     12]  Analysis View: BC_VIEW
[03/15 19:01:50     12]     RC-Corner Name        : Cmin
[03/15 19:01:50     12]     RC-Corner Index       : 1
[03/15 19:01:50     12]     RC-Corner Temperature : -40 Celsius
[03/15 19:01:50     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 19:01:50     12]     RC-Corner PreRoute Res Factor         : 1
[03/15 19:01:50     12]     RC-Corner PreRoute Cap Factor         : 1
[03/15 19:01:50     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 19:01:50     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 19:01:50     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 19:01:50     12] *Info: initialize multi-corner CTS.
[03/15 19:01:50     12] Reading timing constraints file './constraints/core.sdc' ...
[03/15 19:01:50     12] Current (total cpu=0:00:12.2, real=0:00:18.0, peak res=295.3M, current mem=666.1M)
[03/15 19:01:50     12] INFO (CTE): Constraints read successfully.
[03/15 19:01:51     12] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=310.5M, current mem=683.3M)
[03/15 19:01:51     12] Current (total cpu=0:00:12.3, real=0:00:19.0, peak res=310.5M, current mem=683.3M)
[03/15 19:01:51     12] Summary for sequential cells idenfication: 
[03/15 19:01:51     12] Identified SBFF number: 199
[03/15 19:01:51     12] Identified MBFF number: 0
[03/15 19:01:51     12] Not identified SBFF number: 0
[03/15 19:01:51     12] Not identified MBFF number: 0
[03/15 19:01:51     12] Number of sequential cells which are not FFs: 104
[03/15 19:01:51     12] 
[03/15 19:01:51     12] Total number of combinational cells: 492
[03/15 19:01:51     12] Total number of sequential cells: 303
[03/15 19:01:51     12] Total number of tristate cells: 11
[03/15 19:01:51     12] Total number of level shifter cells: 0
[03/15 19:01:51     12] Total number of power gating cells: 0
[03/15 19:01:51     12] Total number of isolation cells: 0
[03/15 19:01:51     12] Total number of power switch cells: 0
[03/15 19:01:51     12] Total number of pulse generator cells: 0
[03/15 19:01:51     12] Total number of always on buffers: 0
[03/15 19:01:51     12] Total number of retention cells: 0
[03/15 19:01:51     12] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 19:01:51     12] Total number of usable buffers: 18
[03/15 19:01:51     12] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 19:01:51     12] Total number of unusable buffers: 9
[03/15 19:01:51     12] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 19:01:51     12] Total number of usable inverters: 18
[03/15 19:01:51     12] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 19:01:51     12] Total number of unusable inverters: 9
[03/15 19:01:51     12] List of identified usable delay cells:
[03/15 19:01:51     12] Total number of identified usable delay cells: 0
[03/15 19:01:51     12] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 19:01:51     12] Total number of identified unusable delay cells: 9
[03/15 19:01:51     12] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 19:01:51     12] 
[03/15 19:01:51     12] *** Summary of all messages that are not suppressed in this session:
[03/15 19:01:51     12] Severity  ID               Count  Summary                                  
[03/15 19:01:51     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/15 19:01:51     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/15 19:01:51     12] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/15 19:01:51     12] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/15 19:01:51     12] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/15 19:01:51     12] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/15 19:01:51     12] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/15 19:01:51     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/15 19:01:51     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/15 19:01:51     12] *** Message Summary: 1633 warning(s), 2 error(s)
[03/15 19:01:51     12] 
[03/15 19:01:51     12] <CMD> set_interactive_constraint_modes {CON}
[03/15 19:01:51     12] <CMD> setDesignMode -process 65
[03/15 19:01:51     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/15 19:01:51     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/15 19:01:51     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/15 19:01:51     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/15 19:01:51     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/15 19:01:51     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/15 19:02:00     13] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/15 19:02:00     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/15 19:02:00     13] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/15 19:02:00     13] 21638 new pwr-pin connections were made to global net 'VDD'.
[03/15 19:02:00     13] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/15 19:02:00     13] 21638 new gnd-pin connections were made to global net 'VSS'.
[03/15 19:02:00     13] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/15 19:02:00     13] 
[03/15 19:02:00     13] Ring generation is complete; vias are now being generated.
[03/15 19:02:00     13] The power planner created 8 wires.
[03/15 19:02:00     13] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 840.0M) ***
[03/15 19:02:00     13] <CMD> setAddStripeMode -break_at block_ring
[03/15 19:02:00     13] Stripe will break at block ring.
[03/15 19:02:00     13] <CMD> addStripe -nets {VSS VDD} -spacing 4 -layer M4 -width 4 -number_of_sets 8 -start_from left -start 20 -stop 460
[03/15 19:02:00     13] 
[03/15 19:02:00     13] Starting stripe generation ...
[03/15 19:02:00     13] Non-Default setAddStripeOption Settings :
[03/15 19:02:00     13]   NONE
[03/15 19:02:00     14] Stripe generation is complete; vias are now being generated.
[03/15 19:02:00     14] The power planner created 16 wires.
[03/15 19:02:00     14] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 841.0M) ***
[03/15 19:02:00     14] <CMD> sroute
[03/15 19:02:00     14] *** Begin SPECIAL ROUTE on Sat Mar 15 19:02:00 2025 ***
[03/15 19:02:00     14] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Final_Project/Top_Module_Core_PnR
[03/15 19:02:00     14] SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/15 19:02:00     14] 
[03/15 19:02:00     14] Begin option processing ...
[03/15 19:02:00     14] srouteConnectPowerBump set to false
[03/15 19:02:00     14] routeSpecial set to true
[03/15 19:02:00     14] srouteConnectConverterPin set to false
[03/15 19:02:00     14] srouteFollowCorePinEnd set to 3
[03/15 19:02:00     14] srouteJogControl set to "preferWithChanges differentLayer"
[03/15 19:02:00     14] sroutePadPinAllPorts set to true
[03/15 19:02:00     14] sroutePreserveExistingRoutes set to true
[03/15 19:02:00     14] srouteRoutePowerBarPortOnBothDir set to true
[03/15 19:02:00     14] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1534.00 megs.
[03/15 19:02:00     14] 
[03/15 19:02:00     14] Reading DB technology information...
[03/15 19:02:00     14] Finished reading DB technology information.
[03/15 19:02:00     14] Reading floorplan and netlist information...
[03/15 19:02:00     14] Finished reading floorplan and netlist information.
[03/15 19:02:00     14] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/15 19:02:00     14] Read in 846 macros, 146 used
[03/15 19:02:00     14] Read in 146 components
[03/15 19:02:00     14]   146 core components: 146 unplaced, 0 placed, 0 fixed
[03/15 19:02:00     14] Read in 267 logical pins
[03/15 19:02:00     14] Read in 267 nets
[03/15 19:02:00     14] Read in 2 special nets, 2 routed
[03/15 19:02:00     14] Read in 292 terminals
[03/15 19:02:00     14] Begin power routing ...
[03/15 19:02:00     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/15 19:02:00     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/15 19:02:00     14] Type 'man IMPSR-1256' for more detail.
[03/15 19:02:00     14] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/15 19:02:00     14] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/15 19:02:00     14] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/15 19:02:00     14] Type 'man IMPSR-1256' for more detail.
[03/15 19:02:00     14] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/15 19:02:00     14] CPU time for FollowPin 0 seconds
[03/15 19:02:00     14] CPU time for FollowPin 0 seconds
[03/15 19:02:00     14]   Number of IO ports routed: 0
[03/15 19:02:00     14]   Number of Block ports routed: 0
[03/15 19:02:00     14]   Number of Stripe ports routed: 0
[03/15 19:02:00     14]   Number of Core ports routed: 510
[03/15 19:02:00     14]   Number of Pad ports routed: 0
[03/15 19:02:00     14]   Number of Power Bump ports routed: 0
[03/15 19:02:00     14]   Number of Followpin connections: 255
[03/15 19:02:00     14] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1554.00 megs.
[03/15 19:02:00     14] 
[03/15 19:02:00     14] 
[03/15 19:02:00     14] 
[03/15 19:02:00     14]  Begin updating DB with routing results ...
[03/15 19:02:00     14]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/15 19:02:00     14] Pin and blockage extraction finished
[03/15 19:02:00     14] 
[03/15 19:02:00     14] 
sroute post-processing starts at Sat Mar 15 19:02:00 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/15 19:02:00     14] sroute post-processing ends at Sat Mar 15 19:02:00 2025

sroute post-processing starts at Sat Mar 15 19:02:00 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/15 19:02:00     14] sroute post-processing ends at Sat Mar 15 19:02:00 2025
sroute: Total CPU time used = 0:0:0
[03/15 19:02:00     14] sroute: Total Real time used = 0:0:0
[03/15 19:02:00     14] sroute: Total Memory used = 19.30 megs
[03/15 19:02:00     14] sroute: Total Peak Memory used = 860.27 megs
[03/15 19:02:15     16] <CMD> setPinAssignMode -pinEditInBatch true
[03/15 19:02:15     16] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType start -spacing 2.0 -start 55.1 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/15 19:02:15     16] Successfully spread [160] pins.
[03/15 19:02:15     16] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.3M).
[03/15 19:02:15     16] <CMD> setPinAssignMode -pinEditInBatch true
[03/15 19:02:15     16] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2.0 -start 0.0 55.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}}
[03/15 19:02:15     16] Successfully spread [83] pins.
[03/15 19:02:15     16] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.3M).
[03/15 19:02:18     17] <CMD> checkPinAssignment
[03/15 19:02:18     17] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/15 19:02:18     17] Checking pins of top cell core ... completed
[03/15 19:02:18     17] 
[03/15 19:02:18     17] ===========================================================================================================================
[03/15 19:02:18     17]                                                 checkPinAssignment Summary
[03/15 19:02:18     17] ===========================================================================================================================
[03/15 19:02:18     17] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/15 19:02:18     17] ===========================================================================================================================
[03/15 19:02:18     17] core        |     0 |    267 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |       24 |
[03/15 19:02:18     17] ===========================================================================================================================
[03/15 19:02:18     17] TOTAL       |     0 |    267 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |       24 |
[03/15 19:02:18     17] ===========================================================================================================================
[03/15 19:02:18     17] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 864.3M).
[03/15 19:02:22     18] <CMD> fit
[03/15 19:02:37     20] <CMD> setMaxRouteLayer 4
[03/15 19:02:37     20] <CMD> saveDesign floorplan.enc
[03/15 19:02:37     20] Writing Netlist "floorplan.enc.dat/core.v.gz" ...
[03/15 19:02:37     20] Saving AAE Data ...
[03/15 19:02:37     20] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/15 19:02:37     20] Saving mode setting ...
[03/15 19:02:37     20] Saving global file ...
[03/15 19:02:37     20] Saving floorplan file ...
[03/15 19:02:37     20] Saving Drc markers ...
[03/15 19:02:37     20] ... No Drc file written since there is no markers found.
[03/15 19:02:37     20] Saving placement file ...
[03/15 19:02:37     20] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=865.3M) ***
[03/15 19:02:37     20] Saving route file ...
[03/15 19:02:37     20] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=865.3M) ***
[03/15 19:02:37     20] Saving DEF file ...
[03/15 19:02:37     20] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 19:02:37     20] 
[03/15 19:02:37     20] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 19:02:37     20] 
[03/15 19:02:37     20] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 19:02:39     21] Generated self-contained design floorplan.enc.dat
[03/15 19:02:39     21] 
[03/15 19:02:39     21] *** Summary of all messages that are not suppressed in this session:
[03/15 19:02:39     21] Severity  ID               Count  Summary                                  
[03/15 19:02:39     21] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 19:02:39     21] ERROR     IMPOAX-142           2  %s                                       
[03/15 19:02:39     21] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 19:02:39     21] 
[03/15 19:02:39     21] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/15 19:02:39     21] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/15 19:02:39     21] <CMD> place_opt_design
[03/15 19:02:39     22] *** Starting GigaPlace ***
[03/15 19:02:39     22] **INFO: user set placement options
[03/15 19:02:39     22] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/15 19:02:39     22] **INFO: user set opt options
[03/15 19:02:39     22] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/15 19:02:39     22] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 19:02:39     22] **INFO: Enable pre-place timing setting for timing analysis
[03/15 19:02:39     22] Set Using Default Delay Limit as 101.
[03/15 19:02:39     22] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/15 19:02:39     22] Set Default Net Delay as 0 ps.
[03/15 19:02:39     22] Set Default Net Load as 0 pF. 
[03/15 19:02:39     22] **INFO: Analyzing IO path groups for slack adjustment
[03/15 19:02:40     22] Effort level <high> specified for reg2reg_tmp.16447 path_group
[03/15 19:02:40     22] #################################################################################
[03/15 19:02:40     22] # Design Stage: PreRoute
[03/15 19:02:40     22] # Design Name: core
[03/15 19:02:40     22] # Design Mode: 65nm
[03/15 19:02:40     22] # Analysis Mode: MMMC Non-OCV 
[03/15 19:02:40     22] # Parasitics Mode: No SPEF/RCDB
[03/15 19:02:40     22] # Signoff Settings: SI Off 
[03/15 19:02:40     22] #################################################################################
[03/15 19:02:40     22] Calculate delays in BcWc mode...
[03/15 19:02:40     23] Topological Sorting (CPU = 0:00:00.0, MEM = 913.1M, InitMEM = 909.8M)
[03/15 19:02:43     26] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:02:43     26] End delay calculation. (MEM=1106.71 CPU=0:00:02.4 REAL=0:00:02.0)
[03/15 19:02:43     26] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1106.7M) ***
[03/15 19:02:44     26] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.7) (Real : 0:00:05.0) (mem : 1106.7M)
[03/15 19:02:44     26] *** Start deleteBufferTree ***
[03/15 19:02:44     26] *info: Marking 0 level shifter instances dont touch
[03/15 19:02:44     26] *info: Marking 0 always on instances dont touch
[03/15 19:02:44     26] Info: Detect buffers to remove automatically.
[03/15 19:02:44     26] Analyzing netlist ...
[03/15 19:02:44     26] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/15 19:02:44     27] Updating netlist
[03/15 19:02:44     27] 
[03/15 19:02:44     27] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 546 instances (buffers/inverters) removed
[03/15 19:02:44     27] *       :      2 instances of type 'INVD6' removed
[03/15 19:02:44     27] *       :      4 instances of type 'INVD4' removed
[03/15 19:02:44     27] *       :      4 instances of type 'INVD3' removed
[03/15 19:02:44     27] *       :      9 instances of type 'INVD2' removed
[03/15 19:02:44     27] *       :     17 instances of type 'INVD1' removed
[03/15 19:02:44     27] *       :      6 instances of type 'INVD0' removed
[03/15 19:02:44     27] *       :      1 instance  of type 'CKND6' removed
[03/15 19:02:44     27] *       :      1 instance  of type 'CKND4' removed
[03/15 19:02:44     27] *       :      2 instances of type 'CKND3' removed
[03/15 19:02:44     27] *       :     13 instances of type 'CKND2' removed
[03/15 19:02:44     27] *       :      7 instances of type 'CKBD6' removed
[03/15 19:02:44     27] *       :    274 instances of type 'CKBD4' removed
[03/15 19:02:44     27] *       :      1 instance  of type 'CKBD3' removed
[03/15 19:02:44     27] *       :      5 instances of type 'CKBD2' removed
[03/15 19:02:44     27] *       :     29 instances of type 'CKBD1' removed
[03/15 19:02:44     27] *       :      8 instances of type 'BUFFD8' removed
[03/15 19:02:44     27] *       :     16 instances of type 'BUFFD6' removed
[03/15 19:02:44     27] *       :     24 instances of type 'BUFFD4' removed
[03/15 19:02:44     27] *       :     21 instances of type 'BUFFD3' removed
[03/15 19:02:44     27] *       :     81 instances of type 'BUFFD2' removed
[03/15 19:02:44     27] *       :     21 instances of type 'BUFFD1' removed
[03/15 19:02:44     27] *** Finish deleteBufferTree (0:00:00.8) ***
[03/15 19:02:44     27] **INFO: Disable pre-place timing setting for timing analysis
[03/15 19:02:44     27] Set Using Default Delay Limit as 1000.
[03/15 19:02:44     27] Set Default Net Delay as 1000 ps.
[03/15 19:02:44     27] Set Default Net Load as 0.5 pF. 
[03/15 19:02:44     27] Deleted 0 physical inst  (cell - / prefix -).
[03/15 19:02:44     27] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/15 19:02:44     27] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/15 19:02:44     27] Define the scan chains before using this option.
[03/15 19:02:44     27] Type 'man IMPSP-9042' for more detail.
[03/15 19:02:44     27] #spOpts: N=65 
[03/15 19:02:44     27] #std cell=21097 (0 fixed + 21097 movable) #block=0 (0 floating + 0 preplaced)
[03/15 19:02:44     27] #ioInst=0 #net=23318 #term=83186 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=241, #floatPin=0
[03/15 19:02:44     27] stdCell: 21097 single + 0 double + 0 multi
[03/15 19:02:44     27] Total standard cell length = 57.2820 (mm), area = 0.1031 (mm^2)
[03/15 19:02:44     27] Core basic site is core
[03/15 19:02:45     27] Estimated cell power/ground rail width = 0.365 um
[03/15 19:02:45     27] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:02:45     27] Apply auto density screen in pre-place stage.
[03/15 19:02:45     27] Auto density screen increases utilization from 0.493 to 0.496
[03/15 19:02:45     27] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1092.2M
[03/15 19:02:45     27] Average module density = 0.496.
[03/15 19:02:45     27] Density for the design = 0.496.
[03/15 19:02:45     27]        = stdcell_area 286410 sites (103108 um^2) / alloc_area 577554 sites (207919 um^2).
[03/15 19:02:45     27] Pin Density = 0.1431.
[03/15 19:02:45     27]             = total # of pins 83186 / total area 581406.
[03/15 19:02:45     27] Initial padding reaches pin density 0.394 for top
[03/15 19:02:45     27] Initial padding increases density from 0.496 to 0.601 for top
[03/15 19:02:45     28] *Internal placement parameters: * | 14 | 0x000555
[03/15 19:02:48     31] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:02:48     31] End delay calculation. (MEM=1125.79 CPU=0:00:02.3 REAL=0:00:02.0)
[03/15 19:02:48     31] Clock gating cells determined by native netlist tracing.
[03/15 19:02:49     31] Iteration  1: Total net bbox = 8.993e+04 (4.36e+04 4.63e+04)
[03/15 19:02:49     31]               Est.  stn bbox = 1.167e+05 (6.58e+04 5.09e+04)
[03/15 19:02:49     31]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1125.8M
[03/15 19:02:49     32] Iteration  2: Total net bbox = 1.492e+05 (4.36e+04 1.06e+05)
[03/15 19:02:49     32]               Est.  stn bbox = 2.221e+05 (6.58e+04 1.56e+05)
[03/15 19:02:49     32]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1125.8M
[03/15 19:02:50     33] Iteration  3: Total net bbox = 1.612e+05 (5.97e+04 1.01e+05)
[03/15 19:02:50     33]               Est.  stn bbox = 2.410e+05 (9.23e+04 1.49e+05)
[03/15 19:02:50     33]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1087.6M
[03/15 19:02:52     35] Iteration  4: Total net bbox = 1.782e+05 (6.04e+04 1.18e+05)
[03/15 19:02:52     35]               Est.  stn bbox = 2.634e+05 (9.30e+04 1.70e+05)
[03/15 19:02:52     35]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1087.6M
[03/15 19:03:02     45] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:03:02     45] End delay calculation. (MEM=1144.87 CPU=0:00:02.3 REAL=0:00:03.0)
[03/15 19:03:03     45] nrCritNet: 1.48% ( 345 / 23318 ) cutoffSlk: -1977.1ps stdDelay: 14.2ps
[03/15 19:03:03     45] Iteration  5: Total net bbox = 4.894e+05 (2.19e+05 2.70e+05)
[03/15 19:03:03     45]               Est.  stn bbox = 6.231e+05 (2.72e+05 3.51e+05)
[03/15 19:03:03     45]               cpu = 0:00:10.3 real = 0:00:11.0 mem = 1144.9M
[03/15 19:03:05     47] Iteration  6: Total net bbox = 3.338e+05 (1.34e+05 2.00e+05)
[03/15 19:03:05     47]               Est.  stn bbox = 4.456e+05 (1.77e+05 2.68e+05)
[03/15 19:03:05     47]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1144.9M
[03/15 19:03:09     51] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 19:03:09     51] End delay calculation. (MEM=1144.87 CPU=0:00:02.2 REAL=0:00:03.0)
[03/15 19:03:09     52] nrCritNet: 1.48% ( 345 / 23318 ) cutoffSlk: -1977.1ps stdDelay: 14.2ps
[03/15 19:03:09     52] Iteration  7: Total net bbox = 3.588e+05 (1.59e+05 2.00e+05)
[03/15 19:03:09     52]               Est.  stn bbox = 4.763e+05 (2.08e+05 2.68e+05)
[03/15 19:03:09     52]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 1144.9M
[03/15 19:03:10     53] Iteration  8: Total net bbox = 3.942e+05 (1.59e+05 2.35e+05)
[03/15 19:03:10     53]               Est.  stn bbox = 5.176e+05 (2.08e+05 3.10e+05)
[03/15 19:03:10     53]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1144.9M
[03/15 19:03:14     56] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:03:14     56] End delay calculation. (MEM=1144.87 CPU=0:00:02.3 REAL=0:00:03.0)
[03/15 19:03:14     57] nrCritNet: 1.48% ( 345 / 23318 ) cutoffSlk: -1977.1ps stdDelay: 14.2ps
[03/15 19:03:15     57] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:15     57] enableMT= 3
[03/15 19:03:15     57] useHNameCompare= 3 (lazy mode)
[03/15 19:03:15     57] doMTMainInit= 1
[03/15 19:03:15     57] doMTFlushLazyWireDelete= 1
[03/15 19:03:15     57] useFastLRoute= 0
[03/15 19:03:15     57] useFastCRoute= 1
[03/15 19:03:15     57] doMTNetInitAdjWires= 1
[03/15 19:03:15     57] wireMPoolNoThreadCheck= 1
[03/15 19:03:15     57] allMPoolNoThreadCheck= 1
[03/15 19:03:15     57] doNotUseMPoolInCRoute= 1
[03/15 19:03:15     57] doMTSprFixZeroViaCodes= 1
[03/15 19:03:15     57] doMTDtrRoute1CleanupA= 1
[03/15 19:03:15     57] doMTDtrRoute1CleanupB= 1
[03/15 19:03:15     57] doMTWireLenCalc= 0
[03/15 19:03:15     57] doSkipQALenRecalc= 1
[03/15 19:03:15     57] doMTMainCleanup= 1
[03/15 19:03:15     57] doMTMoveCellTermsToMSLayer= 1
[03/15 19:03:15     57] doMTConvertWiresToNewViaCode= 1
[03/15 19:03:15     57] doMTRemoveAntenna= 1
[03/15 19:03:15     57] doMTCheckConnectivity= 1
[03/15 19:03:15     57] enableRuntimeLog= 0
[03/15 19:03:15     58] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:15     58] Iteration  9: Total net bbox = 4.065e+05 (1.71e+05 2.35e+05)
[03/15 19:03:15     58]               Est.  stn bbox = 5.314e+05 (2.22e+05 3.10e+05)
[03/15 19:03:15     58]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1144.9M
[03/15 19:03:15     58] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:16     59] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:16     59] Iteration 10: Total net bbox = 4.639e+05 (1.98e+05 2.66e+05)
[03/15 19:03:16     59]               Est.  stn bbox = 5.975e+05 (2.53e+05 3.45e+05)
[03/15 19:03:16     59]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1144.9M
[03/15 19:03:17     60] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:17     60] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:18     60] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:18     61] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:22     65] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:03:22     65] End delay calculation. (MEM=1144.87 CPU=0:00:02.2 REAL=0:00:02.0)
[03/15 19:03:23     66] nrCritNet: 1.48% ( 345 / 23318 ) cutoffSlk: -1977.1ps stdDelay: 14.2ps
[03/15 19:03:23     66] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:23     66] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:24     67] Iteration 11: Total net bbox = 4.740e+05 (2.02e+05 2.72e+05)
[03/15 19:03:24     67]               Est.  stn bbox = 6.088e+05 (2.58e+05 3.51e+05)
[03/15 19:03:24     67]               cpu = 0:00:07.5 real = 0:00:08.0 mem = 1145.0M
[03/15 19:03:24     67] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:25     68] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:26     68] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:26     69] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:27     70] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:28     71] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:28     71] Iteration 12: Total net bbox = 5.049e+05 (2.15e+05 2.90e+05)
[03/15 19:03:28     71]               Est.  stn bbox = 6.428e+05 (2.72e+05 3.71e+05)
[03/15 19:03:28     71]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1145.0M
[03/15 19:03:29     72] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:29     72] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:30     73] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:31     74] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:36     78] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 19:03:36     78] End delay calculation. (MEM=1164.07 CPU=0:00:02.4 REAL=0:00:03.0)
[03/15 19:03:36     79] nrCritNet: 1.48% ( 345 / 23318 ) cutoffSlk: -1977.1ps stdDelay: 14.2ps
[03/15 19:03:37     79] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:37     80] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:38     81] Iteration 13: Total net bbox = 5.376e+05 (2.46e+05 2.91e+05)
[03/15 19:03:38     81]               Est.  stn bbox = 6.778e+05 (3.05e+05 3.73e+05)
[03/15 19:03:38     81]               cpu = 0:00:09.9 real = 0:00:10.0 mem = 1164.1M
[03/15 19:03:39     82] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:40     82] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:41     84] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:42     85] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/15 19:03:43     86] Iteration 14: Total net bbox = 5.253e+05 (2.55e+05 2.70e+05)
[03/15 19:03:43     86]               Est.  stn bbox = 6.648e+05 (3.15e+05 3.50e+05)
[03/15 19:03:43     86]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1164.1M
[03/15 19:03:43     86] Iteration 15: Total net bbox = 5.518e+05 (2.78e+05 2.74e+05)
[03/15 19:03:43     86]               Est.  stn bbox = 6.918e+05 (3.38e+05 3.54e+05)
[03/15 19:03:43     86]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.1M
[03/15 19:03:43     86] *** cost = 5.518e+05 (2.78e+05 2.74e+05) (cpu for global=0:00:54.9) real=0:00:55.0***
[03/15 19:03:43     86] Info: 0 clock gating cells identified, 0 (on average) moved
[03/15 19:03:44     86] #spOpts: N=65 mergeVia=F 
[03/15 19:03:44     86] Core basic site is core
[03/15 19:03:44     86] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:03:44     86] *** Starting refinePlace (0:01:27 mem=1041.0M) ***
[03/15 19:03:44     86] Total net bbox length = 5.518e+05 (2.781e+05 2.737e+05) (ext = 3.095e+04)
[03/15 19:03:44     86] Starting refinePlace ...
[03/15 19:03:44     86] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:03:44     87] default core: bins with density >  0.75 =  3.7 % ( 25 / 676 )
[03/15 19:03:44     87] Density distribution unevenness ratio = 12.166%
[03/15 19:03:44     87]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:03:44     87] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1044.4MB) @(0:01:27 - 0:01:27).
[03/15 19:03:44     87] Move report: preRPlace moves 15708 insts, mean move: 1.01 um, max move: 12.80 um
[03/15 19:03:44     87] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U916): (464.00, 433.00) --> (456.60, 427.60)
[03/15 19:03:44     87] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 19:03:44     87] 	Violation at original loc: Region/Fence Violation
[03/15 19:03:44     87] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:03:44     87] Placement tweakage begins.
[03/15 19:03:44     87] wire length = 7.131e+05
[03/15 19:03:47     90] wire length = 6.536e+05
[03/15 19:03:47     90] Placement tweakage ends.
[03/15 19:03:47     90] Move report: tweak moves 12517 insts, mean move: 5.06 um, max move: 44.80 um
[03/15 19:03:47     90] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_): (235.00, 361.00) --> (192.00, 362.80)
[03/15 19:03:47     90] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.7, real=0:00:03.0, mem=1048.0MB) @(0:01:27 - 0:01:30).
[03/15 19:03:47     90] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:03:47     90] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1048.0MB) @(0:01:30 - 0:01:30).
[03/15 19:03:47     90] Move report: Detail placement moves 17952 insts, mean move: 3.61 um, max move: 44.80 um
[03/15 19:03:47     90] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_): (235.00, 361.00) --> (192.00, 362.80)
[03/15 19:03:47     90] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1048.0MB
[03/15 19:03:47     90] Statistics of distance of Instance movement in refine placement:
[03/15 19:03:47     90]   maximum (X+Y) =        44.80 um
[03/15 19:03:47     90]   inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_) with max move: (235, 361) -> (192, 362.8)
[03/15 19:03:47     90]   mean    (X+Y) =         3.61 um
[03/15 19:03:47     90] Total instances flipped for WireLenOpt: 1501
[03/15 19:03:47     90] Total instances flipped, including legalization: 2277
[03/15 19:03:47     90] Summary Report:
[03/15 19:03:47     90] Instances move: 17952 (out of 21097 movable)
[03/15 19:03:47     90] Mean displacement: 3.61 um
[03/15 19:03:47     90] Max displacement: 44.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_) (235, 361) -> (192, 362.8)
[03/15 19:03:47     90] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFCNQD1
[03/15 19:03:47     90] Total instances moved : 17952
[03/15 19:03:47     90] Total net bbox length = 5.084e+05 (2.337e+05 2.747e+05) (ext = 3.074e+04)
[03/15 19:03:47     90] Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1048.0MB
[03/15 19:03:47     90] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:03.0, mem=1048.0MB) @(0:01:27 - 0:01:30).
[03/15 19:03:47     90] *** Finished refinePlace (0:01:30 mem=1048.0M) ***
[03/15 19:03:47     90] *** Finished Initial Placement (cpu=0:01:03, real=0:01:03, mem=1048.0M) ***
[03/15 19:03:47     90] #spOpts: N=65 mergeVia=F 
[03/15 19:03:47     90] Core basic site is core
[03/15 19:03:47     90] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:03:47     90] default core: bins with density >  0.75 = 3.11 % ( 21 / 676 )
[03/15 19:03:47     90] Density distribution unevenness ratio = 11.751%
[03/15 19:03:47     90] Starting IO pin assignment...
[03/15 19:03:47     90] The design is not routed. Using flight-line based method for pin assignment.
[03/15 19:03:47     90] Completed IO pin assignment.
[03/15 19:03:47     90] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/15 19:03:47     90] [PSP] Started earlyGlobalRoute kernel
[03/15 19:03:47     90] [PSP] Initial Peak syMemory usage = 1048.0 MB
[03/15 19:03:47     90] (I)       Reading DB...
[03/15 19:03:47     90] (I)       congestionReportName   : 
[03/15 19:03:47     90] (I)       buildTerm2TermWires    : 1
[03/15 19:03:47     90] (I)       doTrackAssignment      : 1
[03/15 19:03:47     90] (I)       dumpBookshelfFiles     : 0
[03/15 19:03:47     90] (I)       numThreads             : 1
[03/15 19:03:47     90] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:03:47     90] (I)       honorPin               : false
[03/15 19:03:47     90] (I)       honorPinGuide          : true
[03/15 19:03:47     90] (I)       honorPartition         : false
[03/15 19:03:47     90] (I)       allowPartitionCrossover: false
[03/15 19:03:47     90] (I)       honorSingleEntry       : true
[03/15 19:03:47     90] (I)       honorSingleEntryStrong : true
[03/15 19:03:47     90] (I)       handleViaSpacingRule   : false
[03/15 19:03:47     90] (I)       PDConstraint           : none
[03/15 19:03:47     90] (I)       expBetterNDRHandling   : false
[03/15 19:03:47     90] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:03:47     90] (I)       routingEffortLevel     : 3
[03/15 19:03:47     90] [NR-eagl] minRouteLayer          : 2
[03/15 19:03:47     90] [NR-eagl] maxRouteLayer          : 4
[03/15 19:03:47     90] (I)       numRowsPerGCell        : 1
[03/15 19:03:47     90] (I)       speedUpLargeDesign     : 0
[03/15 19:03:47     90] (I)       speedUpBlkViolationClean: 0
[03/15 19:03:47     90] (I)       multiThreadingTA       : 0
[03/15 19:03:47     90] (I)       blockedPinEscape       : 1
[03/15 19:03:47     90] (I)       blkAwareLayerSwitching : 0
[03/15 19:03:47     90] (I)       betterClockWireModeling: 1
[03/15 19:03:47     90] (I)       punchThroughDistance   : 500.00
[03/15 19:03:47     90] (I)       scenicBound            : 1.15
[03/15 19:03:47     90] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:03:47     90] (I)       source-to-sink ratio   : 0.00
[03/15 19:03:47     90] (I)       targetCongestionRatioH : 1.00
[03/15 19:03:47     90] (I)       targetCongestionRatioV : 1.00
[03/15 19:03:47     90] (I)       layerCongestionRatio   : 0.70
[03/15 19:03:47     90] (I)       m1CongestionRatio      : 0.10
[03/15 19:03:47     90] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:03:47     90] (I)       localRouteEffort       : 1.00
[03/15 19:03:47     90] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:03:47     90] (I)       supplyScaleFactorH     : 1.00
[03/15 19:03:47     90] (I)       supplyScaleFactorV     : 1.00
[03/15 19:03:47     90] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:03:47     90] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:03:47     90] (I)       blockTrack             : 
[03/15 19:03:47     90] (I)       readTROption           : true
[03/15 19:03:47     90] (I)       extraSpacingBothSide   : false
[03/15 19:03:47     90] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:03:47     90] (I)       routeSelectedNetsOnly  : false
[03/15 19:03:47     90] (I)       before initializing RouteDB syMemory usage = 1066.0 MB
[03/15 19:03:47     90] (I)       starting read tracks
[03/15 19:03:47     90] (I)       build grid graph
[03/15 19:03:47     90] (I)       build grid graph start
[03/15 19:03:47     90] [NR-eagl] Layer1 has no routable track
[03/15 19:03:47     90] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:03:47     90] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:03:47     90] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:03:47     90] (I)       build grid graph end
[03/15 19:03:47     90] (I)       Layer1   numNetMinLayer=23318
[03/15 19:03:47     90] (I)       Layer2   numNetMinLayer=0
[03/15 19:03:47     90] (I)       Layer3   numNetMinLayer=0
[03/15 19:03:47     90] (I)       Layer4   numNetMinLayer=0
[03/15 19:03:47     90] (I)       numViaLayers=3
[03/15 19:03:47     90] (I)       end build via table
[03/15 19:03:47     90] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:03:47     90] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:03:47     90] (I)       readDataFromPlaceDB
[03/15 19:03:47     90] (I)       Read net information..
[03/15 19:03:47     90] [NR-eagl] Read numTotalNets=23318  numIgnoredNets=0
[03/15 19:03:47     90] (I)       Read testcase time = 0.020 seconds
[03/15 19:03:47     90] 
[03/15 19:03:47     90] (I)       totalPins=83186  totalGlobalPin=79897 (96.05%)
[03/15 19:03:47     90] (I)       Model blockage into capacity
[03/15 19:03:47     90] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:03:47     90] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:03:47     90] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:03:47     90] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:03:47     90] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:03:47     90] (I)       Modeling time = 0.020 seconds
[03/15 19:03:47     90] 
[03/15 19:03:47     90] (I)       Number of ignored nets = 0
[03/15 19:03:47     90] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:03:47     90] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:03:47     90] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:03:47     90] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:03:47     90] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:03:47     90] (I)       Before initializing earlyGlobalRoute syMemory usage = 1069.7 MB
[03/15 19:03:47     90] (I)       Layer1  viaCost=300.00
[03/15 19:03:47     90] (I)       Layer2  viaCost=100.00
[03/15 19:03:47     90] (I)       Layer3  viaCost=100.00
[03/15 19:03:47     90] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:03:47     90] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:03:47     90] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:03:47     90] (I)       Site Width          :   400  (dbu)
[03/15 19:03:47     90] (I)       Row Height          :  3600  (dbu)
[03/15 19:03:47     90] (I)       GCell Width         :  3600  (dbu)
[03/15 19:03:47     90] (I)       GCell Height        :  3600  (dbu)
[03/15 19:03:47     90] (I)       grid                :   265   265     4
[03/15 19:03:47     90] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:03:47     90] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:03:47     90] (I)       Default wire width  :   180   200   200   200
[03/15 19:03:47     90] (I)       Default wire space  :   180   200   200   200
[03/15 19:03:47     90] (I)       Default pitch size  :   360   400   400   400
[03/15 19:03:47     90] (I)       First Track Coord   :     0   200   400   200
[03/15 19:03:47     90] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:03:47     90] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:03:47     90] (I)       Num of masks        :     1     1     1     1
[03/15 19:03:47     90] (I)       --------------------------------------------------------
[03/15 19:03:47     90] 
[03/15 19:03:47     90] [NR-eagl] ============ Routing rule table ============
[03/15 19:03:47     90] [NR-eagl] Rule id 0. Nets 23318 
[03/15 19:03:47     90] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:03:47     90] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:03:47     90] [NR-eagl] ========================================
[03/15 19:03:47     90] [NR-eagl] 
[03/15 19:03:47     90] (I)       After initializing earlyGlobalRoute syMemory usage = 1069.7 MB
[03/15 19:03:47     90] (I)       Loading and dumping file time : 0.16 seconds
[03/15 19:03:47     90] (I)       ============= Initialization =============
[03/15 19:03:48     90] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:03:48     90] [NR-eagl] Layer group 1: route 23318 net(s) in layer range [2, 4]
[03/15 19:03:48     90] (I)       ============  Phase 1a Route ============
[03/15 19:03:48     90] (I)       Phase 1a runs 0.09 seconds
[03/15 19:03:48     90] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/15 19:03:48     90] (I)       Usage: 350331 = (164327 H, 186004 V) = (26.89% H, 17.00% V) = (2.958e+05um H, 3.348e+05um V)
[03/15 19:03:48     90] (I)       
[03/15 19:03:48     90] (I)       ============  Phase 1b Route ============
[03/15 19:03:48     90] (I)       Phase 1b runs 0.02 seconds
[03/15 19:03:48     90] (I)       Usage: 350743 = (164574 H, 186169 V) = (26.93% H, 17.01% V) = (2.962e+05um H, 3.351e+05um V)
[03/15 19:03:48     90] (I)       
[03/15 19:03:48     90] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.95% V. EstWL: 6.313374e+05um
[03/15 19:03:48     90] (I)       ============  Phase 1c Route ============
[03/15 19:03:48     90] (I)       Level2 Grid: 53 x 53
[03/15 19:03:48     90] (I)       Phase 1c runs 0.02 seconds
[03/15 19:03:48     90] (I)       Usage: 350754 = (164585 H, 186169 V) = (26.93% H, 17.01% V) = (2.963e+05um H, 3.351e+05um V)
[03/15 19:03:48     90] (I)       
[03/15 19:03:48     90] (I)       ============  Phase 1d Route ============
[03/15 19:03:48     90] (I)       Phase 1d runs 0.02 seconds
[03/15 19:03:48     90] (I)       Usage: 350824 = (164648 H, 186176 V) = (26.94% H, 17.02% V) = (2.964e+05um H, 3.351e+05um V)
[03/15 19:03:48     90] (I)       
[03/15 19:03:48     90] (I)       ============  Phase 1e Route ============
[03/15 19:03:48     90] (I)       Phase 1e runs 0.00 seconds
[03/15 19:03:48     90] (I)       Usage: 350824 = (164648 H, 186176 V) = (26.94% H, 17.02% V) = (2.964e+05um H, 3.351e+05um V)
[03/15 19:03:48     90] (I)       
[03/15 19:03:48     90] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.60% V. EstWL: 6.314832e+05um
[03/15 19:03:48     90] [NR-eagl] 
[03/15 19:03:48     90] (I)       ============  Phase 1l Route ============
[03/15 19:03:48     91] (I)       dpBasedLA: time=0.05  totalOF=3233  totalVia=161580  totalWL=350786  total(Via+WL)=512366 
[03/15 19:03:48     91] (I)       Total Global Routing Runtime: 0.32 seconds
[03/15 19:03:48     91] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.21% V
[03/15 19:03:48     91] [NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.25% V
[03/15 19:03:48     91] (I)       
[03/15 19:03:48     91] (I)       ============= track Assignment ============
[03/15 19:03:48     91] (I)       extract Global 3D Wires
[03/15 19:03:48     91] (I)       Extract Global WL : time=0.01
[03/15 19:03:48     91] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:03:48     91] (I)       Initialization real time=0.01 seconds
[03/15 19:03:48     91] (I)       Kernel real time=0.30 seconds
[03/15 19:03:48     91] (I)       End Greedy Track Assignment
[03/15 19:03:48     91] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82945
[03/15 19:03:48     91] [NR-eagl] Layer2(M2)(V) length: 2.322933e+05um, number of vias: 117017
[03/15 19:03:48     91] [NR-eagl] Layer3(M3)(H) length: 3.010543e+05um, number of vias: 8108
[03/15 19:03:48     91] [NR-eagl] Layer4(M4)(V) length: 1.136140e+05um, number of vias: 0
[03/15 19:03:48     91] [NR-eagl] Total length: 6.469616e+05um, number of vias: 208070
[03/15 19:03:48     91] [NR-eagl] End Peak syMemory usage = 1067.2 MB
[03/15 19:03:48     91] [NR-eagl] Early Global Router Kernel+IO runtime : 0.95 seconds
[03/15 19:03:48     91] **placeDesign ... cpu = 0: 1: 9, real = 0: 1: 9, mem = 1059.5M **
[03/15 19:03:48     91] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 19:03:48     91] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/15 19:03:48     91] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 19:03:48     91] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 19:03:48     91] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 19:03:48     91] -setupDynamicPowerViewAsDefaultView false
[03/15 19:03:48     91]                                            # bool, default=false, private
[03/15 19:03:48     91] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/15 19:03:48     91] #spOpts: N=65 
[03/15 19:03:48     91] Core basic site is core
[03/15 19:03:48     91] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:03:48     91] #spOpts: N=65 mergeVia=F 
[03/15 19:03:48     91] GigaOpt running with 1 threads.
[03/15 19:03:48     91] Info: 1 threads available for lower-level modules during optimization.
[03/15 19:03:48     91] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 19:03:48     91] 	Cell FILL1_LL, site bcore.
[03/15 19:03:48     91] 	Cell FILL_NW_HH, site bcore.
[03/15 19:03:48     91] 	Cell FILL_NW_LL, site bcore.
[03/15 19:03:48     91] 	Cell GFILL, site gacore.
[03/15 19:03:48     91] 	Cell GFILL10, site gacore.
[03/15 19:03:48     91] 	Cell GFILL2, site gacore.
[03/15 19:03:48     91] 	Cell GFILL3, site gacore.
[03/15 19:03:48     91] 	Cell GFILL4, site gacore.
[03/15 19:03:48     91] 	Cell LVLLHCD1, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHCD2, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHCD4, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHCD8, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHD1, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHD2, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHD4, site bcore.
[03/15 19:03:48     91] 	Cell LVLLHD8, site bcore.
[03/15 19:03:48     91] .
[03/15 19:03:49     91] Updating RC grid for preRoute extraction ...
[03/15 19:03:49     91] Initializing multi-corner capacitance tables ... 
[03/15 19:03:49     91] Initializing multi-corner resistance tables ...
[03/15 19:03:49     91] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/15 19:03:49     91] Type 'man IMPTS-403' for more detail.
[03/15 19:03:50     92] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/15 19:03:50     92] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1067.6M, totSessionCpu=0:01:33 **
[03/15 19:03:50     92] setTrialRouteMode -maxRouteLayer 4
[03/15 19:03:50     92] Added -handlePreroute to trialRouteMode
[03/15 19:03:50     92] *** optDesign -preCTS ***
[03/15 19:03:50     92] DRC Margin: user margin 0.0; extra margin 0.2
[03/15 19:03:50     92] Setup Target Slack: user slack 0; extra slack 0.1
[03/15 19:03:50     92] Hold Target Slack: user slack 0
[03/15 19:03:50     92] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 19:03:50     92] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 19:03:50     92] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 19:03:50     92] -setupDynamicPowerViewAsDefaultView false
[03/15 19:03:50     92]                                            # bool, default=false, private
[03/15 19:03:50     92] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/15 19:03:50     92] Type 'man IMPOPT-3195' for more detail.
[03/15 19:03:50     93] Start to check current routing status for nets...
[03/15 19:03:50     93] Using hname+ instead name for net compare
[03/15 19:03:50     93] All nets are already routed correctly.
[03/15 19:03:50     93] End to check current routing status for nets (mem=1067.6M)
[03/15 19:03:50     93] Extraction called for design 'core' of instances=21097 and nets=23469 using extraction engine 'preRoute' .
[03/15 19:03:50     93] PreRoute RC Extraction called for design core.
[03/15 19:03:50     93] RC Extraction called in multi-corner(2) mode.
[03/15 19:03:50     93] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:03:50     93] RCMode: PreRoute
[03/15 19:03:50     93]       RC Corner Indexes            0       1   
[03/15 19:03:50     93] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:03:50     93] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:03:50     93] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:03:50     93] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:03:50     93] Shrink Factor                : 1.00000
[03/15 19:03:50     93] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:03:50     93] Using capacitance table file ...
[03/15 19:03:50     93] Updating RC grid for preRoute extraction ...
[03/15 19:03:50     93] Initializing multi-corner capacitance tables ... 
[03/15 19:03:50     93] Initializing multi-corner resistance tables ...
[03/15 19:03:50     93] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1067.551M)
[03/15 19:03:50     93] ** Profile ** Start :  cpu=0:00:00.0, mem=1067.6M
[03/15 19:03:50     93] ** Profile ** Other data :  cpu=0:00:00.1, mem=1067.6M
[03/15 19:03:50     93] #################################################################################
[03/15 19:03:50     93] # Design Stage: PreRoute
[03/15 19:03:50     93] # Design Name: core
[03/15 19:03:50     93] # Design Mode: 65nm
[03/15 19:03:50     93] # Analysis Mode: MMMC Non-OCV 
[03/15 19:03:50     93] # Parasitics Mode: No SPEF/RCDB
[03/15 19:03:50     93] # Signoff Settings: SI Off 
[03/15 19:03:50     93] #################################################################################
[03/15 19:03:51     94] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:03:51     94] Calculate delays in BcWc mode...
[03/15 19:03:51     94] Topological Sorting (CPU = 0:00:00.0, MEM = 1093.1M, InitMEM = 1089.9M)
[03/15 19:03:54     97] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:03:54     97] End delay calculation. (MEM=1168.83 CPU=0:00:02.9 REAL=0:00:03.0)
[03/15 19:03:54     97] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1168.8M) ***
[03/15 19:03:55     97] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:01:38 mem=1168.8M)
[03/15 19:03:55     97] ** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1168.8M
[03/15 19:03:55     98] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1168.8M
[03/15 19:03:55     98] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.003 |
|           TNS (ns):|-19124.2 |
|    Violating Paths:|  7613   |
|          All Paths:|  9176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    197 (197)     |   -0.649   |    197 (197)     |
|   max_tran     |   213 (10249)    |  -12.957   |   213 (10249)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.262%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1168.8M
[03/15 19:03:55     98] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1115.7M, totSessionCpu=0:01:38 **
[03/15 19:03:55     98] ** INFO : this run is activating medium effort placeOptDesign flow
[03/15 19:03:55     98] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:03:55     98] #spOpts: N=65 mergeVia=F 
[03/15 19:03:55     98] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:03:55     98] #spOpts: N=65 mergeVia=F 
[03/15 19:03:55     98] *** Starting optimizing excluded clock nets MEM= 1118.7M) ***
[03/15 19:03:55     98] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1118.7M) ***
[03/15 19:03:55     98] 
[03/15 19:03:55     98] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Type 'man IMPOPT-3663' for more detail.
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Power view               = WC_VIEW
[03/15 19:03:55     98] Number of VT partitions  = 2
[03/15 19:03:55     98] Standard cells in design = 811
[03/15 19:03:55     98] Instances in design      = 21097
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Instance distribution across the VT partitions:
[03/15 19:03:55     98] 
[03/15 19:03:55     98]  LVT : inst = 6405 (30.4%), cells = 335 (41%)
[03/15 19:03:55     98]    Lib tcbn65gpluswc        : inst = 6405 (30.4%)
[03/15 19:03:55     98] 
[03/15 19:03:55     98]  HVT : inst = 14692 (69.6%), cells = 457 (56%)
[03/15 19:03:55     98]    Lib tcbn65gpluswc        : inst = 14692 (69.6%)
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Reporting took 0 sec
[03/15 19:03:55     98] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:03:55     98] optDesignOneStep: Leakage Power Flow
[03/15 19:03:55     98] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:03:55     98] Info: 1 clock net  excluded from IPO operation.
[03/15 19:03:55     98] Design State:
[03/15 19:03:55     98]     #signal nets       :  23344
[03/15 19:03:55     98]     #routed signal nets:  0
[03/15 19:03:55     98]     #clock nets        :  0
[03/15 19:03:55     98]     #routed clock nets :  0
[03/15 19:03:55     98] OptMgr: Begin leakage power optimization
[03/15 19:03:55     98] OptMgr: Number of active setup views: 1
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Power Net Detected:
[03/15 19:03:55     98]     Voltage	    Name
[03/15 19:03:55     98]     0.00V	    VSS
[03/15 19:03:55     98]     0.90V	    VDD
[03/15 19:03:55     98] 
[03/15 19:03:55     98] Begin Power Analysis
[03/15 19:03:55     98] 
[03/15 19:03:56     98]     0.00V	    VSS
[03/15 19:03:56     98]     0.90V	    VDD
[03/15 19:03:56     98] Begin Processing Timing Library for Power Calculation
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Begin Processing Timing Library for Power Calculation
[03/15 19:03:56     98] 
[03/15 19:03:56     98] 
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Begin Processing Power Net/Grid for Power Calculation
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.23MB/882.23MB)
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Begin Processing Timing Window Data for Power Calculation
[03/15 19:03:56     98] 
[03/15 19:03:56     98] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.36MB/882.36MB)
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Begin Processing User Attributes
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=882.39MB/882.39MB)
[03/15 19:03:56     98] 
[03/15 19:03:56     98] Begin Processing Signal Activity
[03/15 19:03:56     98] 
[03/15 19:03:56     99] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.36MB/883.36MB)
[03/15 19:03:56     99] 
[03/15 19:03:56     99] Begin Power Computation
[03/15 19:03:56     99] 
[03/15 19:03:56     99]       ----------------------------------------------------------
[03/15 19:03:56     99]       # of cell(s) missing both power/leakage table: 0
[03/15 19:03:56     99]       # of cell(s) missing power table: 0
[03/15 19:03:56     99]       # of cell(s) missing leakage table: 0
[03/15 19:03:56     99]       # of MSMV cell(s) missing power_level: 0
[03/15 19:03:56     99]       ----------------------------------------------------------
[03/15 19:03:56     99] 
[03/15 19:03:56     99] 
[03/15 19:03:57     99] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.52MB/883.52MB)
[03/15 19:03:57     99] 
[03/15 19:03:57     99] Begin Processing User Attributes
[03/15 19:03:57     99] 
[03/15 19:03:57     99] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.52MB/883.52MB)
[03/15 19:03:57     99] 
[03/15 19:03:57     99] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=883.55MB/883.55MB)
[03/15 19:03:57     99] 
[03/15 19:03:57    100] OptMgr: Optimization mode is pre-route
[03/15 19:03:57    100] OptMgr: current WNS: -11.103 ns
[03/15 19:03:57    100] OptMgr: Using aggressive mode for Force Mode
[03/15 19:03:57    100] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:03:57    100] #spOpts: N=65 mergeVia=F 
[03/15 19:03:58    100] 
[03/15 19:03:58    100] Design leakage power (state independent) = 0.879 mW
[03/15 19:03:58    100] Resizable instances =  21097 (100.0%), leakage = 0.879 mW (100.0%)
[03/15 19:03:58    100] Leakage power distribution among resizable instances:
[03/15 19:03:58    100]  Total LVT =   6405 (30.4%), lkg = 0.211 mW (24.0%)
[03/15 19:03:58    100]    -ve slk =   6394 (30.3%), lkg = 0.211 mW (24.0%)
[03/15 19:03:58    100]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 19:03:58    100]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 19:03:58    100]  Total HVT =  14692 (69.6%), lkg = 0.668 mW (76.0%)
[03/15 19:03:58    100]    -ve slk =  14521 (68.8%), lkg = 0.666 mW (75.8%)
[03/15 19:03:58    100] 
[03/15 19:03:58    100] OptMgr: Begin forced downsizing
[03/15 19:03:58    101] OptMgr: 6829 instances resized in force mode
[03/15 19:03:58    101] OptMgr: Updating timing
[03/15 19:03:59    101] #################################################################################
[03/15 19:03:59    101] # Design Stage: PreRoute
[03/15 19:03:59    101] # Design Name: core
[03/15 19:03:59    101] # Design Mode: 65nm
[03/15 19:03:59    101] # Analysis Mode: MMMC Non-OCV 
[03/15 19:03:59    101] # Parasitics Mode: No SPEF/RCDB
[03/15 19:03:59    101] # Signoff Settings: SI Off 
[03/15 19:03:59    101] #################################################################################
[03/15 19:03:59    102] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:03:59    102] Calculate delays in BcWc mode...
[03/15 19:03:59    102] Topological Sorting (CPU = 0:00:00.0, MEM = 1108.5M, InitMEM = 1105.3M)
[03/15 19:04:02    105] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:04:02    105] End delay calculation. (MEM=1182.19 CPU=0:00:03.0 REAL=0:00:03.0)
[03/15 19:04:02    105] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 1182.2M) ***
[03/15 19:04:03    106] OptMgr: Design WNS: -11.477 ns
[03/15 19:04:03    106] OptMgr: 2036 (30%) instances reverted to original cell
[03/15 19:04:03    106] OptMgr: Updating timing
[03/15 19:04:06    109] OptMgr: Design WNS: -11.182 ns
[03/15 19:04:06    109] 
[03/15 19:04:06    109] Design leakage power (state independent) = 0.821 mW
[03/15 19:04:06    109] Resizable instances =  21097 (100.0%), leakage = 0.821 mW (100.0%)
[03/15 19:04:06    109] Leakage power distribution among resizable instances:
[03/15 19:04:06    109]  Total LVT =   2551 (12.1%), lkg = 0.090 mW (10.9%)
[03/15 19:04:06    109]    -ve slk =   2549 (12.1%), lkg = 0.090 mW (10.9%)
[03/15 19:04:06    109]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 19:04:06    109]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/15 19:04:06    109]  Total HVT =  18546 (87.9%), lkg = 0.731 mW (89.1%)
[03/15 19:04:06    109]    -ve slk =  18385 (87.1%), lkg = 0.729 mW (88.9%)
[03/15 19:04:06    109] 
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Summary: cell sizing
[03/15 19:04:07    109] 
[03/15 19:04:07    109]  4793 instances changed cell type
[03/15 19:04:07    109] 
[03/15 19:04:07    109]                        UpSize    DownSize   SameSize   Total
[03/15 19:04:07    109]                        ------    --------   --------   -----
[03/15 19:04:07    109]     Sequential            0          0          0          0
[03/15 19:04:07    109]  Combinational            0          0       4793       4793
[03/15 19:04:07    109] 
[03/15 19:04:07    109]     8 instances changed cell type from        AN2D0   to    CKAN2D0
[03/15 19:04:07    109]     4 instances changed cell type from        AN2D1   to    CKAN2D0
[03/15 19:04:07    109]    27 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/15 19:04:07    109]   204 instances changed cell type from       AO21D1   to     AO21D0
[03/15 19:04:07    109]     5 instances changed cell type from      AOI21D1   to    AOI21D0
[03/15 19:04:07    109]     5 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/15 19:04:07    109]   132 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/15 19:04:07    109]   128 instances changed cell type from      CKND2D1   to    CKND2D0
[03/15 19:04:07    109]   225 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/15 19:04:07    109]     5 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/15 19:04:07    109]   112 instances changed cell type from       IND2D1   to     IND2D0
[03/15 19:04:07    109]   110 instances changed cell type from       INR2D1   to     INR2D0
[03/15 19:04:07    109]     8 instances changed cell type from       INR2D1   to    INR2XD0
[03/15 19:04:07    109]    25 instances changed cell type from       INR2D2   to    INR2XD1
[03/15 19:04:07    109]    24 instances changed cell type from      INR2XD0   to     INR2D0
[03/15 19:04:07    109]   217 instances changed cell type from        INVD1   to      CKND0
[03/15 19:04:07    109]     4 instances changed cell type from      IOA21D1   to    IOA21D0
[03/15 19:04:07    109]     7 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/15 19:04:07    109]    13 instances changed cell type from        ND2D0   to    CKND2D0
[03/15 19:04:07    109]   100 instances changed cell type from        ND2D1   to    CKND2D0
[03/15 19:04:07    109]    64 instances changed cell type from        ND2D2   to    CKND2D2
[03/15 19:04:07    109]    41 instances changed cell type from        ND2D3   to    CKND2D3
[03/15 19:04:07    109]    43 instances changed cell type from        ND2D4   to    CKND2D4
[03/15 19:04:07    109]     2 instances changed cell type from        ND2D8   to    CKND2D8
[03/15 19:04:07    109]     1 instances changed cell type from        ND3D1   to      ND3D0
[03/15 19:04:07    109]    22 instances changed cell type from        NR2D1   to      NR2D0
[03/15 19:04:07    109]     6 instances changed cell type from        NR2D1   to     NR2XD0
[03/15 19:04:07    109]    63 instances changed cell type from        NR2D2   to     NR2XD1
[03/15 19:04:07    109]     2 instances changed cell type from        NR2D4   to     NR2XD2
[03/15 19:04:07    109]    24 instances changed cell type from       NR2XD0   to      NR2D0
[03/15 19:04:07    109]     2 instances changed cell type from       OA21D1   to     OA21D0
[03/15 19:04:07    109]    26 instances changed cell type from      OAI21D1   to    OAI21D0
[03/15 19:04:07    109]  1112 instances changed cell type from      OAI22D1   to    OAI22D0
[03/15 19:04:07    109]     1 instances changed cell type from      OAI32D1   to    OAI32D0
[03/15 19:04:07    109]    28 instances changed cell type from        OR2D1   to      OR2D0
[03/15 19:04:07    109]     1 instances changed cell type from       OR2XD1   to      OR2D0
[03/15 19:04:07    109]     1 instances changed cell type from        OR4D1   to      OR4D0
[03/15 19:04:07    109]  1937 instances changed cell type from       XNR2D1   to     XNR2D0
[03/15 19:04:07    109]     3 instances changed cell type from       XNR3D1   to     XNR3D0
[03/15 19:04:07    109]    51 instances changed cell type from       XOR3D1   to     XOR3D0
[03/15 19:04:07    109]   checkSum: 4793
[03/15 19:04:07    109] 
[03/15 19:04:07    109] 
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Power Analysis
[03/15 19:04:07    109] 
[03/15 19:04:07    109]     0.00V	    VSS
[03/15 19:04:07    109]     0.90V	    VDD
[03/15 19:04:07    109] Begin Processing Timing Library for Power Calculation
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Processing Timing Library for Power Calculation
[03/15 19:04:07    109] 
[03/15 19:04:07    109] 
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Processing Power Net/Grid for Power Calculation
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.03MB/910.03MB)
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Processing Timing Window Data for Power Calculation
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.03MB/910.03MB)
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Processing User Attributes
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.03MB/910.03MB)
[03/15 19:04:07    109] 
[03/15 19:04:07    109] Begin Processing Signal Activity
[03/15 19:04:07    109] 
[03/15 19:04:08    111] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=910.04MB/910.04MB)
[03/15 19:04:08    111] 
[03/15 19:04:08    111] Begin Power Computation
[03/15 19:04:08    111] 
[03/15 19:04:08    111]       ----------------------------------------------------------
[03/15 19:04:08    111]       # of cell(s) missing both power/leakage table: 0
[03/15 19:04:08    111]       # of cell(s) missing power table: 0
[03/15 19:04:08    111]       # of cell(s) missing leakage table: 0
[03/15 19:04:08    111]       # of MSMV cell(s) missing power_level: 0
[03/15 19:04:08    111]       ----------------------------------------------------------
[03/15 19:04:08    111] 
[03/15 19:04:08    111] 
[03/15 19:04:08    111] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.04MB/910.04MB)
[03/15 19:04:08    111] 
[03/15 19:04:08    111] Begin Processing User Attributes
[03/15 19:04:08    111] 
[03/15 19:04:08    111] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.04MB/910.04MB)
[03/15 19:04:08    111] 
[03/15 19:04:08    111] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total)=910.04MB/910.04MB)
[03/15 19:04:08    111] 
[03/15 19:04:09    111] OptMgr: Leakage power optimization took: 13 seconds
[03/15 19:04:09    111] OptMgr: End leakage power optimization
[03/15 19:04:09    111] The useful skew maximum allowed delay is: 0.2
[03/15 19:04:09    111] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:09    111] optDesignOneStep: Leakage Power Flow
[03/15 19:04:09    111] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:09    111] Info: 1 clock net  excluded from IPO operation.
[03/15 19:04:10    112] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:04:10    112] #spOpts: N=65 
[03/15 19:04:10    113] *info: There are 18 candidate Buffer cells
[03/15 19:04:10    113] *info: There are 18 candidate Inverter cells
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Netlist preparation processing... 
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Constant propagation run...
[03/15 19:04:11    114] CPU of constant propagation run : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Dangling output instance removal run...
[03/15 19:04:11    114] CPU of dangling output instance removal run : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Dont care observability instance removal run...
[03/15 19:04:11    114] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Removed instances... 
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Replaced instances... 
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Removed 0 instance
[03/15 19:04:11    114] 	CPU for removing db instances : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] CPU of: netlist preparation :0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] 
[03/15 19:04:11    114] Mark undriven nets with IPOIgnored run...
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
[03/15 19:04:11    114] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/15 19:04:11    114] To increase the message display limit, refer to the product command reference manual.
[03/15 19:04:11    114] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1258.1M)
[03/15 19:04:11    114] *info: Marking 0 isolation instances dont touch
[03/15 19:04:11    114] *info: Marking 0 level shifter instances dont touch
[03/15 19:04:11    114] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:04:11    114] #spOpts: N=65 mergeVia=F 
[03/15 19:04:12    114] 
[03/15 19:04:12    114] Completed downsize cell map
[03/15 19:04:15    117] Forced downsizing resized 864 out of 21097 instances
[03/15 19:04:15    117]      #inst not ok to resize: 0
[03/15 19:04:15    117]      #inst with no smaller cells: 15817
[03/15 19:04:15    117] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:15    117] optDesignOneStep: Leakage Power Flow
[03/15 19:04:15    117] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:15    117] Info: 1 clock net  excluded from IPO operation.
[03/15 19:04:15    117] Begin: Area Reclaim Optimization
[03/15 19:04:16    118] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:04:16    118] #spOpts: N=65 mergeVia=F 
[03/15 19:04:16    119] Reclaim Optimization WNS Slack -17.194  TNS Slack -35167.834 Density 48.60
[03/15 19:04:16    119] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:16    119] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/15 19:04:16    119] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:16    119] |    48.60%|        -| -17.194|-35167.834|   0:00:00.0| 1355.7M|
[03/15 19:04:17    119] |    48.60%|        0| -17.194|-35167.836|   0:00:01.0| 1355.7M|
[03/15 19:04:17    120] |    48.60%|        0| -17.194|-35167.836|   0:00:00.0| 1355.7M|
[03/15 19:04:21    123] |    48.30%|      520| -17.194|-35098.230|   0:00:04.0| 1355.7M|
[03/15 19:04:21    123] |    48.30%|        1| -17.194|-35098.230|   0:00:00.0| 1355.7M|
[03/15 19:04:21    124] |    48.30%|        0| -17.194|-35098.230|   0:00:00.0| 1355.7M|
[03/15 19:04:21    124] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:21    124] Reclaim Optimization End WNS Slack -17.194  TNS Slack -35098.231 Density 48.30
[03/15 19:04:21    124] 
[03/15 19:04:21    124] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 466 **
[03/15 19:04:21    124] --------------------------------------------------------------
[03/15 19:04:21    124] |                                   | Total     | Sequential |
[03/15 19:04:21    124] --------------------------------------------------------------
[03/15 19:04:21    124] | Num insts resized                 |     466  |       0    |
[03/15 19:04:21    124] | Num insts undone                  |      55  |       0    |
[03/15 19:04:21    124] | Num insts Downsized               |     466  |       0    |
[03/15 19:04:21    124] | Num insts Samesized               |       0  |       0    |
[03/15 19:04:21    124] | Num insts Upsized                 |       0  |       0    |
[03/15 19:04:21    124] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 19:04:21    124] --------------------------------------------------------------
[03/15 19:04:21    124] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:06.0) **
[03/15 19:04:21    124] Executing incremental physical updates
[03/15 19:04:21    124] Executing incremental physical updates
[03/15 19:04:21    124] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1194.85M, totSessionCpu=0:02:04).
[03/15 19:04:22    124] Leakage Power Opt: re-selecting buf/inv list 
[03/15 19:04:22    124] Summary for sequential cells idenfication: 
[03/15 19:04:22    124] Identified SBFF number: 199
[03/15 19:04:22    124] Identified MBFF number: 0
[03/15 19:04:22    124] Not identified SBFF number: 0
[03/15 19:04:22    124] Not identified MBFF number: 0
[03/15 19:04:22    124] Number of sequential cells which are not FFs: 104
[03/15 19:04:22    124] 
[03/15 19:04:22    124] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:22    124] optDesignOneStep: Leakage Power Flow
[03/15 19:04:22    124] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:22    124] Begin: GigaOpt high fanout net optimization
[03/15 19:04:22    124] Info: 1 clock net  excluded from IPO operation.
[03/15 19:04:22    124] Summary for sequential cells idenfication: 
[03/15 19:04:22    124] Identified SBFF number: 199
[03/15 19:04:22    124] Identified MBFF number: 0
[03/15 19:04:22    124] Not identified SBFF number: 0
[03/15 19:04:22    124] Not identified MBFF number: 0
[03/15 19:04:22    124] Number of sequential cells which are not FFs: 104
[03/15 19:04:22    124] 
[03/15 19:04:22    124] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:04:22    124] #spOpts: N=65 
[03/15 19:04:26    128] DEBUG: @coeDRVCandCache::init.
[03/15 19:04:26    128] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:26    128] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/15 19:04:26    128] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:26    128] |    48.30%|        -| -17.194|-35098.231|   0:00:00.0| 1328.4M|
[03/15 19:04:26    128] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:04:26    128] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:04:26    128] |    48.30%|        -| -17.194|-35098.231|   0:00:00.0| 1328.4M|
[03/15 19:04:26    128] +----------+---------+--------+----------+------------+--------+
[03/15 19:04:26    128] 
[03/15 19:04:26    128] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1328.4M) ***
[03/15 19:04:26    128] DEBUG: @coeDRVCandCache::cleanup.
[03/15 19:04:26    128] End: GigaOpt high fanout net optimization
[03/15 19:04:26    128] Begin: GigaOpt DRV Optimization
[03/15 19:04:26    128] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/15 19:04:26    128] Info: 1 clock net  excluded from IPO operation.
[03/15 19:04:26    128] PhyDesignGrid: maxLocalDensity 3.00
[03/15 19:04:26    128] #spOpts: N=65 mergeVia=F 
[03/15 19:04:28    130] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:04:28    130] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 19:04:28    130] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:04:28    130] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 19:04:28    130] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:04:28    130] DEBUG: @coeDRVCandCache::init.
[03/15 19:04:28    130] Info: violation cost 131967.562500 (cap = 819.373108, tran = 131126.187500, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[03/15 19:04:28    130] |   400   | 12275   |   360   |    360  |     0   |     0   |     0   |     0   | -17.19 |          0|          0|          0|  48.30  |            |           |
[03/15 19:04:38    140] Info: violation cost 12.818870 (cap = 0.000000, tran = 12.818870, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:04:38    140] |    19   |  1056   |     0   |      0  |     0   |     0   |     0   |     0   | -2.39 |        169|          0|        343|  48.55  |   0:00:10.0|    1349.7M|
[03/15 19:04:39    141] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:04:39    141] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.39 |          1|          0|         18|  48.55  |   0:00:01.0|    1349.7M|
[03/15 19:04:39    141] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:04:39    141] 
[03/15 19:04:39    141] *** Finish DRV Fixing (cpu=0:00:10.7 real=0:00:11.0 mem=1349.7M) ***
[03/15 19:04:39    141] 
[03/15 19:04:39    141] DEBUG: @coeDRVCandCache::cleanup.
[03/15 19:04:39    141] End: GigaOpt DRV Optimization
[03/15 19:04:39    141] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/15 19:04:39    141] Leakage Power Opt: resetting the buf/inv selection
[03/15 19:04:39    141] **optDesign ... cpu = 0:00:48, real = 0:00:49, mem = 1200.8M, totSessionCpu=0:02:21 **
[03/15 19:04:39    141] Leakage Power Opt: re-selecting buf/inv list 
[03/15 19:04:39    141] Summary for sequential cells idenfication: 
[03/15 19:04:39    141] Identified SBFF number: 199
[03/15 19:04:39    141] Identified MBFF number: 0
[03/15 19:04:39    141] Not identified SBFF number: 0
[03/15 19:04:39    141] Not identified MBFF number: 0
[03/15 19:04:39    141] Number of sequential cells which are not FFs: 104
[03/15 19:04:39    141] 
[03/15 19:04:39    141] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:39    141] optDesignOneStep: Leakage Power Flow
[03/15 19:04:39    141] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:04:39    141] Begin: GigaOpt Global Optimization
[03/15 19:04:39    141] *info: use new DP (enabled)
[03/15 19:04:39    141] Info: 1 clock net  excluded from IPO operation.
[03/15 19:04:39    141] PhyDesignGrid: maxLocalDensity 1.20
[03/15 19:04:39    141] #spOpts: N=65 mergeVia=F 
[03/15 19:04:39    141] Summary for sequential cells idenfication: 
[03/15 19:04:39    141] Identified SBFF number: 199
[03/15 19:04:39    141] Identified MBFF number: 0
[03/15 19:04:39    141] Not identified SBFF number: 0
[03/15 19:04:39    141] Not identified MBFF number: 0
[03/15 19:04:39    141] Number of sequential cells which are not FFs: 104
[03/15 19:04:39    141] 
[03/15 19:04:42    144] *info: 1 clock net excluded
[03/15 19:04:42    144] *info: 2 special nets excluded.
[03/15 19:04:42    144] *info: 149 no-driver nets excluded.
[03/15 19:04:46    148] ** GigaOpt Global Opt WNS Slack -2.391  TNS Slack -4731.226 
[03/15 19:04:46    148] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:04:46    148] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:04:46    148] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:04:46    148] |  -2.391|-4731.226|    48.55%|   0:00:00.0| 1344.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
[03/15 19:05:04    165] |  -2.260|-3385.177|    48.76%|   0:00:18.0| 1414.3M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
[03/15 19:05:16    177] |  -2.233|-2747.413|    49.20%|   0:00:12.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 19:05:18    179] |  -2.233|-2747.413|    49.20%|   0:00:02.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/15 19:05:53    214] |  -1.680|-1758.463|    49.88%|   0:00:35.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_/D   |
[03/15 19:06:04    225] |  -1.685|-1673.247|    50.09%|   0:00:11.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 19:06:09    230] |  -1.685|-1657.019|    50.23%|   0:00:05.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 19:06:10    231] |  -1.685|-1657.019|    50.23%|   0:00:01.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 19:06:24    244] |  -1.547|-1532.747|    50.67%|   0:00:14.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 19:06:30    251] |  -1.547|-1529.391|    50.71%|   0:00:06.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/15 19:06:33    254] |  -1.545|-1525.658|    50.75%|   0:00:03.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:34    255] |  -1.545|-1525.658|    50.75%|   0:00:01.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:40    261] |  -1.483|-1488.747|    51.07%|   0:00:06.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:44    265] |  -1.482|-1488.990|    51.09%|   0:00:04.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:46    267] |  -1.482|-1487.353|    51.10%|   0:00:02.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:47    268] |  -1.482|-1487.353|    51.10%|   0:00:01.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:51    272] |  -1.475|-1481.714|    51.22%|   0:00:04.0| 1433.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:06:51    272] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:06:51    272] 
[03/15 19:06:51    272] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:04 real=0:02:05 mem=1433.4M) ***
[03/15 19:06:51    272] 
[03/15 19:06:51    272] *** Finish pre-CTS Setup Fixing (cpu=0:02:04 real=0:02:05 mem=1433.4M) ***
[03/15 19:06:51    272] ** GigaOpt Global Opt End WNS Slack -1.475  TNS Slack -1481.715 
[03/15 19:06:51    272] End: GigaOpt Global Optimization
[03/15 19:06:51    272] Leakage Power Opt: resetting the buf/inv selection
[03/15 19:06:51    272] 
[03/15 19:06:51    272] Active setup views:
[03/15 19:06:51    272]  WC_VIEW
[03/15 19:06:51    272]   Dominating endpoints: 0
[03/15 19:06:51    272]   Dominating TNS: -0.000
[03/15 19:06:51    272] 
[03/15 19:06:51    272] *** Timing NOT met, worst failing slack is -1.475
[03/15 19:06:51    272] *** Check timing (0:00:00.0)
[03/15 19:06:51    272] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:06:51    272] optDesignOneStep: Leakage Power Flow
[03/15 19:06:51    272] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:06:51    272] Info: 1 clock net  excluded from IPO operation.
[03/15 19:06:51    272] Begin: Area Reclaim Optimization
[03/15 19:06:52    273] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:06:52    273] #spOpts: N=65 mergeVia=F 
[03/15 19:06:53    273] Reclaim Optimization WNS Slack -1.475  TNS Slack -1481.715 Density 51.22
[03/15 19:06:53    273] +----------+---------+--------+---------+------------+--------+
[03/15 19:06:53    273] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 19:06:53    273] +----------+---------+--------+---------+------------+--------+
[03/15 19:06:53    273] |    51.22%|        -|  -1.475|-1481.715|   0:00:00.0| 1397.4M|
[03/15 19:06:55    276] |    51.20%|       37|  -1.475|-1481.451|   0:00:02.0| 1397.4M|
[03/15 19:06:56    276] |    51.20%|        1|  -1.475|-1481.454|   0:00:01.0| 1397.4M|
[03/15 19:06:56    276] |    51.20%|        0|  -1.475|-1481.454|   0:00:00.0| 1397.4M|
[03/15 19:06:57    278] |    51.17%|       24|  -1.475|-1481.205|   0:00:01.0| 1397.4M|
[03/15 19:07:03    283] |    50.82%|      797|  -1.458|-1480.267|   0:00:06.0| 1397.4M|
[03/15 19:07:03    284] |    50.80%|       45|  -1.458|-1480.260|   0:00:00.0| 1397.4M|
[03/15 19:07:03    284] |    50.80%|        4|  -1.458|-1480.260|   0:00:00.0| 1397.4M|
[03/15 19:07:04    284] |    50.80%|        0|  -1.458|-1480.260|   0:00:01.0| 1397.4M|
[03/15 19:07:04    284] +----------+---------+--------+---------+------------+--------+
[03/15 19:07:04    284] Reclaim Optimization End WNS Slack -1.458  TNS Slack -1480.260 Density 50.80
[03/15 19:07:04    284] 
[03/15 19:07:04    284] ** Summary: Restruct = 38 Buffer Deletion = 22 Declone = 5 Resize = 782 **
[03/15 19:07:04    284] --------------------------------------------------------------
[03/15 19:07:04    284] |                                   | Total     | Sequential |
[03/15 19:07:04    284] --------------------------------------------------------------
[03/15 19:07:04    284] | Num insts resized                 |     736  |       0    |
[03/15 19:07:04    284] | Num insts undone                  |      64  |       0    |
[03/15 19:07:04    284] | Num insts Downsized               |     736  |       0    |
[03/15 19:07:04    284] | Num insts Samesized               |       0  |       0    |
[03/15 19:07:04    284] | Num insts Upsized                 |       0  |       0    |
[03/15 19:07:04    284] | Num multiple commits+uncommits    |      46  |       -    |
[03/15 19:07:04    284] --------------------------------------------------------------
[03/15 19:07:04    284] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.1) (real = 0:00:13.0) **
[03/15 19:07:04    284] Executing incremental physical updates
[03/15 19:07:04    284] Executing incremental physical updates
[03/15 19:07:04    284] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1248.55M, totSessionCpu=0:04:45).
[03/15 19:07:04    285] setup target slack: 0.1
[03/15 19:07:04    285] extra slack: 0.1
[03/15 19:07:04    285] std delay: 0.0142
[03/15 19:07:04    285] real setup target slack: 0.0142
[03/15 19:07:04    285] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:07:04    285] #spOpts: N=65 
[03/15 19:07:04    285] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/15 19:07:04    285] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:07:04    285] [NR-eagl] Started earlyGlobalRoute kernel
[03/15 19:07:04    285] [NR-eagl] Initial Peak syMemory usage = 1248.6 MB
[03/15 19:07:04    285] (I)       Reading DB...
[03/15 19:07:04    285] (I)       congestionReportName   : 
[03/15 19:07:04    285] (I)       buildTerm2TermWires    : 0
[03/15 19:07:04    285] (I)       doTrackAssignment      : 1
[03/15 19:07:04    285] (I)       dumpBookshelfFiles     : 0
[03/15 19:07:04    285] (I)       numThreads             : 1
[03/15 19:07:04    285] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:07:04    285] (I)       honorPin               : false
[03/15 19:07:04    285] (I)       honorPinGuide          : true
[03/15 19:07:04    285] (I)       honorPartition         : false
[03/15 19:07:04    285] (I)       allowPartitionCrossover: false
[03/15 19:07:04    285] (I)       honorSingleEntry       : true
[03/15 19:07:04    285] (I)       honorSingleEntryStrong : true
[03/15 19:07:04    285] (I)       handleViaSpacingRule   : false
[03/15 19:07:04    285] (I)       PDConstraint           : none
[03/15 19:07:04    285] (I)       expBetterNDRHandling   : false
[03/15 19:07:04    285] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:07:04    285] (I)       routingEffortLevel     : 3
[03/15 19:07:04    285] [NR-eagl] minRouteLayer          : 2
[03/15 19:07:04    285] [NR-eagl] maxRouteLayer          : 4
[03/15 19:07:04    285] (I)       numRowsPerGCell        : 1
[03/15 19:07:04    285] (I)       speedUpLargeDesign     : 0
[03/15 19:07:04    285] (I)       speedUpBlkViolationClean: 0
[03/15 19:07:04    285] (I)       multiThreadingTA       : 0
[03/15 19:07:04    285] (I)       blockedPinEscape       : 1
[03/15 19:07:04    285] (I)       blkAwareLayerSwitching : 0
[03/15 19:07:04    285] (I)       betterClockWireModeling: 1
[03/15 19:07:04    285] (I)       punchThroughDistance   : 500.00
[03/15 19:07:04    285] (I)       scenicBound            : 1.15
[03/15 19:07:04    285] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:07:04    285] (I)       source-to-sink ratio   : 0.00
[03/15 19:07:04    285] (I)       targetCongestionRatioH : 1.00
[03/15 19:07:04    285] (I)       targetCongestionRatioV : 1.00
[03/15 19:07:04    285] (I)       layerCongestionRatio   : 0.70
[03/15 19:07:04    285] (I)       m1CongestionRatio      : 0.10
[03/15 19:07:04    285] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:07:04    285] (I)       localRouteEffort       : 1.00
[03/15 19:07:04    285] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:07:04    285] (I)       supplyScaleFactorH     : 1.00
[03/15 19:07:04    285] (I)       supplyScaleFactorV     : 1.00
[03/15 19:07:04    285] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:07:04    285] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:07:04    285] (I)       blockTrack             : 
[03/15 19:07:04    285] (I)       readTROption           : true
[03/15 19:07:04    285] (I)       extraSpacingBothSide   : false
[03/15 19:07:04    285] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:07:04    285] (I)       routeSelectedNetsOnly  : false
[03/15 19:07:04    285] (I)       before initializing RouteDB syMemory usage = 1269.2 MB
[03/15 19:07:04    285] (I)       starting read tracks
[03/15 19:07:04    285] (I)       build grid graph
[03/15 19:07:04    285] (I)       build grid graph start
[03/15 19:07:04    285] [NR-eagl] Layer1 has no routable track
[03/15 19:07:04    285] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:07:04    285] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:07:04    285] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:07:04    285] (I)       build grid graph end
[03/15 19:07:04    285] (I)       Layer1   numNetMinLayer=24167
[03/15 19:07:04    285] (I)       Layer2   numNetMinLayer=0
[03/15 19:07:04    285] (I)       Layer3   numNetMinLayer=0
[03/15 19:07:04    285] (I)       Layer4   numNetMinLayer=0
[03/15 19:07:04    285] (I)       numViaLayers=3
[03/15 19:07:04    285] (I)       end build via table
[03/15 19:07:04    285] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:07:04    285] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:07:04    285] (I)       readDataFromPlaceDB
[03/15 19:07:04    285] (I)       Read net information..
[03/15 19:07:04    285] [NR-eagl] Read numTotalNets=24167  numIgnoredNets=1
[03/15 19:07:04    285] (I)       Read testcase time = 0.010 seconds
[03/15 19:07:04    285] 
[03/15 19:07:04    285] (I)       totalPins=84882  totalGlobalPin=80827 (95.22%)
[03/15 19:07:04    285] (I)       Model blockage into capacity
[03/15 19:07:04    285] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:07:04    285] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:07:04    285] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:07:04    285] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:07:04    285] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:07:04    285] (I)       Modeling time = 0.020 seconds
[03/15 19:07:04    285] 
[03/15 19:07:04    285] (I)       Number of ignored nets = 1
[03/15 19:07:04    285] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:07:04    285] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:07:04    285] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:07:04    285] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/15 19:07:04    285] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:07:04    285] (I)       Before initializing earlyGlobalRoute syMemory usage = 1269.2 MB
[03/15 19:07:04    285] (I)       Layer1  viaCost=300.00
[03/15 19:07:04    285] (I)       Layer2  viaCost=100.00
[03/15 19:07:04    285] (I)       Layer3  viaCost=100.00
[03/15 19:07:04    285] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:07:04    285] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:07:04    285] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:07:04    285] (I)       Site Width          :   400  (dbu)
[03/15 19:07:04    285] (I)       Row Height          :  3600  (dbu)
[03/15 19:07:04    285] (I)       GCell Width         :  3600  (dbu)
[03/15 19:07:04    285] (I)       GCell Height        :  3600  (dbu)
[03/15 19:07:04    285] (I)       grid                :   265   265     4
[03/15 19:07:04    285] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:07:04    285] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:07:04    285] (I)       Default wire width  :   180   200   200   200
[03/15 19:07:04    285] (I)       Default wire space  :   180   200   200   200
[03/15 19:07:04    285] (I)       Default pitch size  :   360   400   400   400
[03/15 19:07:04    285] (I)       First Track Coord   :     0   200   400   200
[03/15 19:07:04    285] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:07:04    285] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:07:04    285] (I)       Num of masks        :     1     1     1     1
[03/15 19:07:04    285] (I)       --------------------------------------------------------
[03/15 19:07:04    285] 
[03/15 19:07:04    285] [NR-eagl] ============ Routing rule table ============
[03/15 19:07:04    285] [NR-eagl] Rule id 0. Nets 24166 
[03/15 19:07:04    285] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:07:04    285] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:07:04    285] [NR-eagl] ========================================
[03/15 19:07:04    285] [NR-eagl] 
[03/15 19:07:04    285] (I)       After initializing earlyGlobalRoute syMemory usage = 1272.0 MB
[03/15 19:07:04    285] (I)       Loading and dumping file time : 0.20 seconds
[03/15 19:07:04    285] (I)       ============= Initialization =============
[03/15 19:07:04    285] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:07:04    285] [NR-eagl] Layer group 1: route 24166 net(s) in layer range [2, 4]
[03/15 19:07:04    285] (I)       ============  Phase 1a Route ============
[03/15 19:07:04    285] (I)       Phase 1a runs 0.09 seconds
[03/15 19:07:04    285] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/15 19:07:04    285] (I)       Usage: 354121 = (168438 H, 185683 V) = (27.56% H, 16.97% V) = (3.032e+05um H, 3.342e+05um V)
[03/15 19:07:04    285] (I)       
[03/15 19:07:04    285] (I)       ============  Phase 1b Route ============
[03/15 19:07:04    285] (I)       Phase 1b runs 0.03 seconds
[03/15 19:07:04    285] (I)       Usage: 354483 = (168696 H, 185787 V) = (27.61% H, 16.98% V) = (3.037e+05um H, 3.344e+05um V)
[03/15 19:07:04    285] (I)       
[03/15 19:07:04    285] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.95% V. EstWL: 6.380694e+05um
[03/15 19:07:04    285] (I)       ============  Phase 1c Route ============
[03/15 19:07:04    285] (I)       Level2 Grid: 53 x 53
[03/15 19:07:04    285] (I)       Phase 1c runs 0.01 seconds
[03/15 19:07:04    285] (I)       Usage: 354494 = (168707 H, 185787 V) = (27.61% H, 16.98% V) = (3.037e+05um H, 3.344e+05um V)
[03/15 19:07:04    285] (I)       
[03/15 19:07:04    285] (I)       ============  Phase 1d Route ============
[03/15 19:07:04    285] (I)       Phase 1d runs 0.02 seconds
[03/15 19:07:04    285] (I)       Usage: 354557 = (168760 H, 185797 V) = (27.62% H, 16.98% V) = (3.038e+05um H, 3.344e+05um V)
[03/15 19:07:04    285] (I)       
[03/15 19:07:04    285] (I)       ============  Phase 1e Route ============
[03/15 19:07:04    285] (I)       Phase 1e runs 0.01 seconds
[03/15 19:07:04    285] (I)       Usage: 354557 = (168760 H, 185797 V) = (27.62% H, 16.98% V) = (3.038e+05um H, 3.344e+05um V)
[03/15 19:07:04    285] (I)       
[03/15 19:07:04    285] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.65% V. EstWL: 6.382026e+05um
[03/15 19:07:04    285] [NR-eagl] 
[03/15 19:07:04    285] (I)       ============  Phase 1l Route ============
[03/15 19:07:05    285] (I)       dpBasedLA: time=0.06  totalOF=3567  totalVia=164036  totalWL=354532  total(Via+WL)=518568 
[03/15 19:07:05    285] (I)       Total Global Routing Runtime: 0.33 seconds
[03/15 19:07:05    285] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.26% V
[03/15 19:07:05    285] [NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.32% V
[03/15 19:07:05    285] (I)       
[03/15 19:07:05    285] [NR-eagl] End Peak syMemory usage = 1272.0 MB
[03/15 19:07:05    285] [NR-eagl] Early Global Router Kernel+IO runtime : 0.55 seconds
[03/15 19:07:05    285] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 19:07:05    285] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:07:05    285] 
[03/15 19:07:05    285] ** np local hotspot detection info verbose **
[03/15 19:07:05    285] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:07:05    285] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:07:05    285] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:07:05    285] 
[03/15 19:07:05    285] #spOpts: N=65 
[03/15 19:07:05    285] Apply auto density screen in post-place stage.
[03/15 19:07:05    285] Auto density screen increases utilization from 0.508 to 0.508
[03/15 19:07:05    285] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1272.0M
[03/15 19:07:05    285] *** Starting refinePlace (0:04:46 mem=1272.0M) ***
[03/15 19:07:05    285] Total net bbox length = 5.350e+05 (2.495e+05 2.855e+05) (ext = 3.075e+04)
[03/15 19:07:05    285] default core: bins with density >  0.75 = 8.28 % ( 56 / 676 )
[03/15 19:07:05    285] Density distribution unevenness ratio = 13.160%
[03/15 19:07:05    285] RPlace IncrNP: Rollback Lev = -5
[03/15 19:07:05    285] RPlace: Density =1.023333, incremental np is triggered.
[03/15 19:07:05    285] incr SKP is on..., with optDC mode
[03/15 19:07:05    285] tdgpInitIgnoreNetLoadFix on 
[03/15 19:07:06    287] (cpu=0:00:01.2 mem=1272.0M) ***
[03/15 19:07:06    287] *** Build Virtual Sizing Timing Model
[03/15 19:07:06    287] (cpu=0:00:01.5 mem=1272.0M) ***
[03/15 19:07:10    289] Congestion driven padding in post-place stage.
[03/15 19:07:10    289] Congestion driven padding increases utilization from 0.798 to 0.800
[03/15 19:07:10    289] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1318.1M
[03/15 19:08:40    380] default core: bins with density >  0.75 = 2.81 % ( 19 / 676 )
[03/15 19:08:40    380] Density distribution unevenness ratio = 11.967%
[03/15 19:08:40    380] RPlace postIncrNP: Density = 1.023333 -> 0.812222.
[03/15 19:08:40    380] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:08:40    380] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 19:08:40    380] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 19:08:40    380] [1.00 - 1.05] :	 5 (0.74%) -> 0 (0.00%)
[03/15 19:08:40    380] [0.95 - 1.00] :	 3 (0.44%) -> 0 (0.00%)
[03/15 19:08:40    380] [0.90 - 0.95] :	 8 (1.18%) -> 0 (0.00%)
[03/15 19:08:40    380] [0.85 - 0.90] :	 5 (0.74%) -> 0 (0.00%)
[03/15 19:08:40    380] [0.80 - 0.85] :	 13 (1.92%) -> 3 (0.44%)
[03/15 19:08:40    380] [CPU] RefinePlace/IncrNP (cpu=0:01:35, real=0:01:35, mem=1412.0MB) @(0:04:46 - 0:06:21).
[03/15 19:08:40    380] Move report: incrNP moves 21940 insts, mean move: 21.75 um, max move: 136.80 um
[03/15 19:08:40    380] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/U9): (98.80, 148.60) --> (140.20, 244.00)
[03/15 19:08:40    380] Move report: Timing Driven Placement moves 21940 insts, mean move: 21.75 um, max move: 136.80 um
[03/15 19:08:40    380] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/U9): (98.80, 148.60) --> (140.20, 244.00)
[03/15 19:08:40    380] 	Runtime: CPU: 0:01:35 REAL: 0:01:35 MEM: 1412.0MB
[03/15 19:08:40    380] Starting refinePlace ...
[03/15 19:08:41    380] default core: bins with density >  0.75 = 2.51 % ( 17 / 676 )
[03/15 19:08:41    380] Density distribution unevenness ratio = 11.688%
[03/15 19:08:41    381]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:08:41    381] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1412.0MB) @(0:06:21 - 0:06:21).
[03/15 19:08:41    381] Move report: preRPlace moves 1647 insts, mean move: 0.44 um, max move: 3.80 um
[03/15 19:08:41    381] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1188): (302.00, 458.20) --> (300.00, 456.40)
[03/15 19:08:41    381] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 19:08:41    381] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:08:41    381] Placement tweakage begins.
[03/15 19:08:41    381] wire length = 6.083e+05
[03/15 19:08:43    383] wire length = 5.780e+05
[03/15 19:08:43    383] Placement tweakage ends.
[03/15 19:08:43    383] Move report: tweak moves 1793 insts, mean move: 3.14 um, max move: 28.00 um
[03/15 19:08:43    383] 	Max move on inst (mac_array_instance/FE_OFC1349_q_temp_237_): (250.20, 384.40) --> (278.20, 384.40)
[03/15 19:08:43    383] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1401.7MB) @(0:06:21 - 0:06:23).
[03/15 19:08:43    383] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:08:43    383] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1401.7MB) @(0:06:23 - 0:06:23).
[03/15 19:08:43    383] Move report: Detail placement moves 3162 insts, mean move: 1.96 um, max move: 28.00 um
[03/15 19:08:43    383] 	Max move on inst (mac_array_instance/FE_OFC1349_q_temp_237_): (250.20, 384.40) --> (278.20, 384.40)
[03/15 19:08:43    383] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1401.7MB
[03/15 19:08:43    383] Statistics of distance of Instance movement in refine placement:
[03/15 19:08:43    383]   maximum (X+Y) =       136.80 um
[03/15 19:08:43    383]   inst (mac_array_instance/col_idx_3__mac_col_inst/U9) with max move: (98.8, 148.6) -> (140.2, 244)
[03/15 19:08:43    383]   mean    (X+Y) =        21.77 um
[03/15 19:08:43    383] Total instances flipped for WireLenOpt: 1426
[03/15 19:08:43    383] Total instances flipped, including legalization: 1
[03/15 19:08:43    383] Summary Report:
[03/15 19:08:43    383] Instances move: 21942 (out of 21946 movable)
[03/15 19:08:43    383] Mean displacement: 21.77 um
[03/15 19:08:43    383] Max displacement: 136.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/U9) (98.8, 148.6) -> (140.2, 244)
[03/15 19:08:43    383] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/15 19:08:43    383] Total instances moved : 21942
[03/15 19:08:43    383] Total net bbox length = 4.592e+05 (1.928e+05 2.664e+05) (ext = 2.570e+04)
[03/15 19:08:43    383] Runtime: CPU: 0:01:38 REAL: 0:01:38 MEM: 1401.7MB
[03/15 19:08:43    383] [CPU] RefinePlace/total (cpu=0:01:38, real=0:01:38, mem=1401.7MB) @(0:04:46 - 0:06:23).
[03/15 19:08:43    383] *** Finished refinePlace (0:06:24 mem=1401.7M) ***
[03/15 19:08:43    383] #spOpts: N=65 
[03/15 19:08:43    383] default core: bins with density >  0.75 = 2.07 % ( 14 / 676 )
[03/15 19:08:43    383] Density distribution unevenness ratio = 11.690%
[03/15 19:08:43    383] Trial Route Overflow 0(H) 0(V)
[03/15 19:08:43    383] Starting congestion repair ...
[03/15 19:08:43    383] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/15 19:08:43    383] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:08:43    383] (I)       Reading DB...
[03/15 19:08:43    383] (I)       congestionReportName   : 
[03/15 19:08:43    383] (I)       buildTerm2TermWires    : 1
[03/15 19:08:43    383] (I)       doTrackAssignment      : 1
[03/15 19:08:43    383] (I)       dumpBookshelfFiles     : 0
[03/15 19:08:43    383] (I)       numThreads             : 1
[03/15 19:08:43    383] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:08:43    383] (I)       honorPin               : false
[03/15 19:08:43    383] (I)       honorPinGuide          : true
[03/15 19:08:43    383] (I)       honorPartition         : false
[03/15 19:08:43    383] (I)       allowPartitionCrossover: false
[03/15 19:08:43    383] (I)       honorSingleEntry       : true
[03/15 19:08:43    383] (I)       honorSingleEntryStrong : true
[03/15 19:08:43    383] (I)       handleViaSpacingRule   : false
[03/15 19:08:43    383] (I)       PDConstraint           : none
[03/15 19:08:43    383] (I)       expBetterNDRHandling   : false
[03/15 19:08:43    383] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:08:43    383] (I)       routingEffortLevel     : 3
[03/15 19:08:43    383] [NR-eagl] minRouteLayer          : 2
[03/15 19:08:43    383] [NR-eagl] maxRouteLayer          : 4
[03/15 19:08:43    383] (I)       numRowsPerGCell        : 1
[03/15 19:08:43    383] (I)       speedUpLargeDesign     : 0
[03/15 19:08:43    383] (I)       speedUpBlkViolationClean: 0
[03/15 19:08:43    383] (I)       multiThreadingTA       : 0
[03/15 19:08:43    383] (I)       blockedPinEscape       : 1
[03/15 19:08:43    383] (I)       blkAwareLayerSwitching : 0
[03/15 19:08:43    383] (I)       betterClockWireModeling: 1
[03/15 19:08:43    383] (I)       punchThroughDistance   : 500.00
[03/15 19:08:43    383] (I)       scenicBound            : 1.15
[03/15 19:08:43    383] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:08:43    383] (I)       source-to-sink ratio   : 0.00
[03/15 19:08:43    383] (I)       targetCongestionRatioH : 1.00
[03/15 19:08:43    383] (I)       targetCongestionRatioV : 1.00
[03/15 19:08:43    383] (I)       layerCongestionRatio   : 0.70
[03/15 19:08:43    383] (I)       m1CongestionRatio      : 0.10
[03/15 19:08:43    383] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:08:43    383] (I)       localRouteEffort       : 1.00
[03/15 19:08:43    383] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:08:43    383] (I)       supplyScaleFactorH     : 1.00
[03/15 19:08:43    383] (I)       supplyScaleFactorV     : 1.00
[03/15 19:08:43    383] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:08:43    383] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:08:43    383] (I)       blockTrack             : 
[03/15 19:08:43    383] (I)       readTROption           : true
[03/15 19:08:43    383] (I)       extraSpacingBothSide   : false
[03/15 19:08:43    383] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:08:43    383] (I)       routeSelectedNetsOnly  : false
[03/15 19:08:43    383] (I)       before initializing RouteDB syMemory usage = 1401.7 MB
[03/15 19:08:43    383] (I)       starting read tracks
[03/15 19:08:43    383] (I)       build grid graph
[03/15 19:08:43    383] (I)       build grid graph start
[03/15 19:08:43    383] [NR-eagl] Layer1 has no routable track
[03/15 19:08:43    383] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:08:43    383] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:08:43    383] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:08:43    383] (I)       build grid graph end
[03/15 19:08:43    383] (I)       Layer1   numNetMinLayer=24167
[03/15 19:08:43    383] (I)       Layer2   numNetMinLayer=0
[03/15 19:08:43    383] (I)       Layer3   numNetMinLayer=0
[03/15 19:08:43    383] (I)       Layer4   numNetMinLayer=0
[03/15 19:08:43    383] (I)       numViaLayers=3
[03/15 19:08:43    383] (I)       end build via table
[03/15 19:08:44    383] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:08:44    383] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:08:44    383] (I)       readDataFromPlaceDB
[03/15 19:08:44    383] (I)       Read net information..
[03/15 19:08:44    383] [NR-eagl] Read numTotalNets=24167  numIgnoredNets=0
[03/15 19:08:44    383] (I)       Read testcase time = 0.000 seconds
[03/15 19:08:44    383] 
[03/15 19:08:44    383] (I)       totalPins=84884  totalGlobalPin=83962 (98.91%)
[03/15 19:08:44    383] (I)       Model blockage into capacity
[03/15 19:08:44    383] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:08:44    383] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:08:44    383] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:08:44    383] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:08:44    383] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:08:44    383] (I)       Modeling time = 0.020 seconds
[03/15 19:08:44    383] 
[03/15 19:08:44    383] (I)       Number of ignored nets = 0
[03/15 19:08:44    383] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:08:44    383] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:08:44    383] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:08:44    383] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:08:44    383] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:08:44    383] (I)       Before initializing earlyGlobalRoute syMemory usage = 1401.7 MB
[03/15 19:08:44    383] (I)       Layer1  viaCost=300.00
[03/15 19:08:44    383] (I)       Layer2  viaCost=100.00
[03/15 19:08:44    383] (I)       Layer3  viaCost=100.00
[03/15 19:08:44    383] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:08:44    383] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:08:44    383] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:08:44    383] (I)       Site Width          :   400  (dbu)
[03/15 19:08:44    383] (I)       Row Height          :  3600  (dbu)
[03/15 19:08:44    383] (I)       GCell Width         :  3600  (dbu)
[03/15 19:08:44    383] (I)       GCell Height        :  3600  (dbu)
[03/15 19:08:44    383] (I)       grid                :   265   265     4
[03/15 19:08:44    383] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:08:44    383] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:08:44    383] (I)       Default wire width  :   180   200   200   200
[03/15 19:08:44    383] (I)       Default wire space  :   180   200   200   200
[03/15 19:08:44    383] (I)       Default pitch size  :   360   400   400   400
[03/15 19:08:44    383] (I)       First Track Coord   :     0   200   400   200
[03/15 19:08:44    383] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:08:44    383] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:08:44    383] (I)       Num of masks        :     1     1     1     1
[03/15 19:08:44    383] (I)       --------------------------------------------------------
[03/15 19:08:44    383] 
[03/15 19:08:44    383] [NR-eagl] ============ Routing rule table ============
[03/15 19:08:44    383] [NR-eagl] Rule id 0. Nets 24167 
[03/15 19:08:44    383] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:08:44    383] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:08:44    383] [NR-eagl] ========================================
[03/15 19:08:44    383] [NR-eagl] 
[03/15 19:08:44    383] (I)       After initializing earlyGlobalRoute syMemory usage = 1401.7 MB
[03/15 19:08:44    383] (I)       Loading and dumping file time : 0.17 seconds
[03/15 19:08:44    383] (I)       ============= Initialization =============
[03/15 19:08:44    383] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:08:44    383] [NR-eagl] Layer group 1: route 24167 net(s) in layer range [2, 4]
[03/15 19:08:44    383] (I)       ============  Phase 1a Route ============
[03/15 19:08:44    383] (I)       Phase 1a runs 0.09 seconds
[03/15 19:08:44    383] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=3
[03/15 19:08:44    383] (I)       Usage: 310418 = (136150 H, 174268 V) = (22.28% H, 15.93% V) = (2.451e+05um H, 3.137e+05um V)
[03/15 19:08:44    383] (I)       
[03/15 19:08:44    384] (I)       ============  Phase 1b Route ============
[03/15 19:08:44    384] (I)       Phase 1b runs 0.02 seconds
[03/15 19:08:44    384] (I)       Usage: 310573 = (136272 H, 174301 V) = (22.30% H, 15.93% V) = (2.453e+05um H, 3.137e+05um V)
[03/15 19:08:44    384] (I)       
[03/15 19:08:44    384] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.30% V. EstWL: 5.590314e+05um
[03/15 19:08:44    384] (I)       ============  Phase 1c Route ============
[03/15 19:08:44    384] (I)       Level2 Grid: 53 x 53
[03/15 19:08:44    384] (I)       Phase 1c runs 0.01 seconds
[03/15 19:08:44    384] (I)       Usage: 310573 = (136272 H, 174301 V) = (22.30% H, 15.93% V) = (2.453e+05um H, 3.137e+05um V)
[03/15 19:08:44    384] (I)       
[03/15 19:08:44    384] (I)       ============  Phase 1d Route ============
[03/15 19:08:44    384] (I)       Phase 1d runs 0.02 seconds
[03/15 19:08:44    384] (I)       Usage: 310630 = (136317 H, 174313 V) = (22.31% H, 15.93% V) = (2.454e+05um H, 3.138e+05um V)
[03/15 19:08:44    384] (I)       
[03/15 19:08:44    384] (I)       ============  Phase 1e Route ============
[03/15 19:08:44    384] (I)       Phase 1e runs 0.00 seconds
[03/15 19:08:44    384] (I)       Usage: 310630 = (136317 H, 174313 V) = (22.31% H, 15.93% V) = (2.454e+05um H, 3.138e+05um V)
[03/15 19:08:44    384] (I)       
[03/15 19:08:44    384] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.18% V. EstWL: 5.591340e+05um
[03/15 19:08:44    384] [NR-eagl] 
[03/15 19:08:44    384] (I)       ============  Phase 1l Route ============
[03/15 19:08:44    384] (I)       dpBasedLA: time=0.05  totalOF=1231  totalVia=162049  totalWL=310617  total(Via+WL)=472666 
[03/15 19:08:44    384] (I)       Total Global Routing Runtime: 0.31 seconds
[03/15 19:08:44    384] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[03/15 19:08:44    384] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V
[03/15 19:08:44    384] (I)       
[03/15 19:08:44    384] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 19:08:44    384] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:08:44    384] 
[03/15 19:08:44    384] ** np local hotspot detection info verbose **
[03/15 19:08:44    384] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:08:44    384] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:08:44    384] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:08:44    384] 
[03/15 19:08:44    384] describeCongestion: hCong = 0.00 vCong = 0.00
[03/15 19:08:44    384] Skipped repairing congestion.
[03/15 19:08:44    384] (I)       ============= track Assignment ============
[03/15 19:08:44    384] (I)       extract Global 3D Wires
[03/15 19:08:44    384] (I)       Extract Global WL : time=0.01
[03/15 19:08:44    384] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:08:44    384] (I)       Initialization real time=0.01 seconds
[03/15 19:08:44    384] (I)       Kernel real time=0.32 seconds
[03/15 19:08:44    384] (I)       End Greedy Track Assignment
[03/15 19:08:44    384] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 84643
[03/15 19:08:44    384] [NR-eagl] Layer2(M2)(V) length: 2.446454e+05um, number of vias: 124835
[03/15 19:08:44    384] [NR-eagl] Layer3(M3)(H) length: 2.505527e+05um, number of vias: 4375
[03/15 19:08:44    384] [NR-eagl] Layer4(M4)(V) length: 7.663630e+04um, number of vias: 0
[03/15 19:08:44    384] [NR-eagl] Total length: 5.718344e+05um, number of vias: 213853
[03/15 19:08:44    384] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/15 19:08:44    384] Start to check current routing status for nets...
[03/15 19:08:44    384] Using hname+ instead name for net compare
[03/15 19:08:45    384] All nets are already routed correctly.
[03/15 19:08:45    384] End to check current routing status for nets (mem=1277.4M)
[03/15 19:08:45    384] Extraction called for design 'core' of instances=21946 and nets=24318 using extraction engine 'preRoute' .
[03/15 19:08:45    384] PreRoute RC Extraction called for design core.
[03/15 19:08:45    384] RC Extraction called in multi-corner(2) mode.
[03/15 19:08:45    384] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:08:45    384] RCMode: PreRoute
[03/15 19:08:45    384]       RC Corner Indexes            0       1   
[03/15 19:08:45    384] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:08:45    384] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:08:45    384] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:08:45    384] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:08:45    384] Shrink Factor                : 1.00000
[03/15 19:08:45    384] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:08:45    384] Using capacitance table file ...
[03/15 19:08:45    384] Updating RC grid for preRoute extraction ...
[03/15 19:08:45    384] Initializing multi-corner capacitance tables ... 
[03/15 19:08:45    385] Initializing multi-corner resistance tables ...
[03/15 19:08:45    385] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1277.418M)
[03/15 19:08:46    385] Compute RC Scale Done ...
[03/15 19:08:46    385] **optDesign ... cpu = 0:04:53, real = 0:04:56, mem = 1266.6M, totSessionCpu=0:06:26 **
[03/15 19:08:46    385] #################################################################################
[03/15 19:08:46    385] # Design Stage: PreRoute
[03/15 19:08:46    385] # Design Name: core
[03/15 19:08:46    385] # Design Mode: 65nm
[03/15 19:08:46    385] # Analysis Mode: MMMC Non-OCV 
[03/15 19:08:46    385] # Parasitics Mode: No SPEF/RCDB
[03/15 19:08:46    385] # Signoff Settings: SI Off 
[03/15 19:08:46    385] #################################################################################
[03/15 19:08:46    386] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:08:46    386] Calculate delays in BcWc mode...
[03/15 19:08:46    386] Topological Sorting (CPU = 0:00:00.0, MEM = 1279.3M, InitMEM = 1275.9M)
[03/15 19:08:49    389] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:08:49    389] End delay calculation. (MEM=1352.95 CPU=0:00:02.9 REAL=0:00:02.0)
[03/15 19:08:49    389] *** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 1352.9M) ***
[03/15 19:08:50    390] *** Timing NOT met, worst failing slack is -1.467
[03/15 19:08:50    390] *** Check timing (0:00:04.3)
[03/15 19:08:50    390] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:08:50    390] optDesignOneStep: Leakage Power Flow
[03/15 19:08:50    390] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:08:50    390] Begin: GigaOpt Optimization in TNS mode
[03/15 19:08:50    390] Effort level <high> specified for reg2reg path_group
[03/15 19:08:51    391] Info: 1 clock net  excluded from IPO operation.
[03/15 19:08:51    391] PhyDesignGrid: maxLocalDensity 0.95
[03/15 19:08:51    391] #spOpts: N=65 
[03/15 19:08:52    391] Core basic site is core
[03/15 19:08:52    391] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:08:55    394] *info: 1 clock net excluded
[03/15 19:08:55    394] *info: 2 special nets excluded.
[03/15 19:08:55    394] *info: 149 no-driver nets excluded.
[03/15 19:08:56    395] ** GigaOpt Optimizer WNS Slack -1.468 TNS Slack -1459.429 Density 50.80
[03/15 19:08:56    395] Optimizer TNS Opt
[03/15 19:08:56    395] Active Path Group: reg2reg  
[03/15 19:08:56    396] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:08:56    396] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:08:56    396] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:08:56    396] |  -1.468|   -1.468|-1455.904|-1459.429|    50.80%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 19:08:56    396] |  -1.425|   -1.425|-1439.519|-1443.043|    50.80%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 19:08:56    396] |  -1.401|   -1.401|-1425.266|-1428.790|    50.80%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/15 19:08:57    396] |  -1.378|   -1.378|-1410.474|-1413.998|    50.80%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 19:08:57    397] |  -1.355|   -1.355|-1407.354|-1410.878|    50.81%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
[03/15 19:08:57    397] |  -1.344|   -1.344|-1388.904|-1392.429|    50.82%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
[03/15 19:08:57    397] |  -1.323|   -1.323|-1381.137|-1384.662|    50.82%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
[03/15 19:08:57    397] |  -1.318|   -1.318|-1371.282|-1374.807|    50.83%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
[03/15 19:08:58    397] |  -1.306|   -1.306|-1364.339|-1367.863|    50.83%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
[03/15 19:08:58    398] |  -1.298|   -1.298|-1354.771|-1358.296|    50.85%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
[03/15 19:08:59    398] |  -1.289|   -1.289|-1349.978|-1353.503|    50.87%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/15 19:08:59    399] |  -1.269|   -1.269|-1341.713|-1345.237|    50.87%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/15 19:09:00    400] |  -1.261|   -1.261|-1323.922|-1327.447|    50.88%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 19:09:00    400] |  -1.252|   -1.252|-1317.001|-1320.526|    50.89%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:01    401] |  -1.253|   -1.253|-1309.743|-1313.268|    50.90%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:01    401] |  -1.253|   -1.253|-1309.696|-1313.220|    50.90%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:01    401] |  -1.247|   -1.247|-1302.128|-1305.652|    50.90%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:01    401] |  -1.242|   -1.242|-1298.730|-1302.255|    50.90%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:02    401] |  -1.239|   -1.239|-1295.454|-1298.978|    50.91%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:02    402] |  -1.239|   -1.239|-1294.647|-1298.172|    50.92%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:02    402] |  -1.230|   -1.230|-1293.851|-1297.376|    50.93%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:02    402] |  -1.225|   -1.225|-1288.496|-1292.020|    50.93%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:03    403] |  -1.225|   -1.225|-1283.824|-1287.348|    50.94%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:03    403] |  -1.214|   -1.214|-1282.331|-1285.856|    50.95%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:04    404] |  -1.214|   -1.214|-1277.436|-1280.961|    50.96%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:04    404] |  -1.207|   -1.207|-1275.698|-1279.223|    50.97%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:05    405] |  -1.207|   -1.207|-1270.478|-1274.002|    50.98%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:05    405] |  -1.199|   -1.199|-1267.661|-1271.186|    50.99%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:06    405] |  -1.199|   -1.199|-1263.204|-1266.729|    50.99%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:06    406] |  -1.199|   -1.199|-1263.027|-1266.552|    50.99%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:06    406] |  -1.193|   -1.193|-1260.995|-1264.520|    51.01%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:06    406] |  -1.193|   -1.193|-1254.115|-1257.641|    51.02%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:07    406] |  -1.186|   -1.186|-1252.088|-1255.614|    51.02%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:07    407] |  -1.184|   -1.184|-1247.992|-1251.518|    51.03%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:07    407] |  -1.184|   -1.184|-1245.629|-1249.155|    51.03%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:08    407] |  -1.178|   -1.178|-1244.643|-1248.168|    51.04%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:08    408] |  -1.177|   -1.177|-1243.072|-1246.598|    51.05%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:08    408] |  -1.177|   -1.177|-1241.549|-1245.075|    51.06%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:08    408] |  -1.166|   -1.166|-1240.543|-1244.069|    51.07%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:09    409] |  -1.166|   -1.166|-1235.606|-1239.132|    51.08%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:09    409] |  -1.165|   -1.165|-1233.232|-1236.757|    51.10%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:10    410] |  -1.165|   -1.165|-1230.244|-1233.769|    51.11%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:10    410] |  -1.165|   -1.165|-1229.793|-1233.319|    51.11%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:10    410] |  -1.163|   -1.163|-1228.898|-1232.423|    51.11%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:10    410] |  -1.163|   -1.163|-1227.341|-1230.867|    51.12%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:10    410] |  -1.161|   -1.161|-1226.209|-1229.734|    51.12%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/15 19:09:11    410] |  -1.161|   -1.161|-1225.865|-1229.391|    51.13%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/15 19:09:11    411] |  -1.153|   -1.153|-1224.774|-1228.299|    51.13%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:11    411] |  -1.153|   -1.153|-1221.950|-1225.476|    51.14%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:12    412] |  -1.149|   -1.149|-1220.149|-1223.675|    51.15%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:12    412] |  -1.149|   -1.149|-1219.346|-1222.872|    51.16%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:12    412] |  -1.142|   -1.142|-1218.021|-1221.546|    51.18%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:13    413] |  -1.142|   -1.142|-1214.406|-1217.932|    51.19%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:13    413] |  -1.140|   -1.140|-1212.994|-1216.520|    51.20%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:09:14    413] |  -1.140|   -1.140|-1211.019|-1214.545|    51.20%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:09:14    414] |  -1.139|   -1.139|-1209.165|-1212.691|    51.22%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:14    414] |  -1.139|   -1.139|-1207.622|-1211.148|    51.23%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:14    414] |  -1.139|   -1.139|-1207.289|-1210.815|    51.23%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:14    414] |  -1.135|   -1.135|-1206.379|-1209.905|    51.24%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 19:09:15    415] |  -1.135|   -1.135|-1204.122|-1207.647|    51.25%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 19:09:15    415] |  -1.130|   -1.130|-1203.119|-1206.644|    51.26%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:09:15    415] |  -1.126|   -1.126|-1200.644|-1204.169|    51.27%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:16    416] |  -1.126|   -1.126|-1199.998|-1203.524|    51.27%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:16    416] |  -1.125|   -1.125|-1198.782|-1202.308|    51.30%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:16    416] |  -1.125|   -1.125|-1196.418|-1199.943|    51.30%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:17    416] |  -1.125|   -1.125|-1196.323|-1199.849|    51.30%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:17    417] |  -1.123|   -1.123|-1195.856|-1199.381|    51.32%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:17    417] |  -1.123|   -1.123|-1195.190|-1198.716|    51.32%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:17    417] |  -1.123|   -1.123|-1194.751|-1198.277|    51.33%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:17    417] |  -1.120|   -1.120|-1194.430|-1197.956|    51.33%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:09:18    418] |  -1.117|   -1.117|-1193.736|-1197.262|    51.34%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:18    418] |  -1.118|   -1.118|-1193.138|-1196.663|    51.34%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/15 19:09:18    418] |  -1.118|   -1.118|-1193.128|-1196.654|    51.34%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/15 19:09:18    418] |  -1.117|   -1.117|-1191.512|-1195.038|    51.36%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:19    419] |  -1.117|   -1.117|-1190.754|-1194.279|    51.37%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:19    419] |  -1.117|   -1.117|-1190.749|-1194.275|    51.37%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:19    419] |  -1.114|   -1.114|-1188.594|-1192.120|    51.39%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:09:19    419] |  -1.114|   -1.114|-1187.308|-1190.834|    51.39%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:09:20    419] |  -1.113|   -1.113|-1187.163|-1190.689|    51.40%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:20    420] |  -1.113|   -1.113|-1186.658|-1190.183|    51.40%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:20    420] |  -1.113|   -1.113|-1186.181|-1189.707|    51.40%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:20    420] |  -1.113|   -1.113|-1185.545|-1189.071|    51.41%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:20    420] |  -1.112|   -1.112|-1185.539|-1189.065|    51.42%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:21    420] |  -1.112|   -1.112|-1184.124|-1187.650|    51.42%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:21    421] |  -1.112|   -1.112|-1184.048|-1187.573|    51.42%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:21    421] |  -1.111|   -1.111|-1182.976|-1186.502|    51.43%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:21    421] |  -1.111|   -1.111|-1180.865|-1184.391|    51.44%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:22    421] |  -1.110|   -1.110|-1179.849|-1183.375|    51.46%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:22    422] |  -1.110|   -1.110|-1178.496|-1182.021|    51.46%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:22    422] |  -1.106|   -1.106|-1178.127|-1181.653|    51.47%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:23    422] |  -1.104|   -1.104|-1175.635|-1179.161|    51.48%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:23    423] |  -1.104|   -1.104|-1175.439|-1178.964|    51.48%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:23    423] |  -1.104|   -1.104|-1175.123|-1178.649|    51.49%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:23    423] |  -1.104|   -1.104|-1174.895|-1178.420|    51.49%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:23    423] |  -1.104|   -1.104|-1174.646|-1178.172|    51.49%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:09:24    424] |  -1.104|   -1.104|-1173.542|-1177.071|    51.50%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/15 19:09:25    425] |  -1.104|   -1.104|-1170.789|-1174.320|    51.53%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 19:09:25    425] |  -1.104|   -1.104|-1170.760|-1174.291|    51.53%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:26    426] |  -1.104|   -1.104|-1169.481|-1173.012|    51.53%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:26    426] |  -1.104|   -1.104|-1169.286|-1172.817|    51.53%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:26    426] |  -1.104|   -1.104|-1168.788|-1172.319|    51.56%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:26    426] |  -1.104|   -1.104|-1168.164|-1171.696|    51.56%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/15 19:09:27    427] |  -1.104|   -1.104|-1167.839|-1171.370|    51.57%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/15 19:09:27    427] |  -1.104|   -1.104|-1167.480|-1171.011|    51.58%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/15 19:09:28    427] |  -1.104|   -1.104|-1167.293|-1170.824|    51.58%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/15 19:09:28    428] |  -1.104|   -1.104|-1164.816|-1168.347|    51.59%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:29    428] |  -1.104|   -1.104|-1164.347|-1167.879|    51.59%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:29    429] |  -1.104|   -1.104|-1164.156|-1167.687|    51.59%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:29    429] |  -1.104|   -1.104|-1163.533|-1167.064|    51.63%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:09:29    429] |  -1.104|   -1.104|-1163.217|-1166.748|    51.63%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 19:09:30    429] |  -1.104|   -1.104|-1162.974|-1166.505|    51.64%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 19:09:30    430] |  -1.104|   -1.104|-1162.896|-1166.427|    51.64%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 19:09:30    430] |  -1.104|   -1.104|-1161.039|-1164.570|    51.64%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 19:09:30    430] |  -1.104|   -1.104|-1160.846|-1164.377|    51.64%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 19:09:30    430] |  -1.104|   -1.104|-1160.821|-1164.353|    51.64%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 19:09:32    431] |  -1.104|   -1.104|-1160.283|-1163.814|    51.65%|   0:00:02.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/15 19:09:32    432] |  -1.104|   -1.104|-1159.832|-1163.364|    51.66%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/D   |
[03/15 19:09:32    432] |  -1.104|   -1.104|-1159.822|-1163.353|    51.67%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 19:09:33    433] |  -1.104|   -1.104|-1159.505|-1163.036|    51.69%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:09:33    433] |  -1.104|   -1.104|-1159.432|-1162.963|    51.69%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:09:34    433] |  -1.104|   -1.104|-1159.082|-1162.613|    51.71%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:09:34    433] |  -1.104|   -1.104|-1159.067|-1162.598|    51.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:36    436] |  -1.104|   -1.104|-1157.858|-1161.390|    51.76%|   0:00:02.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:36    436] |  -1.104|   -1.104|-1157.288|-1160.819|    51.76%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:38    437] |  -1.104|   -1.104|-1155.282|-1158.813|    51.85%|   0:00:02.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:38    437] |  -1.104|   -1.104|-1154.797|-1158.328|    51.86%|   0:00:00.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:40    439] |  -1.104|   -1.104|-1154.194|-1157.725|    51.88%|   0:00:02.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:09:40    440] |  -1.104|   -1.104|-1151.938|-1155.469|    51.96%|   0:00:00.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 19:09:40    440] |  -1.104|   -1.104|-1151.916|-1155.447|    51.96%|   0:00:00.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 19:09:41    441] |  -1.104|   -1.104|-1151.827|-1155.358|    51.96%|   0:00:01.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 19:09:42    441] |  -1.104|   -1.104|-1151.446|-1154.978|    52.00%|   0:00:01.0| 1450.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 19:09:43    443] |  -1.104|   -1.104|-1149.362|-1152.894|    52.02%|   0:00:01.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D   |
[03/15 19:09:43    443] |  -1.104|   -1.104|-1149.272|-1152.804|    52.02%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:44    444] |  -1.104|   -1.104|-1148.376|-1151.907|    52.03%|   0:00:01.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:44    444] |  -1.104|   -1.104|-1148.089|-1151.620|    52.04%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:45    445] |  -1.104|   -1.104|-1146.641|-1150.173|    52.09%|   0:00:01.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:45    445] |  -1.104|   -1.104|-1146.238|-1149.770|    52.09%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:45    445] |  -1.104|   -1.104|-1145.773|-1149.304|    52.09%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:46    446] |  -1.104|   -1.104|-1145.407|-1148.939|    52.11%|   0:00:01.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:09:47    447] |  -1.104|   -1.104|-1143.591|-1147.122|    52.14%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/15 19:09:47    447] |  -1.104|   -1.104|-1143.387|-1146.918|    52.14%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 19:09:48    448] |  -1.104|   -1.104|-1143.019|-1146.550|    52.15%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
[03/15 19:09:49    449] |  -1.104|   -1.104|-1142.418|-1145.950|    52.21%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:49    449] |  -1.104|   -1.104|-1142.386|-1145.917|    52.21%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:49    449] |  -1.104|   -1.104|-1142.292|-1145.823|    52.21%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:50    450] |  -1.104|   -1.104|-1141.821|-1145.352|    52.24%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 19:09:51    451] |  -1.104|   -1.104|-1141.029|-1144.561|    52.25%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:51    451] |  -1.104|   -1.104|-1140.976|-1144.508|    52.25%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:51    451] |  -1.104|   -1.104|-1140.076|-1143.607|    52.28%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:51    451] |  -1.104|   -1.104|-1139.777|-1143.308|    52.29%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:52    452] |  -1.104|   -1.104|-1139.353|-1142.884|    52.30%|   0:00:01.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:52    452] |  -1.104|   -1.104|-1139.272|-1142.803|    52.30%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:52    452] |  -1.104|   -1.104|-1138.742|-1142.273|    52.32%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:53    452] |  -1.104|   -1.104|-1138.723|-1142.254|    52.32%|   0:00:01.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:53    452] |  -1.104|   -1.104|-1138.672|-1142.204|    52.32%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:53    453] |  -1.104|   -1.104|-1138.595|-1142.127|    52.33%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
[03/15 19:09:54    454] |  -1.104|   -1.104|-1137.987|-1141.519|    52.35%|   0:00:01.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:54    454] |  -1.104|   -1.104|-1137.970|-1141.502|    52.36%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:55    454] |  -1.104|   -1.104|-1137.390|-1140.922|    52.38%|   0:00:01.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:55    455] |  -1.104|   -1.104|-1137.178|-1140.710|    52.39%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:55    455] |  -1.104|   -1.104|-1137.025|-1140.556|    52.40%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:56    456] |  -1.104|   -1.104|-1136.828|-1140.359|    52.41%|   0:00:01.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:56    456] |  -1.104|   -1.104|-1136.495|-1140.027|    52.42%|   0:00:00.0| 1453.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/15 19:09:56    456] |  -1.104|   -1.104|-1136.397|-1139.929|    52.43%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:09:57    457] |  -1.104|   -1.104|-1136.360|-1139.892|    52.44%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:09:57    457] |  -1.104|   -1.104|-1136.172|-1139.704|    52.44%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:57    457] |  -1.104|   -1.104|-1136.119|-1139.651|    52.45%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:58    458] |  -1.104|   -1.104|-1136.095|-1139.627|    52.47%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:58    458] |  -1.104|   -1.104|-1136.079|-1139.611|    52.47%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:58    458] |  -1.104|   -1.104|-1136.068|-1139.600|    52.47%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:09:58    458] |  -1.104|   -1.104|-1135.799|-1139.331|    52.47%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/15 19:09:58    458] |  -1.104|   -1.104|-1135.698|-1139.230|    52.47%|   0:00:00.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/15 19:09:59    459] |  -1.104|   -1.104|-1135.147|-1138.679|    52.48%|   0:00:01.0| 1453.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/15 19:09:59    459] |  -1.104|   -1.104|-1134.704|-1138.236|    52.50%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/15 19:10:00    460] |  -1.104|   -1.104|-1134.505|-1138.037|    52.50%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 19:10:00    460] |  -1.104|   -1.104|-1134.461|-1137.993|    52.50%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 19:10:01    461] |  -1.104|   -1.104|-1133.493|-1137.025|    52.51%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 19:10:01    461] |  -1.104|   -1.104|-1133.407|-1136.938|    52.51%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 19:10:01    461] |  -1.104|   -1.104|-1133.358|-1136.890|    52.51%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 19:10:01    461] |  -1.104|   -1.104|-1133.295|-1136.827|    52.52%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 19:10:02    461] |  -1.104|   -1.104|-1132.496|-1136.028|    52.52%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D    |
[03/15 19:10:02    462] |  -1.104|   -1.104|-1131.991|-1135.523|    52.53%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_9_/D    |
[03/15 19:10:02    462] |  -1.104|   -1.104|-1131.750|-1135.282|    52.53%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_9_/D    |
[03/15 19:10:03    462] |  -1.104|   -1.104|-1131.153|-1134.685|    52.54%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/15 19:10:03    463] |  -1.104|   -1.104|-1131.127|-1134.659|    52.54%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/15 19:10:03    463] |  -1.104|   -1.104|-1130.972|-1134.504|    52.54%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/15 19:10:03    463] |  -1.104|   -1.104|-1130.835|-1134.367|    52.54%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/15 19:10:03    463] |  -1.104|   -1.104|-1130.823|-1134.355|    52.55%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/15 19:10:03    463] |  -1.104|   -1.104|-1130.108|-1133.640|    52.56%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 19:10:04    463] |  -1.104|   -1.104|-1129.973|-1133.505|    52.56%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/15 19:10:04    464] |  -1.104|   -1.104|-1129.766|-1133.298|    52.58%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/15 19:10:04    464] |  -1.104|   -1.104|-1129.720|-1133.252|    52.58%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/15 19:10:04    464] |  -1.104|   -1.104|-1129.659|-1133.191|    52.58%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D    |
[03/15 19:10:05    465] |  -1.104|   -1.104|-1129.484|-1133.016|    52.58%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/15 19:10:05    465] |  -1.104|   -1.104|-1129.259|-1132.791|    52.59%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1129.214|-1132.746|    52.59%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1129.147|-1132.679|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1129.124|-1132.656|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1129.043|-1132.575|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1128.903|-1132.435|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1128.832|-1132.364|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D    |
[03/15 19:10:06    466] |  -1.104|   -1.104|-1127.781|-1131.313|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D    |
[03/15 19:10:07    466] |  -1.104|   -1.104|-1127.729|-1131.260|    52.60%|   0:00:01.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D    |
[03/15 19:10:07    466] |  -1.104|   -1.104|-1127.568|-1131.100|    52.60%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D    |
[03/15 19:10:07    467] |  -1.104|   -1.104|-1127.494|-1131.026|    52.61%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
[03/15 19:10:07    467] |  -1.104|   -1.104|-1127.470|-1131.002|    52.62%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
[03/15 19:10:07    467] |  -1.104|   -1.104|-1127.349|-1130.881|    52.62%|   0:00:00.0| 1454.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
[03/15 19:10:08    467] |  -1.104|   -1.104|-1125.630|-1129.162|    52.62%|   0:00:01.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/15 19:10:08    467] |  -1.104|   -1.104|-1125.491|-1129.023|    52.63%|   0:00:00.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:10:08    467] |  -1.104|   -1.104|-1125.406|-1128.937|    52.63%|   0:00:00.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:10:08    468] |  -1.104|   -1.104|-1125.336|-1128.868|    52.64%|   0:00:00.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/15 19:10:08    468] |  -1.104|   -1.104|-1124.716|-1128.248|    52.64%|   0:00:00.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/15 19:10:08    468] |  -1.104|   -1.104|-1124.515|-1128.046|    52.64%|   0:00:00.0| 1455.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/15 19:10:09    468] |  -1.104|   -1.104|-1123.848|-1127.380|    52.64%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:09    468] |  -1.104|   -1.104|-1123.580|-1127.111|    52.64%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:09    469] |  -1.104|   -1.104|-1123.505|-1127.037|    52.65%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:09    469] |  -1.104|   -1.104|-1123.327|-1126.859|    52.65%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:09    469] |  -1.104|   -1.104|-1123.308|-1126.840|    52.65%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:09    469] |  -1.104|   -1.104|-1122.416|-1125.948|    52.65%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:09    469] |  -1.104|   -1.104|-1122.413|-1125.945|    52.65%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:10    469] |  -1.104|   -1.104|-1122.404|-1125.936|    52.66%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:10    469] |  -1.104|   -1.104|-1122.318|-1125.849|    52.66%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:10    470] |  -1.104|   -1.104|-1122.253|-1125.785|    52.66%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:10:10    470] |  -1.104|   -1.104|-1122.052|-1125.583|    52.66%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 19:10:10    470] |  -1.104|   -1.104|-1121.948|-1125.479|    52.66%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:10    470] |  -1.104|   -1.104|-1121.870|-1125.402|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/15 19:10:10    470] |  -1.104|   -1.104|-1121.670|-1125.202|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:11    470] |  -1.104|   -1.104|-1121.578|-1125.110|    52.67%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 19:10:11    471] |  -1.104|   -1.104|-1120.477|-1124.009|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
[03/15 19:10:11    471] |  -1.104|   -1.104|-1120.181|-1123.712|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/15 19:10:11    471] |  -1.104|   -1.104|-1120.067|-1123.599|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/15 19:10:11    471] |  -1.104|   -1.104|-1119.926|-1123.457|    52.67%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
[03/15 19:10:11    471] |  -1.104|   -1.104|-1119.823|-1123.355|    52.68%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
[03/15 19:10:12    471] |  -1.104|   -1.104|-1119.778|-1123.312|    52.68%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.777|-1123.312|    52.68%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.730|-1123.265|    52.68%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.671|-1123.206|    52.68%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.489|-1123.023|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.442|-1122.976|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
[03/15 19:10:12    472] |  -1.104|   -1.104|-1119.397|-1122.932|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/15 19:10:13    472] |  -1.104|   -1.104|-1119.029|-1122.564|    52.69%|   0:00:01.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_0_/D    |
[03/15 19:10:13    472] |  -1.104|   -1.104|-1118.388|-1121.923|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_0_/D    |
[03/15 19:10:13    472] |  -1.104|   -1.104|-1117.612|-1121.147|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D    |
[03/15 19:10:13    473] |  -1.104|   -1.104|-1117.163|-1120.699|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_0_/D    |
[03/15 19:10:13    473] |  -1.104|   -1.104|-1117.150|-1120.686|    52.69%|   0:00:00.0| 1456.1M|        NA|       NA| NA                                                 |
[03/15 19:10:13    473] |  -1.104|   -1.104|-1117.150|-1120.686|    52.69%|   0:00:00.0| 1456.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:10:13    473] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:10:13    473] 
[03/15 19:10:13    473] *** Finish Core Optimize Step (cpu=0:01:17 real=0:01:17 mem=1456.1M) ***
[03/15 19:10:13    473] 
[03/15 19:10:13    473] *** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:17 mem=1456.1M) ***
[03/15 19:10:13    473] ** GigaOpt Optimizer WNS Slack -1.104 TNS Slack -1120.686 Density 52.69
[03/15 19:10:13    473] Placement Snapshot: Density distribution:
[03/15 19:10:13    473] [1.00 -  +++]: 1 (0.16%)
[03/15 19:10:13    473] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:10:13    473] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:10:13    473] [0.85 - 0.90]: 8 (1.28%)
[03/15 19:10:13    473] [0.80 - 0.85]: 15 (2.40%)
[03/15 19:10:13    473] [0.75 - 0.80]: 32 (5.12%)
[03/15 19:10:13    473] [0.70 - 0.75]: 31 (4.96%)
[03/15 19:10:13    473] [0.65 - 0.70]: 49 (7.84%)
[03/15 19:10:13    473] [0.60 - 0.65]: 39 (6.24%)
[03/15 19:10:13    473] [0.55 - 0.60]: 60 (9.60%)
[03/15 19:10:13    473] [0.50 - 0.55]: 82 (13.12%)
[03/15 19:10:13    473] [0.45 - 0.50]: 87 (13.92%)
[03/15 19:10:13    473] [0.40 - 0.45]: 65 (10.40%)
[03/15 19:10:13    473] [0.35 - 0.40]: 74 (11.84%)
[03/15 19:10:13    473] [0.30 - 0.35]: 37 (5.92%)
[03/15 19:10:13    473] [0.25 - 0.30]: 22 (3.52%)
[03/15 19:10:13    473] [0.20 - 0.25]: 12 (1.92%)
[03/15 19:10:13    473] [0.15 - 0.20]: 4 (0.64%)
[03/15 19:10:13    473] [0.10 - 0.15]: 1 (0.16%)
[03/15 19:10:13    473] [0.05 - 0.10]: 1 (0.16%)
[03/15 19:10:13    473] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:10:13    473] Begin: Area Reclaim Optimization
[03/15 19:10:13    473] Reclaim Optimization WNS Slack -1.104  TNS Slack -1120.686 Density 52.69
[03/15 19:10:13    473] +----------+---------+--------+---------+------------+--------+
[03/15 19:10:13    473] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 19:10:13    473] +----------+---------+--------+---------+------------+--------+
[03/15 19:10:13    473] |    52.69%|        -|  -1.104|-1120.686|   0:00:00.0| 1456.1M|
[03/15 19:10:15    474] |    52.63%|       80|  -1.104|-1120.340|   0:00:02.0| 1456.1M|
[03/15 19:10:18    477] |    52.50%|      277|  -1.101|-1121.902|   0:00:03.0| 1456.1M|
[03/15 19:10:18    477] |    52.50%|        2|  -1.101|-1121.902|   0:00:00.0| 1456.1M|
[03/15 19:10:18    477] |    52.50%|        0|  -1.101|-1121.902|   0:00:00.0| 1456.1M|
[03/15 19:10:18    477] +----------+---------+--------+---------+------------+--------+
[03/15 19:10:18    477] Reclaim Optimization End WNS Slack -1.101  TNS Slack -1121.902 Density 52.50
[03/15 19:10:18    477] 
[03/15 19:10:18    477] ** Summary: Restruct = 0 Buffer Deletion = 26 Declone = 66 Resize = 242 **
[03/15 19:10:18    477] --------------------------------------------------------------
[03/15 19:10:18    477] |                                   | Total     | Sequential |
[03/15 19:10:18    477] --------------------------------------------------------------
[03/15 19:10:18    477] | Num insts resized                 |     240  |       0    |
[03/15 19:10:18    477] | Num insts undone                  |      37  |       0    |
[03/15 19:10:18    477] | Num insts Downsized               |     240  |       0    |
[03/15 19:10:18    477] | Num insts Samesized               |       0  |       0    |
[03/15 19:10:18    477] | Num insts Upsized                 |       0  |       0    |
[03/15 19:10:18    477] | Num multiple commits+uncommits    |       2  |       -    |
[03/15 19:10:18    477] --------------------------------------------------------------
[03/15 19:10:18    477] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
[03/15 19:10:18    477] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1456.09M, totSessionCpu=0:07:58).
[03/15 19:10:18    477] Placement Snapshot: Density distribution:
[03/15 19:10:18    477] [1.00 -  +++]: 1 (0.16%)
[03/15 19:10:18    477] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:10:18    477] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:10:18    477] [0.85 - 0.90]: 8 (1.28%)
[03/15 19:10:18    477] [0.80 - 0.85]: 15 (2.40%)
[03/15 19:10:18    477] [0.75 - 0.80]: 32 (5.12%)
[03/15 19:10:18    477] [0.70 - 0.75]: 31 (4.96%)
[03/15 19:10:18    477] [0.65 - 0.70]: 49 (7.84%)
[03/15 19:10:18    477] [0.60 - 0.65]: 39 (6.24%)
[03/15 19:10:18    477] [0.55 - 0.60]: 62 (9.92%)
[03/15 19:10:18    477] [0.50 - 0.55]: 83 (13.28%)
[03/15 19:10:18    477] [0.45 - 0.50]: 86 (13.76%)
[03/15 19:10:18    477] [0.40 - 0.45]: 72 (11.52%)
[03/15 19:10:18    477] [0.35 - 0.40]: 66 (10.56%)
[03/15 19:10:18    477] [0.30 - 0.35]: 40 (6.40%)
[03/15 19:10:18    477] [0.25 - 0.30]: 25 (4.00%)
[03/15 19:10:18    477] [0.20 - 0.25]: 6 (0.96%)
[03/15 19:10:18    477] [0.15 - 0.20]: 3 (0.48%)
[03/15 19:10:18    477] [0.10 - 0.15]: 2 (0.32%)
[03/15 19:10:18    477] [0.05 - 0.10]: 0 (0.00%)
[03/15 19:10:18    477] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:10:18    478] ** GigaOpt Optimizer WNS Slack -1.101 TNS Slack -1121.902 Density 52.50
[03/15 19:10:18    478] 
[03/15 19:10:18    478] *** Finish pre-CTS Setup Fixing (cpu=0:01:22 real=0:01:23 mem=1456.1M) ***
[03/15 19:10:18    478] 
[03/15 19:10:18    478] End: GigaOpt Optimization in TNS mode
[03/15 19:10:18    478] setup target slack: 0.1
[03/15 19:10:18    478] extra slack: 0.1
[03/15 19:10:18    478] std delay: 0.0142
[03/15 19:10:18    478] real setup target slack: 0.0142
[03/15 19:10:18    478] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:10:18    478] #spOpts: N=65 
[03/15 19:10:18    478] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/15 19:10:18    478] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:10:18    478] [NR-eagl] Started earlyGlobalRoute kernel
[03/15 19:10:18    478] [NR-eagl] Initial Peak syMemory usage = 1320.5 MB
[03/15 19:10:18    478] (I)       Reading DB...
[03/15 19:10:19    478] (I)       congestionReportName   : 
[03/15 19:10:19    478] (I)       buildTerm2TermWires    : 0
[03/15 19:10:19    478] (I)       doTrackAssignment      : 1
[03/15 19:10:19    478] (I)       dumpBookshelfFiles     : 0
[03/15 19:10:19    478] (I)       numThreads             : 1
[03/15 19:10:19    478] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:10:19    478] (I)       honorPin               : false
[03/15 19:10:19    478] (I)       honorPinGuide          : true
[03/15 19:10:19    478] (I)       honorPartition         : false
[03/15 19:10:19    478] (I)       allowPartitionCrossover: false
[03/15 19:10:19    478] (I)       honorSingleEntry       : true
[03/15 19:10:19    478] (I)       honorSingleEntryStrong : true
[03/15 19:10:19    478] (I)       handleViaSpacingRule   : false
[03/15 19:10:19    478] (I)       PDConstraint           : none
[03/15 19:10:19    478] (I)       expBetterNDRHandling   : false
[03/15 19:10:19    478] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:10:19    478] (I)       routingEffortLevel     : 3
[03/15 19:10:19    478] [NR-eagl] minRouteLayer          : 2
[03/15 19:10:19    478] [NR-eagl] maxRouteLayer          : 4
[03/15 19:10:19    478] (I)       numRowsPerGCell        : 1
[03/15 19:10:19    478] (I)       speedUpLargeDesign     : 0
[03/15 19:10:19    478] (I)       speedUpBlkViolationClean: 0
[03/15 19:10:19    478] (I)       multiThreadingTA       : 0
[03/15 19:10:19    478] (I)       blockedPinEscape       : 1
[03/15 19:10:19    478] (I)       blkAwareLayerSwitching : 0
[03/15 19:10:19    478] (I)       betterClockWireModeling: 1
[03/15 19:10:19    478] (I)       punchThroughDistance   : 500.00
[03/15 19:10:19    478] (I)       scenicBound            : 1.15
[03/15 19:10:19    478] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:10:19    478] (I)       source-to-sink ratio   : 0.00
[03/15 19:10:19    478] (I)       targetCongestionRatioH : 1.00
[03/15 19:10:19    478] (I)       targetCongestionRatioV : 1.00
[03/15 19:10:19    478] (I)       layerCongestionRatio   : 0.70
[03/15 19:10:19    478] (I)       m1CongestionRatio      : 0.10
[03/15 19:10:19    478] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:10:19    478] (I)       localRouteEffort       : 1.00
[03/15 19:10:19    478] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:10:19    478] (I)       supplyScaleFactorH     : 1.00
[03/15 19:10:19    478] (I)       supplyScaleFactorV     : 1.00
[03/15 19:10:19    478] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:10:19    478] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:10:19    478] (I)       blockTrack             : 
[03/15 19:10:19    478] (I)       readTROption           : true
[03/15 19:10:19    478] (I)       extraSpacingBothSide   : false
[03/15 19:10:19    478] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:10:19    478] (I)       routeSelectedNetsOnly  : false
[03/15 19:10:19    478] (I)       before initializing RouteDB syMemory usage = 1337.4 MB
[03/15 19:10:19    478] (I)       starting read tracks
[03/15 19:10:19    478] (I)       build grid graph
[03/15 19:10:19    478] (I)       build grid graph start
[03/15 19:10:19    478] [NR-eagl] Layer1 has no routable track
[03/15 19:10:19    478] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:10:19    478] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:10:19    478] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:10:19    478] (I)       build grid graph end
[03/15 19:10:19    478] (I)       Layer1   numNetMinLayer=25277
[03/15 19:10:19    478] (I)       Layer2   numNetMinLayer=0
[03/15 19:10:19    478] (I)       Layer3   numNetMinLayer=0
[03/15 19:10:19    478] (I)       Layer4   numNetMinLayer=0
[03/15 19:10:19    478] (I)       numViaLayers=3
[03/15 19:10:19    478] (I)       end build via table
[03/15 19:10:19    478] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:10:19    478] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:10:19    478] (I)       readDataFromPlaceDB
[03/15 19:10:19    478] (I)       Read net information..
[03/15 19:10:19    478] [NR-eagl] Read numTotalNets=25277  numIgnoredNets=3
[03/15 19:10:19    478] (I)       Read testcase time = 0.020 seconds
[03/15 19:10:19    478] 
[03/15 19:10:19    478] (I)       totalPins=88155  totalGlobalPin=85048 (96.48%)
[03/15 19:10:19    478] (I)       Model blockage into capacity
[03/15 19:10:19    478] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:10:19    478] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:10:19    478] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:10:19    478] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:10:19    478] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:10:19    478] (I)       Modeling time = 0.020 seconds
[03/15 19:10:19    478] 
[03/15 19:10:19    478] (I)       Number of ignored nets = 3
[03/15 19:10:19    478] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:10:19    478] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:10:19    478] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:10:19    478] (I)       Number of two pin nets which has pins at the same location = 3.  Ignored: Yes
[03/15 19:10:19    478] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:10:19    478] (I)       Before initializing earlyGlobalRoute syMemory usage = 1341.5 MB
[03/15 19:10:19    478] (I)       Layer1  viaCost=300.00
[03/15 19:10:19    478] (I)       Layer2  viaCost=100.00
[03/15 19:10:19    478] (I)       Layer3  viaCost=100.00
[03/15 19:10:19    478] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:10:19    478] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:10:19    478] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:10:19    478] (I)       Site Width          :   400  (dbu)
[03/15 19:10:19    478] (I)       Row Height          :  3600  (dbu)
[03/15 19:10:19    478] (I)       GCell Width         :  3600  (dbu)
[03/15 19:10:19    478] (I)       GCell Height        :  3600  (dbu)
[03/15 19:10:19    478] (I)       grid                :   265   265     4
[03/15 19:10:19    478] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:10:19    478] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:10:19    478] (I)       Default wire width  :   180   200   200   200
[03/15 19:10:19    478] (I)       Default wire space  :   180   200   200   200
[03/15 19:10:19    478] (I)       Default pitch size  :   360   400   400   400
[03/15 19:10:19    478] (I)       First Track Coord   :     0   200   400   200
[03/15 19:10:19    478] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:10:19    478] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:10:19    478] (I)       Num of masks        :     1     1     1     1
[03/15 19:10:19    478] (I)       --------------------------------------------------------
[03/15 19:10:19    478] 
[03/15 19:10:19    478] [NR-eagl] ============ Routing rule table ============
[03/15 19:10:19    478] [NR-eagl] Rule id 0. Nets 25274 
[03/15 19:10:19    478] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:10:19    478] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:10:19    478] [NR-eagl] ========================================
[03/15 19:10:19    478] [NR-eagl] 
[03/15 19:10:19    478] (I)       After initializing earlyGlobalRoute syMemory usage = 1344.3 MB
[03/15 19:10:19    478] (I)       Loading and dumping file time : 0.20 seconds
[03/15 19:10:19    478] (I)       ============= Initialization =============
[03/15 19:10:19    478] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:10:19    478] [NR-eagl] Layer group 1: route 25274 net(s) in layer range [2, 4]
[03/15 19:10:19    478] (I)       ============  Phase 1a Route ============
[03/15 19:10:19    479] (I)       Phase 1a runs 0.09 seconds
[03/15 19:10:19    479] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=3
[03/15 19:10:19    479] (I)       Usage: 313669 = (138604 H, 175065 V) = (22.68% H, 16.00% V) = (2.495e+05um H, 3.151e+05um V)
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] (I)       ============  Phase 1b Route ============
[03/15 19:10:19    479] (I)       Phase 1b runs 0.02 seconds
[03/15 19:10:19    479] (I)       Usage: 313838 = (138733 H, 175105 V) = (22.70% H, 16.00% V) = (2.497e+05um H, 3.152e+05um V)
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.59% V. EstWL: 5.649084e+05um
[03/15 19:10:19    479] (I)       ============  Phase 1c Route ============
[03/15 19:10:19    479] (I)       Level2 Grid: 53 x 53
[03/15 19:10:19    479] (I)       Phase 1c runs 0.01 seconds
[03/15 19:10:19    479] (I)       Usage: 313865 = (138754 H, 175111 V) = (22.71% H, 16.00% V) = (2.498e+05um H, 3.152e+05um V)
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] (I)       ============  Phase 1d Route ============
[03/15 19:10:19    479] (I)       Phase 1d runs 0.02 seconds
[03/15 19:10:19    479] (I)       Usage: 313894 = (138779 H, 175115 V) = (22.71% H, 16.00% V) = (2.498e+05um H, 3.152e+05um V)
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] (I)       ============  Phase 1e Route ============
[03/15 19:10:19    479] (I)       Phase 1e runs 0.01 seconds
[03/15 19:10:19    479] (I)       Usage: 313894 = (138779 H, 175115 V) = (22.71% H, 16.00% V) = (2.498e+05um H, 3.152e+05um V)
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.48% V. EstWL: 5.650092e+05um
[03/15 19:10:19    479] [NR-eagl] 
[03/15 19:10:19    479] (I)       ============  Phase 1l Route ============
[03/15 19:10:19    479] (I)       dpBasedLA: time=0.05  totalOF=2333  totalVia=165536  totalWL=313877  total(Via+WL)=479413 
[03/15 19:10:19    479] (I)       Total Global Routing Runtime: 0.32 seconds
[03/15 19:10:19    479] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.20% V
[03/15 19:10:19    479] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.41% V
[03/15 19:10:19    479] (I)       
[03/15 19:10:19    479] [NR-eagl] End Peak syMemory usage = 1344.3 MB
[03/15 19:10:19    479] [NR-eagl] Early Global Router Kernel+IO runtime : 0.54 seconds
[03/15 19:10:19    479] Local HotSpot Analysis: normalized max congestion hotspot area = 2.10, normalized total congestion hotspot area = 4.46 (area is in unit of 4 std-cell row bins)
[03/15 19:10:19    479] Local HotSpot Analysis: normalized congestion hotspot area = 2.10/4.46 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:10:19    479] HotSpot [1] box (53.20 298.00 110.80 341.20)
[03/15 19:10:19    479] HotSpot [1] area 2.36
[03/15 19:10:19    479] HotSpot [2] box (341.20 38.80 384.40 96.40)
[03/15 19:10:19    479] HotSpot [2] area 0.52
[03/15 19:10:19    479] HotSpot [3] box (427.60 226.00 456.40 269.20)
[03/15 19:10:19    479] HotSpot [3] area 0.52
[03/15 19:10:19    479] HotSpot [4] box (370.00 427.60 413.20 467.20)
[03/15 19:10:19    479] HotSpot [4] area 0.52
[03/15 19:10:19    479] HotSpot [5] box (398.80 110.80 427.60 139.60)
[03/15 19:10:19    479] HotSpot [5] area 0.26
[03/15 19:10:19    479] Top 5 hotspots total area: 4.20
[03/15 19:10:19    479] 
[03/15 19:10:19    479] ** np local hotspot detection info verbose **
[03/15 19:10:19    479] level 0: max group area = 3.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:10:19    479] level 1: max group area = 4.00 (0.00%) total group area = 4.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:10:19    479] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:10:19    479] 
[03/15 19:10:19    479] #spOpts: N=65 
[03/15 19:10:19    479] Apply auto density screen in post-place stage.
[03/15 19:10:19    479] Auto density screen increases utilization from 0.525 to 0.525
[03/15 19:10:19    479] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1344.3M
[03/15 19:10:19    479] *** Starting refinePlace (0:07:59 mem=1344.3M) ***
[03/15 19:10:19    479] Total net bbox length = 4.654e+05 (1.972e+05 2.682e+05) (ext = 2.570e+04)
[03/15 19:10:19    479] default core: bins with density >  0.75 = 5.92 % ( 40 / 676 )
[03/15 19:10:19    479] Density distribution unevenness ratio = 12.470%
[03/15 19:10:19    479] RPlace IncrNP: Rollback Lev = -5
[03/15 19:10:19    479] RPlace: Density =0.956667, incremental np is triggered.
[03/15 19:10:19    479] incr SKP is on..., with optDC mode
[03/15 19:10:19    479] tdgpInitIgnoreNetLoadFix on 
[03/15 19:10:22    481] Congestion driven padding in post-place stage.
[03/15 19:10:22    482] Congestion driven padding increases utilization from 0.793 to 0.795
[03/15 19:10:22    482] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1360.5M
[03/15 19:11:56    576] default core: bins with density >  0.75 = 3.99 % ( 27 / 676 )
[03/15 19:11:56    576] Density distribution unevenness ratio = 12.290%
[03/15 19:11:56    576] RPlace postIncrNP: Density = 0.956667 -> 0.816667.
[03/15 19:11:56    576] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:11:56    576] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 19:11:56    576] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 19:11:56    576] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/15 19:11:56    576] [0.95 - 1.00] :	 1 (0.15%) -> 0 (0.00%)
[03/15 19:11:56    576] [0.90 - 0.95] :	 2 (0.30%) -> 0 (0.00%)
[03/15 19:11:56    576] [0.85 - 0.90] :	 5 (0.74%) -> 0 (0.00%)
[03/15 19:11:56    576] [0.80 - 0.85] :	 8 (1.18%) -> 4 (0.59%)
[03/15 19:11:56    576] [CPU] RefinePlace/IncrNP (cpu=0:01:37, real=0:01:37, mem=1441.2MB) @(0:07:59 - 0:09:36).
[03/15 19:11:56    576] Move report: incrNP moves 23079 insts, mean move: 8.40 um, max move: 67.00 um
[03/15 19:11:56    576] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_388_0): (409.20, 98.20) --> (374.60, 65.80)
[03/15 19:11:56    576] Move report: Timing Driven Placement moves 23079 insts, mean move: 8.40 um, max move: 67.00 um
[03/15 19:11:56    576] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_388_0): (409.20, 98.20) --> (374.60, 65.80)
[03/15 19:11:56    576] 	Runtime: CPU: 0:01:37 REAL: 0:01:37 MEM: 1441.2MB
[03/15 19:11:56    576] Starting refinePlace ...
[03/15 19:11:56    576] default core: bins with density >  0.75 = 3.99 % ( 27 / 676 )
[03/15 19:11:56    576] Density distribution unevenness ratio = 12.145%
[03/15 19:11:56    576]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:11:56    576] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1441.2MB) @(0:09:36 - 0:09:37).
[03/15 19:11:56    576] Move report: preRPlace moves 2562 insts, mean move: 0.46 um, max move: 3.40 um
[03/15 19:11:56    576] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1361): (136.20, 413.20) --> (137.80, 415.00)
[03/15 19:11:56    576] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 19:11:56    576] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:11:56    576] Placement tweakage begins.
[03/15 19:11:56    576] wire length = 5.964e+05
[03/15 19:11:58    578] wire length = 5.662e+05
[03/15 19:11:58    578] Placement tweakage ends.
[03/15 19:11:58    578] Move report: tweak moves 1784 insts, mean move: 2.78 um, max move: 14.80 um
[03/15 19:11:58    578] 	Max move on inst (mac_array_instance/FE_OFC730_q_temp_86_): (130.40, 339.40) --> (145.20, 339.40)
[03/15 19:11:58    578] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1441.2MB) @(0:09:37 - 0:09:39).
[03/15 19:11:59    579] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:11:59    579] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1441.2MB) @(0:09:39 - 0:09:39).
[03/15 19:11:59    579] Move report: Detail placement moves 3914 insts, mean move: 1.50 um, max move: 14.60 um
[03/15 19:11:59    579] 	Max move on inst (mac_array_instance/FE_OFC730_q_temp_86_): (130.60, 339.40) --> (145.20, 339.40)
[03/15 19:11:59    579] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1441.2MB
[03/15 19:11:59    579] Statistics of distance of Instance movement in refine placement:
[03/15 19:11:59    579]   maximum (X+Y) =        67.00 um
[03/15 19:11:59    579]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_388_0) with max move: (409.2, 98.2) -> (374.6, 65.8)
[03/15 19:11:59    579]   mean    (X+Y) =         8.43 um
[03/15 19:11:59    579] Total instances flipped for WireLenOpt: 1466
[03/15 19:11:59    579] Total instances flipped, including legalization: 14
[03/15 19:11:59    579] Summary Report:
[03/15 19:11:59    579] Instances move: 23082 (out of 23142 movable)
[03/15 19:11:59    579] Mean displacement: 8.43 um
[03/15 19:11:59    579] Max displacement: 67.00 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_388_0) (409.2, 98.2) -> (374.6, 65.8)
[03/15 19:11:59    579] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:11:59    579] Total instances moved : 23082
[03/15 19:11:59    579] Total net bbox length = 4.520e+05 (1.886e+05 2.634e+05) (ext = 2.458e+04)
[03/15 19:11:59    579] Runtime: CPU: 0:01:40 REAL: 0:01:40 MEM: 1441.2MB
[03/15 19:11:59    579] [CPU] RefinePlace/total (cpu=0:01:40, real=0:01:40, mem=1441.2MB) @(0:07:59 - 0:09:39).
[03/15 19:11:59    579] *** Finished refinePlace (0:09:39 mem=1441.2M) ***
[03/15 19:11:59    579] #spOpts: N=65 
[03/15 19:11:59    579] default core: bins with density >  0.75 =  3.7 % ( 25 / 676 )
[03/15 19:11:59    579] Density distribution unevenness ratio = 12.123%
[03/15 19:11:59    579] Trial Route Overflow 0(H) 0(V)
[03/15 19:11:59    579] Starting congestion repair ...
[03/15 19:11:59    579] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/15 19:11:59    579] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:11:59    579] (I)       Reading DB...
[03/15 19:11:59    579] (I)       congestionReportName   : 
[03/15 19:11:59    579] (I)       buildTerm2TermWires    : 1
[03/15 19:11:59    579] (I)       doTrackAssignment      : 1
[03/15 19:11:59    579] (I)       dumpBookshelfFiles     : 0
[03/15 19:11:59    579] (I)       numThreads             : 1
[03/15 19:11:59    579] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:11:59    579] (I)       honorPin               : false
[03/15 19:11:59    579] (I)       honorPinGuide          : true
[03/15 19:11:59    579] (I)       honorPartition         : false
[03/15 19:11:59    579] (I)       allowPartitionCrossover: false
[03/15 19:11:59    579] (I)       honorSingleEntry       : true
[03/15 19:11:59    579] (I)       honorSingleEntryStrong : true
[03/15 19:11:59    579] (I)       handleViaSpacingRule   : false
[03/15 19:11:59    579] (I)       PDConstraint           : none
[03/15 19:11:59    579] (I)       expBetterNDRHandling   : false
[03/15 19:11:59    579] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:11:59    579] (I)       routingEffortLevel     : 3
[03/15 19:11:59    579] [NR-eagl] minRouteLayer          : 2
[03/15 19:11:59    579] [NR-eagl] maxRouteLayer          : 4
[03/15 19:11:59    579] (I)       numRowsPerGCell        : 1
[03/15 19:11:59    579] (I)       speedUpLargeDesign     : 0
[03/15 19:11:59    579] (I)       speedUpBlkViolationClean: 0
[03/15 19:11:59    579] (I)       multiThreadingTA       : 0
[03/15 19:11:59    579] (I)       blockedPinEscape       : 1
[03/15 19:11:59    579] (I)       blkAwareLayerSwitching : 0
[03/15 19:11:59    579] (I)       betterClockWireModeling: 1
[03/15 19:11:59    579] (I)       punchThroughDistance   : 500.00
[03/15 19:11:59    579] (I)       scenicBound            : 1.15
[03/15 19:11:59    579] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:11:59    579] (I)       source-to-sink ratio   : 0.00
[03/15 19:11:59    579] (I)       targetCongestionRatioH : 1.00
[03/15 19:11:59    579] (I)       targetCongestionRatioV : 1.00
[03/15 19:11:59    579] (I)       layerCongestionRatio   : 0.70
[03/15 19:11:59    579] (I)       m1CongestionRatio      : 0.10
[03/15 19:11:59    579] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:11:59    579] (I)       localRouteEffort       : 1.00
[03/15 19:11:59    579] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:11:59    579] (I)       supplyScaleFactorH     : 1.00
[03/15 19:11:59    579] (I)       supplyScaleFactorV     : 1.00
[03/15 19:11:59    579] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:11:59    579] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:11:59    579] (I)       blockTrack             : 
[03/15 19:11:59    579] (I)       readTROption           : true
[03/15 19:11:59    579] (I)       extraSpacingBothSide   : false
[03/15 19:11:59    579] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:11:59    579] (I)       routeSelectedNetsOnly  : false
[03/15 19:11:59    579] (I)       before initializing RouteDB syMemory usage = 1441.2 MB
[03/15 19:11:59    579] (I)       starting read tracks
[03/15 19:11:59    579] (I)       build grid graph
[03/15 19:11:59    579] (I)       build grid graph start
[03/15 19:11:59    579] [NR-eagl] Layer1 has no routable track
[03/15 19:11:59    579] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:11:59    579] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:11:59    579] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:11:59    579] (I)       build grid graph end
[03/15 19:11:59    579] (I)       Layer1   numNetMinLayer=25277
[03/15 19:11:59    579] (I)       Layer2   numNetMinLayer=0
[03/15 19:11:59    579] (I)       Layer3   numNetMinLayer=0
[03/15 19:11:59    579] (I)       Layer4   numNetMinLayer=0
[03/15 19:11:59    579] (I)       numViaLayers=3
[03/15 19:11:59    579] (I)       end build via table
[03/15 19:11:59    579] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:11:59    579] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:11:59    579] (I)       readDataFromPlaceDB
[03/15 19:11:59    579] (I)       Read net information..
[03/15 19:11:59    579] [NR-eagl] Read numTotalNets=25277  numIgnoredNets=0
[03/15 19:11:59    579] (I)       Read testcase time = 0.010 seconds
[03/15 19:11:59    579] 
[03/15 19:11:59    579] (I)       totalPins=88161  totalGlobalPin=86934 (98.61%)
[03/15 19:11:59    579] (I)       Model blockage into capacity
[03/15 19:11:59    579] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:11:59    579] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:11:59    579] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:11:59    579] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:11:59    579] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:11:59    579] (I)       Modeling time = 0.020 seconds
[03/15 19:11:59    579] 
[03/15 19:11:59    579] (I)       Number of ignored nets = 0
[03/15 19:11:59    579] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:11:59    579] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:11:59    579] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:11:59    579] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:11:59    579] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:11:59    579] (I)       Before initializing earlyGlobalRoute syMemory usage = 1441.2 MB
[03/15 19:11:59    579] (I)       Layer1  viaCost=300.00
[03/15 19:11:59    579] (I)       Layer2  viaCost=100.00
[03/15 19:11:59    579] (I)       Layer3  viaCost=100.00
[03/15 19:11:59    579] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:11:59    579] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:11:59    579] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:11:59    579] (I)       Site Width          :   400  (dbu)
[03/15 19:11:59    579] (I)       Row Height          :  3600  (dbu)
[03/15 19:11:59    579] (I)       GCell Width         :  3600  (dbu)
[03/15 19:11:59    579] (I)       GCell Height        :  3600  (dbu)
[03/15 19:11:59    579] (I)       grid                :   265   265     4
[03/15 19:11:59    579] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:11:59    579] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:11:59    579] (I)       Default wire width  :   180   200   200   200
[03/15 19:11:59    579] (I)       Default wire space  :   180   200   200   200
[03/15 19:11:59    579] (I)       Default pitch size  :   360   400   400   400
[03/15 19:11:59    579] (I)       First Track Coord   :     0   200   400   200
[03/15 19:11:59    579] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:11:59    579] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:11:59    579] (I)       Num of masks        :     1     1     1     1
[03/15 19:11:59    579] (I)       --------------------------------------------------------
[03/15 19:11:59    579] 
[03/15 19:11:59    579] [NR-eagl] ============ Routing rule table ============
[03/15 19:11:59    579] [NR-eagl] Rule id 0. Nets 25277 
[03/15 19:11:59    579] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:11:59    579] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:11:59    579] [NR-eagl] ========================================
[03/15 19:11:59    579] [NR-eagl] 
[03/15 19:11:59    579] (I)       After initializing earlyGlobalRoute syMemory usage = 1441.2 MB
[03/15 19:11:59    579] (I)       Loading and dumping file time : 0.19 seconds
[03/15 19:11:59    579] (I)       ============= Initialization =============
[03/15 19:11:59    579] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:11:59    579] [NR-eagl] Layer group 1: route 25277 net(s) in layer range [2, 4]
[03/15 19:11:59    579] (I)       ============  Phase 1a Route ============
[03/15 19:11:59    579] (I)       Phase 1a runs 0.09 seconds
[03/15 19:11:59    579] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/15 19:11:59    579] (I)       Usage: 304503 = (132945 H, 171558 V) = (21.76% H, 15.68% V) = (2.393e+05um H, 3.088e+05um V)
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] (I)       ============  Phase 1b Route ============
[03/15 19:11:59    579] (I)       Phase 1b runs 0.02 seconds
[03/15 19:11:59    579] (I)       Usage: 304589 = (133009 H, 171580 V) = (21.77% H, 15.68% V) = (2.394e+05um H, 3.088e+05um V)
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.23% V. EstWL: 5.482602e+05um
[03/15 19:11:59    579] (I)       ============  Phase 1c Route ============
[03/15 19:11:59    579] (I)       Level2 Grid: 53 x 53
[03/15 19:11:59    579] (I)       Phase 1c runs 0.03 seconds
[03/15 19:11:59    579] (I)       Usage: 304589 = (133009 H, 171580 V) = (21.77% H, 15.68% V) = (2.394e+05um H, 3.088e+05um V)
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] (I)       ============  Phase 1d Route ============
[03/15 19:11:59    579] (I)       Phase 1d runs 0.02 seconds
[03/15 19:11:59    579] (I)       Usage: 304641 = (133052 H, 171589 V) = (21.77% H, 15.68% V) = (2.395e+05um H, 3.089e+05um V)
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] (I)       ============  Phase 1e Route ============
[03/15 19:11:59    579] (I)       Phase 1e runs 0.00 seconds
[03/15 19:11:59    579] (I)       Usage: 304641 = (133052 H, 171589 V) = (21.77% H, 15.68% V) = (2.395e+05um H, 3.089e+05um V)
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.16% V. EstWL: 5.483538e+05um
[03/15 19:11:59    579] [NR-eagl] 
[03/15 19:11:59    579] (I)       ============  Phase 1l Route ============
[03/15 19:11:59    579] (I)       dpBasedLA: time=0.05  totalOF=1148  totalVia=166028  totalWL=304616  total(Via+WL)=470644 
[03/15 19:11:59    579] (I)       Total Global Routing Runtime: 0.33 seconds
[03/15 19:11:59    579] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.04% V
[03/15 19:11:59    579] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.04% V
[03/15 19:11:59    579] (I)       
[03/15 19:11:59    579] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 19:11:59    579] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:11:59    579] 
[03/15 19:11:59    579] ** np local hotspot detection info verbose **
[03/15 19:11:59    579] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:11:59    579] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:11:59    579] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:11:59    579] 
[03/15 19:11:59    579] describeCongestion: hCong = 0.00 vCong = 0.00
[03/15 19:11:59    579] Skipped repairing congestion.
[03/15 19:11:59    579] (I)       ============= track Assignment ============
[03/15 19:11:59    579] (I)       extract Global 3D Wires
[03/15 19:11:59    579] (I)       Extract Global WL : time=0.01
[03/15 19:11:59    579] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:11:59    579] (I)       Initialization real time=0.01 seconds
[03/15 19:12:00    580] (I)       Kernel real time=0.32 seconds
[03/15 19:12:00    580] (I)       End Greedy Track Assignment
[03/15 19:12:00    580] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 87920
[03/15 19:12:00    580] [NR-eagl] Layer2(M2)(V) length: 2.416492e+05um, number of vias: 127987
[03/15 19:12:00    580] [NR-eagl] Layer3(M3)(H) length: 2.451743e+05um, number of vias: 4371
[03/15 19:12:00    580] [NR-eagl] Layer4(M4)(V) length: 7.506483e+04um, number of vias: 0
[03/15 19:12:00    580] [NR-eagl] Total length: 5.618884e+05um, number of vias: 220278
[03/15 19:12:00    580] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[03/15 19:12:00    580] Start to check current routing status for nets...
[03/15 19:12:00    580] Using hname+ instead name for net compare
[03/15 19:12:00    580] All nets are already routed correctly.
[03/15 19:12:00    580] End to check current routing status for nets (mem=1304.9M)
[03/15 19:12:00    580] Extraction called for design 'core' of instances=23142 and nets=25428 using extraction engine 'preRoute' .
[03/15 19:12:00    580] PreRoute RC Extraction called for design core.
[03/15 19:12:00    580] RC Extraction called in multi-corner(2) mode.
[03/15 19:12:00    580] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:12:00    580] RCMode: PreRoute
[03/15 19:12:00    580]       RC Corner Indexes            0       1   
[03/15 19:12:00    580] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:12:00    580] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:12:00    580] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:12:00    580] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:12:00    580] Shrink Factor                : 1.00000
[03/15 19:12:00    580] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:12:00    580] Using capacitance table file ...
[03/15 19:12:00    580] Updating RC grid for preRoute extraction ...
[03/15 19:12:00    580] Initializing multi-corner capacitance tables ... 
[03/15 19:12:00    580] Initializing multi-corner resistance tables ...
[03/15 19:12:00    580] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1304.879M)
[03/15 19:12:01    581] Compute RC Scale Done ...
[03/15 19:12:01    581] **optDesign ... cpu = 0:08:09, real = 0:08:11, mem = 1296.2M, totSessionCpu=0:09:42 **
[03/15 19:12:01    581] Include MVT Delays for Hold Opt
[03/15 19:12:01    581] #################################################################################
[03/15 19:12:01    581] # Design Stage: PreRoute
[03/15 19:12:01    581] # Design Name: core
[03/15 19:12:01    581] # Design Mode: 65nm
[03/15 19:12:01    581] # Analysis Mode: MMMC Non-OCV 
[03/15 19:12:01    581] # Parasitics Mode: No SPEF/RCDB
[03/15 19:12:01    581] # Signoff Settings: SI Off 
[03/15 19:12:01    581] #################################################################################
[03/15 19:12:02    582] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:12:02    582] Calculate delays in BcWc mode...
[03/15 19:12:02    582] Topological Sorting (CPU = 0:00:00.0, MEM = 1297.8M, InitMEM = 1294.2M)
[03/15 19:12:06    586] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:12:06    586] End delay calculation. (MEM=1371.46 CPU=0:00:03.1 REAL=0:00:03.0)
[03/15 19:12:06    586] *** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 1371.5M) ***
[03/15 19:12:07    587] Leakage Power Opt: re-selecting buf/inv list 
[03/15 19:12:07    587] Summary for sequential cells idenfication: 
[03/15 19:12:07    587] Identified SBFF number: 199
[03/15 19:12:07    587] Identified MBFF number: 0
[03/15 19:12:07    587] Not identified SBFF number: 0
[03/15 19:12:07    587] Not identified MBFF number: 0
[03/15 19:12:07    587] Number of sequential cells which are not FFs: 104
[03/15 19:12:07    587] 
[03/15 19:12:07    587] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:12:07    587] optDesignOneStep: Leakage Power Flow
[03/15 19:12:07    587] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:12:07    587] Begin: GigaOpt DRV Optimization
[03/15 19:12:07    587] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/15 19:12:07    587] Info: 1 clock net  excluded from IPO operation.
[03/15 19:12:07    587] Summary for sequential cells idenfication: 
[03/15 19:12:07    587] Identified SBFF number: 199
[03/15 19:12:07    587] Identified MBFF number: 0
[03/15 19:12:07    587] Not identified SBFF number: 0
[03/15 19:12:07    587] Not identified MBFF number: 0
[03/15 19:12:07    587] Number of sequential cells which are not FFs: 104
[03/15 19:12:07    587] 
[03/15 19:12:07    587] PhyDesignGrid: maxLocalDensity 3.00
[03/15 19:12:07    587] #spOpts: N=65 
[03/15 19:12:07    587] Core basic site is core
[03/15 19:12:07    587] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:12:10    590] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:12:10    590] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 19:12:10    590] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:12:10    590] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 19:12:10    590] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:12:10    590] DEBUG: @coeDRVCandCache::init.
[03/15 19:12:11    591] Info: violation cost 100.877724 (cap = 0.669030, tran = 98.208694, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/15 19:12:11    591] |     6   |   294   |     6   |      6  |     0   |     0   |     0   |     0   | -1.15 |          0|          0|          0|  52.50  |            |           |
[03/15 19:12:13    593] Info: violation cost 1.337919 (cap = 0.000000, tran = 1.337919, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:12:13    593] |     1   |    59   |     0   |      0  |     0   |     0   |     0   |     0   | -1.15 |         24|          0|         24|  52.51  |   0:00:02.0|    1466.9M|
[03/15 19:12:13    593] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:12:13    593] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.15 |          0|          0|          1|  52.51  |   0:00:00.0|    1466.9M|
[03/15 19:12:13    593] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:12:13    593] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.15 |          0|          0|          0|  52.51  |   0:00:00.0|    1466.9M|
[03/15 19:12:13    593] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:12:13    593] 
[03/15 19:12:13    593] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1466.9M) ***
[03/15 19:12:13    593] 
[03/15 19:12:13    593] *** Starting refinePlace (0:09:53 mem=1498.9M) ***
[03/15 19:12:13    593] Total net bbox length = 4.549e+05 (1.903e+05 2.646e+05) (ext = 2.458e+04)
[03/15 19:12:13    593] default core: bins with density >  0.75 =  3.7 % ( 25 / 676 )
[03/15 19:12:13    593] Density distribution unevenness ratio = 12.250%
[03/15 19:12:13    593] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1498.9MB) @(0:09:53 - 0:09:53).
[03/15 19:12:13    593] Starting refinePlace ...
[03/15 19:12:13    593] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:12:13    593] default core: bins with density >  0.75 =  3.7 % ( 25 / 676 )
[03/15 19:12:13    593] Density distribution unevenness ratio = 12.113%
[03/15 19:12:13    593]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:12:13    593] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1498.9MB) @(0:09:53 - 0:09:54).
[03/15 19:12:13    593] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:12:13    593] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:12:13    593] Move report: legalization moves 17 insts, mean move: 1.11 um, max move: 3.00 um
[03/15 19:12:13    593] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1612_n91): (435.00, 229.60) --> (433.80, 231.40)
[03/15 19:12:13    593] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1498.9MB) @(0:09:54 - 0:09:54).
[03/15 19:12:13    593] Move report: Detail placement moves 17 insts, mean move: 1.11 um, max move: 3.00 um
[03/15 19:12:13    593] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1612_n91): (435.00, 229.60) --> (433.80, 231.40)
[03/15 19:12:13    593] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1498.9MB
[03/15 19:12:13    593] Statistics of distance of Instance movement in refine placement:
[03/15 19:12:13    593]   maximum (X+Y) =         3.00 um
[03/15 19:12:13    593]   inst (mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1612_n91) with max move: (435, 229.6) -> (433.8, 231.4)
[03/15 19:12:13    593]   mean    (X+Y) =         1.11 um
[03/15 19:12:13    593] Summary Report:
[03/15 19:12:13    593] Instances move: 17 (out of 23166 movable)
[03/15 19:12:13    593] Mean displacement: 1.11 um
[03/15 19:12:13    593] Max displacement: 3.00 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC1612_n91) (435, 229.6) -> (433.8, 231.4)
[03/15 19:12:13    593] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/15 19:12:13    593] Total instances moved : 17
[03/15 19:12:13    593] Total net bbox length = 4.549e+05 (1.903e+05 2.647e+05) (ext = 2.458e+04)
[03/15 19:12:13    593] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1498.9MB
[03/15 19:12:13    593] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1498.9MB) @(0:09:53 - 0:09:54).
[03/15 19:12:13    593] *** Finished refinePlace (0:09:54 mem=1498.9M) ***
[03/15 19:12:13    593] Finished re-routing un-routed nets (0:00:00.0 1498.9M)
[03/15 19:12:13    593] 
[03/15 19:12:13    593] 
[03/15 19:12:13    593] Density : 0.5251
[03/15 19:12:13    593] Max route overflow : 0.0004
[03/15 19:12:13    593] 
[03/15 19:12:13    593] 
[03/15 19:12:13    593] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1498.9M) ***
[03/15 19:12:13    593] DEBUG: @coeDRVCandCache::cleanup.
[03/15 19:12:13    594] End: GigaOpt DRV Optimization
[03/15 19:12:13    594] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/15 19:12:13    594] Leakage Power Opt: resetting the buf/inv selection
[03/15 19:12:13    594] ** Profile ** Start :  cpu=0:00:00.0, mem=1314.2M
[03/15 19:12:13    594] ** Profile ** Other data :  cpu=0:00:00.1, mem=1314.2M
[03/15 19:12:14    594] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1324.3M
[03/15 19:12:14    594] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1324.3M
[03/15 19:12:14    594] 
------------------------------------------------------------
     Summary (cpu=0.12min real=0.10min mem=1314.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.146  | -1.146  | -0.479  |
|           TNS (ns):| -1303.4 | -1169.0 |-135.976 |
|    Violating Paths:|  2173   |  1420   |   783   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.515%
Routing Overflow: 0.01% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1324.3M
[03/15 19:12:14    594] **optDesign ... cpu = 0:08:22, real = 0:08:24, mem = 1314.2M, totSessionCpu=0:09:55 **
[03/15 19:12:14    594] *** Timing NOT met, worst failing slack is -1.146
[03/15 19:12:14    594] *** Check timing (0:00:00.0)
[03/15 19:12:14    594] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:12:14    594] optDesignOneStep: Leakage Power Flow
[03/15 19:12:14    594] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:12:14    594] Begin: GigaOpt Optimization in WNS mode
[03/15 19:12:14    594] Info: 1 clock net  excluded from IPO operation.
[03/15 19:12:14    594] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:12:14    594] #spOpts: N=65 
[03/15 19:12:17    597] *info: 1 clock net excluded
[03/15 19:12:17    597] *info: 2 special nets excluded.
[03/15 19:12:17    597] *info: 149 no-driver nets excluded.
[03/15 19:12:18    598] ** GigaOpt Optimizer WNS Slack -1.146 TNS Slack -1303.362 Density 52.51
[03/15 19:12:18    598] Optimizer WNS Pass 0
[03/15 19:12:18    598] Active Path Group: reg2reg  
[03/15 19:12:18    599] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:12:18    599] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:12:18    599] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:12:18    599] |  -1.146|   -1.146|-1168.958|-1303.362|    52.51%|   0:00:00.0| 1447.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/15 19:12:19    599] |  -1.138|   -1.138|-1163.339|-1297.743|    52.52%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:19    599] |  -1.120|   -1.120|-1159.692|-1294.095|    52.52%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
[03/15 19:12:19    599] |  -1.110|   -1.110|-1157.818|-1292.221|    52.52%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 19:12:19    600] |  -1.101|   -1.101|-1151.893|-1286.297|    52.52%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:12:20    600] |  -1.101|   -1.101|-1150.166|-1284.569|    52.52%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:12:20    600] |  -1.094|   -1.094|-1150.116|-1284.520|    52.52%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:20    600] |  -1.087|   -1.087|-1146.204|-1280.617|    52.53%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:21    601] |  -1.079|   -1.079|-1144.481|-1278.921|    52.54%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/15 19:12:21    601] |  -1.072|   -1.072|-1139.404|-1273.875|    52.55%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:22    602] |  -1.070|   -1.070|-1133.247|-1267.719|    52.57%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:23    603] |  -1.062|   -1.062|-1130.544|-1265.068|    52.58%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:23    603] |  -1.061|   -1.061|-1125.876|-1260.429|    52.60%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:23    604] |  -1.055|   -1.055|-1125.376|-1259.981|    52.60%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:24    604] |  -1.048|   -1.048|-1120.927|-1255.533|    52.61%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:25    605] |  -1.048|   -1.048|-1113.332|-1247.994|    52.63%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:25    605] |  -1.041|   -1.041|-1112.812|-1247.474|    52.64%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:26    606] |  -1.041|   -1.041|-1106.107|-1240.927|    52.66%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 19:12:26    606] |  -1.035|   -1.035|-1104.686|-1239.589|    52.67%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:27    607] |  -1.030|   -1.030|-1099.705|-1234.898|    52.69%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:28    608] |  -1.026|   -1.026|-1093.980|-1229.862|    52.72%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:12:28    609] |  -1.024|   -1.024|-1091.016|-1227.812|    52.75%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:29    609] |  -1.017|   -1.017|-1087.864|-1224.660|    52.77%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/15 19:12:30    610] |  -1.017|   -1.017|-1080.536|-1218.558|    52.80%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:30    610] |  -1.010|   -1.010|-1079.559|-1217.581|    52.81%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:31    611] |  -1.010|   -1.010|-1072.331|-1210.741|    52.84%|   0:00:01.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:31    612] |  -1.003|   -1.003|-1071.384|-1209.794|    52.85%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:33    613] |  -1.001|   -1.001|-1066.172|-1205.163|    52.88%|   0:00:02.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:33    613] |  -0.994|   -0.994|-1063.873|-1202.937|    52.89%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:35    615] |  -0.994|   -0.994|-1058.404|-1198.307|    52.93%|   0:00:02.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:35    615] |  -0.994|   -0.994|-1057.500|-1197.404|    52.94%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:35    615] |  -0.987|   -0.987|-1056.812|-1196.715|    52.94%|   0:00:00.0| 1449.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/15 19:12:37    617] |  -0.986|   -0.986|-1050.241|-1190.629|    52.99%|   0:00:02.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:37    617] |  -0.985|   -0.985|-1048.153|-1188.693|    53.00%|   0:00:00.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:38    618] |  -0.982|   -0.982|-1046.555|-1187.149|    53.01%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:38    618] |  -0.982|   -0.982|-1045.410|-1186.380|    53.04%|   0:00:00.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:38    619] |  -0.982|   -0.982|-1045.406|-1186.478|    53.04%|   0:00:00.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:38    619] |  -0.976|   -0.976|-1044.952|-1186.024|    53.05%|   0:00:00.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:40    621] |  -0.975|   -0.975|-1039.473|-1180.933|    53.09%|   0:00:02.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:41    621] |  -0.973|   -0.973|-1038.144|-1180.217|    53.11%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:12:41    622] |  -0.973|   -0.973|-1034.981|-1177.131|    53.12%|   0:00:00.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:12:42    622] |  -0.969|   -0.969|-1033.712|-1175.935|    53.15%|   0:00:01.0| 1450.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:43    623] |  -0.966|   -0.966|-1028.634|-1171.094|    53.19%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:44    624] |  -0.966|   -0.966|-1027.064|-1169.801|    53.21%|   0:00:01.0| 1451.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:45    625] |  -0.964|   -0.964|-1026.087|-1168.843|    53.23%|   0:00:01.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:45    625] |  -0.964|   -0.964|-1025.223|-1168.352|    53.25%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:45    625] |  -0.964|   -0.964|-1025.068|-1168.202|    53.25%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:46    626] |  -0.962|   -0.962|-1024.442|-1167.590|    53.27%|   0:00:01.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:46    626] |  -0.962|   -0.962|-1023.546|-1167.123|    53.28%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:46    626] |  -0.962|   -0.962|-1023.387|-1167.046|    53.28%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:46    626] |  -0.961|   -0.961|-1023.374|-1167.033|    53.29%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:47    627] |  -0.961|   -0.961|-1022.194|-1165.980|    53.31%|   0:00:01.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:47    627] |  -0.961|   -0.961|-1022.120|-1165.983|    53.31%|   0:00:00.0| 1454.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:47    627] |  -0.959|   -0.959|-1021.821|-1165.684|    53.32%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:47    628] |  -0.959|   -0.959|-1020.314|-1164.237|    53.33%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:48    628] |  -0.956|   -0.956|-1019.871|-1163.794|    53.34%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:49    629] |  -0.956|   -0.956|-1017.495|-1161.726|    53.36%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:49    629] |  -0.956|   -0.956|-1016.314|-1160.567|    53.37%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/15 19:12:49    630] |  -0.954|   -0.954|-1015.419|-1159.672|    53.39%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:50    630] |  -0.951|   -0.951|-1014.484|-1159.145|    53.40%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:51    631] |  -0.951|   -0.951|-1013.492|-1159.124|    53.42%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:51    631] |  -0.951|   -0.951|-1013.383|-1159.016|    53.42%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 19:12:51    631] |  -0.949|   -0.949|-1012.904|-1158.536|    53.43%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:12:52    632] |  -0.949|   -0.949|-1011.086|-1156.993|    53.45%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:12:52    632] |  -0.949|   -0.949|-1010.743|-1156.797|    53.45%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:12:52    632] |  -0.948|   -0.948|-1010.086|-1156.140|    53.47%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:52    633] |  -0.948|   -0.948|-1009.353|-1155.519|    53.48%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:53    633] |  -0.946|   -0.946|-1009.285|-1155.451|    53.48%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:54    634] |  -0.946|   -0.946|-1008.547|-1155.050|    53.50%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:54    634] |  -0.946|   -0.946|-1008.490|-1155.280|    53.50%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:54    634] |  -0.943|   -0.943|-1007.667|-1154.547|    53.52%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:55    635] |  -0.943|   -0.943|-1007.212|-1154.647|    53.54%|   0:00:01.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:55    635] |  -0.943|   -0.943|-1007.060|-1154.499|    53.54%|   0:00:00.0| 1457.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:12:56    636] |  -0.942|   -0.942|-1006.673|-1154.112|    53.57%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:12:57    637] |  -0.942|   -0.942|-1006.396|-1153.905|    53.57%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:12:57    637] |  -0.942|   -0.942|-1006.352|-1153.885|    53.57%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:12:57    637] |  -0.940|   -0.940|-1005.855|-1153.388|    53.58%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:58    638] |  -0.940|   -0.940|-1005.050|-1152.900|    53.60%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:12:59    639] |  -0.938|   -0.938|-1004.410|-1152.260|    53.61%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:12:59    639] |  -0.938|   -0.938|-1003.682|-1151.743|    53.62%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:12:59    639] |  -0.938|   -0.938|-1003.665|-1151.725|    53.62%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:00    640] |  -0.937|   -0.937|-1003.379|-1151.483|    53.63%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:00    640] |  -0.937|   -0.937|-1002.325|-1150.537|    53.64%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/15 19:13:00    640] |  -0.937|   -0.937|-1002.292|-1150.504|    53.64%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/15 19:13:00    640] |  -0.936|   -0.936|-1001.652|-1149.864|    53.65%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:01    641] |  -0.936|   -0.936|-1001.206|-1149.797|    53.65%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:01    641] |  -0.934|   -0.934|-1000.879|-1149.470|    53.66%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:01    642] |  -0.934|   -0.934| -999.944|-1148.728|    53.67%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:02    642] |  -0.933|   -0.933| -999.458|-1148.242|    53.68%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/15 19:13:03    643] |  -0.933|   -0.933| -998.597|-1147.748|    53.69%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/15 19:13:04    644] |  -0.932|   -0.932| -998.035|-1147.291|    53.71%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:13:04    644] |  -0.932|   -0.932| -997.789|-1147.045|    53.71%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:13:06    646] |  -0.930|   -0.930| -997.088|-1146.344|    53.74%|   0:00:02.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:07    647] |  -0.930|   -0.930| -996.551|-1146.077|    53.74%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:07    647] |  -0.930|   -0.930| -996.547|-1146.072|    53.74%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:07    648] |  -0.928|   -0.928| -996.059|-1145.675|    53.75%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:08    648] |  -0.928|   -0.928| -994.797|-1144.866|    53.78%|   0:00:01.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:08    649] |  -0.928|   -0.928| -994.702|-1144.771|    53.78%|   0:00:00.0| 1458.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:10    650] |  -0.927|   -0.927| -993.736|-1143.805|    53.83%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:11    651] |  -0.927|   -0.927| -993.599|-1143.979|    53.83%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:12    652] |  -0.924|   -0.924| -992.981|-1143.373|    53.85%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 19:13:13    653] |  -0.924|   -0.924| -992.025|-1142.602|    53.86%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 19:13:13    653] |  -0.924|   -0.924| -992.019|-1142.595|    53.86%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 19:13:13    653] |  -0.926|   -0.926| -991.936|-1142.512|    53.89%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:13:13    653] |  -0.924|   -0.924| -991.891|-1142.467|    53.89%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:14    654] |  -0.923|   -0.923| -992.707|-1143.283|    53.89%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/15 19:13:16    656] |  -0.920|   -0.920| -991.601|-1142.287|    53.90%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:17    657] |  -0.920|   -0.920| -990.706|-1141.849|    53.92%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:17    657] |  -0.920|   -0.920| -990.547|-1141.745|    53.92%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:19    659] |  -0.919|   -0.919| -990.108|-1141.305|    53.96%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:20    660] |  -0.919|   -0.919| -989.841|-1141.038|    53.97%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:13:20    660] |  -0.918|   -0.918| -989.757|-1140.986|    53.99%|   0:00:00.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/D   |
[03/15 19:13:22    662] |  -0.917|   -0.917| -988.754|-1140.107|    54.00%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/15 19:13:25    665] |  -0.917|   -0.917| -988.338|-1139.840|    54.01%|   0:00:03.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:13:27    667] |  -0.917|   -0.917| -988.187|-1139.682|    54.02%|   0:00:02.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:13:27    667] |  -0.916|   -0.916| -988.036|-1139.533|    54.04%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:32    672] |  -0.916|   -0.916| -986.229|-1138.521|    54.06%|   0:00:05.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:32    672] |  -0.915|   -0.915| -986.040|-1138.332|    54.06%|   0:00:00.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:36    676] |  -0.914|   -0.914| -985.800|-1138.288|    54.07%|   0:00:04.0| 1462.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:13:38    678] |  -0.914|   -0.914| -985.506|-1138.090|    54.08%|   0:00:02.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:13:38    678] |  -0.913|   -0.913| -984.385|-1136.968|    54.10%|   0:00:00.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:42    682] |  -0.913|   -0.913| -984.278|-1137.189|    54.11%|   0:00:04.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:42    682] |  -0.912|   -0.912| -984.402|-1137.779|    54.12%|   0:00:00.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 19:13:46    686] |  -0.910|   -0.910| -983.152|-1136.526|    54.14%|   0:00:04.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 19:13:49    689] |  -0.910|   -0.910| -981.858|-1135.579|    54.16%|   0:00:03.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:13:51    691] |  -0.910|   -0.910| -981.679|-1135.400|    54.16%|   0:00:02.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:13:52    692] |  -0.909|   -0.909| -980.785|-1134.602|    54.20%|   0:00:01.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:13:54    694] |  -0.905|   -0.905| -979.193|-1133.196|    54.21%|   0:00:02.0| 1463.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/15 19:14:00    700] |  -0.905|   -0.905| -976.086|-1130.729|    54.25%|   0:00:06.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:14:01    701] |  -0.905|   -0.905| -975.107|-1129.820|    54.26%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:14:02    702] |  -0.903|   -0.903| -974.065|-1128.906|    54.32%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/15 19:14:05    705] |  -0.902|   -0.902| -972.779|-1128.417|    54.36%|   0:00:03.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:14:08    708] |  -0.902|   -0.902| -971.748|-1127.476|    54.38%|   0:00:03.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:14:09    709] |  -0.900|   -0.900| -970.753|-1126.843|    54.45%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:14:16    716] |  -0.900|   -0.900| -970.247|-1126.420|    54.47%|   0:00:07.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:16    716] |  -0.900|   -0.900| -970.058|-1126.300|    54.47%|   0:00:00.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:17    717] |  -0.899|   -0.899| -969.638|-1126.013|    54.53%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/15 19:14:18    718] |  -0.897|   -0.897| -969.086|-1125.458|    54.54%|   0:00:01.0| 1465.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:14:23    723] |  -0.896|   -0.896| -966.837|-1123.256|    54.56%|   0:00:05.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:24    724] |  -0.896|   -0.896| -966.616|-1123.104|    54.57%|   0:00:01.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:24    724] |  -0.896|   -0.896| -966.401|-1122.890|    54.57%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:25    725] |  -0.896|   -0.896| -965.565|-1122.050|    54.60%|   0:00:01.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:26    726] |  -0.896|   -0.896| -965.023|-1121.509|    54.61%|   0:00:01.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:26    726] |  -0.896|   -0.896| -965.010|-1121.496|    54.61%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:27    727] |  -0.899|   -0.899| -964.373|-1120.862|    54.63%|   0:00:01.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:27    728] |  -0.899|   -0.899| -964.297|-1120.784|    54.65%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:28    728] |  -0.899|   -0.899| -964.267|-1120.754|    54.65%|   0:00:01.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:28    728] |  -0.899|   -0.899| -964.247|-1120.766|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:28    728] |  -0.899|   -0.899| -964.247|-1120.766|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:28    728] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:28    728] 
[03/15 19:14:28    728] *** Finish Core Optimize Step (cpu=0:02:09 real=0:02:10 mem=1466.2M) ***
[03/15 19:14:28    728] Active Path Group: default 
[03/15 19:14:28    728] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:28    728] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:14:28    728] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:28    728] |  -0.479|   -0.899|-158.091|-1120.766|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:28    728] |  -0.405|   -0.899|-143.425|-1106.610|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_90_/D                      |
[03/15 19:14:28    728] |  -0.373|   -0.899|-141.956|-1105.141|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_90_/D                      |
[03/15 19:14:28    728] |  -0.347|   -0.899|-138.479|-1101.664|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_82_/E                      |
[03/15 19:14:28    728] |  -0.345|   -0.899|-132.870|-1096.056|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_90_/D                      |
[03/15 19:14:28    728] |  -0.336|   -0.899|-132.725|-1095.910|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory4_reg_121_/D               |
[03/15 19:14:28    728] |  -0.250|   -0.899|-116.734|-1079.919|    54.66%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_105_/D                     |
[03/15 19:14:28    728] |  -0.236|   -0.899|-109.856|-1073.042|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:28    729] |  -0.221|   -0.899|-103.676|-1066.888|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_68_/D                      |
[03/15 19:14:29    729] |  -0.210|   -0.899| -86.604|-1049.849|    54.67%|   0:00:01.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_150_/D                     |
[03/15 19:14:29    729] |  -0.199|   -0.899| -84.717|-1047.961|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:29    729] |  -0.188|   -0.899| -82.443|-1045.698|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:29    729] |  -0.174|   -0.899| -68.506|-1031.783|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
[03/15 19:14:29    729] |  -0.166|   -0.899| -66.480|-1029.757|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:29    729] |  -0.159|   -0.899| -54.363|-1017.797|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_74_/E                      |
[03/15 19:14:29    729] |  -0.151|   -0.899| -49.613|-1013.051|    54.67%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:29    729] |  -0.144|   -0.899| -48.022|-1011.467|    54.68%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_81_/D                |
[03/15 19:14:29    729] |  -0.135|   -0.899| -44.198|-1007.774|    54.68%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_150_/D                     |
[03/15 19:14:29    729] |  -0.118|   -0.899| -42.411|-1005.987|    54.68%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_51_/D                      |
[03/15 19:14:30    730] |  -0.105|   -0.899| -29.787| -993.363|    54.68%|   0:00:01.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
[03/15 19:14:30    730] |  -0.094|   -0.899| -25.963| -989.626|    54.69%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_78_/D                      |
[03/15 19:14:30    730] |  -0.085|   -0.899| -25.145| -988.809|    54.69%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_154_/D                     |
[03/15 19:14:30    730] |  -0.080|   -0.899| -19.836| -983.528|    54.69%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
[03/15 19:14:30    730] |  -0.080|   -0.899| -18.608| -982.312|    54.69%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
[03/15 19:14:30    730] |  -0.069|   -0.899| -18.004| -981.708|    54.69%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_76_/D                      |
[03/15 19:14:30    730] |  -0.061|   -0.899| -16.851| -980.577|    54.70%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory4_reg_107_/D               |
[03/15 19:14:30    731] |  -0.055|   -0.899| -12.232| -975.967|    54.70%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/memory4_reg_107_/D               |
[03/15 19:14:31    731] |  -0.048|   -0.899|  -6.727| -970.805|    54.70%|   0:00:01.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
[03/15 19:14:31    731] |  -0.040|   -0.899|  -6.156| -970.234|    54.70%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_154_/D                     |
[03/15 19:14:31    731] |  -0.031|   -0.899|  -5.101| -969.225|    54.71%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_65_/D                      |
[03/15 19:14:31    731] |  -0.023|   -0.899|  -1.477| -965.670|    54.71%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_88_/D                      |
[03/15 19:14:31    731] |  -0.016|   -0.899|  -0.816| -965.009|    54.72%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_57_/D                      |
[03/15 19:14:31    732] |  -0.016|   -0.899|  -0.134| -964.337|    54.73%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_122_/D                     |
[03/15 19:14:32    732] |  -0.008|   -0.899|  -0.093| -964.296|    54.73%|   0:00:01.0| 1466.2M|   WC_VIEW|  default| kmem_instance/Q_reg_30_/D                          |
[03/15 19:14:32    732] |  -0.008|   -0.899|  -0.012| -964.215|    54.73%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_61_/D                      |
[03/15 19:14:32    732] |  -0.001|   -0.899|  -0.001| -964.204|    54.73%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:14:32    732] |        |         |        |         |          |            |        |          |         | _reg_18_/CDN                                       |
[03/15 19:14:32    732] |   0.007|   -0.899|   0.000| -964.203|    54.73%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| kmem_instance/Q_reg_13_/D                          |
[03/15 19:14:32    732] |   0.014|   -0.899|   0.000| -964.203|    54.74%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_52_/D                      |
[03/15 19:14:32    732] |   0.014|   -0.899|   0.000| -964.203|    54.74%|   0:00:00.0| 1466.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_52_/D                      |
[03/15 19:14:32    732] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:32    732] 
[03/15 19:14:32    732] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=1466.2M) ***
[03/15 19:14:32    732] 
[03/15 19:14:32    732] *** Finished Optimize Step Cumulative (cpu=0:02:14 real=0:02:14 mem=1466.2M) ***
[03/15 19:14:32    732] ** GigaOpt Optimizer WNS Slack -0.899 TNS Slack -964.203 Density 54.74
[03/15 19:14:32    732] Placement Snapshot: Density distribution:
[03/15 19:14:32    732] [1.00 -  +++]: 3 (0.48%)
[03/15 19:14:32    732] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:14:32    732] [0.90 - 0.95]: 2 (0.32%)
[03/15 19:14:32    732] [0.85 - 0.90]: 7 (1.12%)
[03/15 19:14:32    732] [0.80 - 0.85]: 17 (2.72%)
[03/15 19:14:32    732] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:14:32    732] [0.70 - 0.75]: 30 (4.80%)
[03/15 19:14:32    732] [0.65 - 0.70]: 35 (5.60%)
[03/15 19:14:32    732] [0.60 - 0.65]: 35 (5.60%)
[03/15 19:14:32    732] [0.55 - 0.60]: 59 (9.44%)
[03/15 19:14:32    732] [0.50 - 0.55]: 77 (12.32%)
[03/15 19:14:32    732] [0.45 - 0.50]: 64 (10.24%)
[03/15 19:14:32    732] [0.40 - 0.45]: 71 (11.36%)
[03/15 19:14:32    732] [0.35 - 0.40]: 61 (9.76%)
[03/15 19:14:32    732] [0.30 - 0.35]: 54 (8.64%)
[03/15 19:14:32    732] [0.25 - 0.30]: 51 (8.16%)
[03/15 19:14:32    732] [0.20 - 0.25]: 19 (3.04%)
[03/15 19:14:32    732] [0.15 - 0.20]: 7 (1.12%)
[03/15 19:14:32    732] [0.10 - 0.15]: 1 (0.16%)
[03/15 19:14:32    732] [0.05 - 0.10]: 1 (0.16%)
[03/15 19:14:32    732] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:14:32    732] Begin: Area Reclaim Optimization
[03/15 19:14:32    732] Reclaim Optimization WNS Slack -0.899  TNS Slack -964.203 Density 54.74
[03/15 19:14:32    732] +----------+---------+--------+--------+------------+--------+
[03/15 19:14:32    732] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:14:32    732] +----------+---------+--------+--------+------------+--------+
[03/15 19:14:32    732] |    54.74%|        -|  -0.899|-964.203|   0:00:00.0| 1466.2M|
[03/15 19:14:34    734] |    54.69%|       36|  -0.899|-964.440|   0:00:02.0| 1466.2M|
[03/15 19:14:38    738] |    54.54%|      316|  -0.897|-963.947|   0:00:04.0| 1466.2M|
[03/15 19:14:38    738] |    54.54%|        1|  -0.897|-963.908|   0:00:00.0| 1466.2M|
[03/15 19:14:38    738] |    54.54%|        0|  -0.897|-963.908|   0:00:00.0| 1466.2M|
[03/15 19:14:38    738] +----------+---------+--------+--------+------------+--------+
[03/15 19:14:38    738] Reclaim Optimization End WNS Slack -0.897  TNS Slack -963.908 Density 54.54
[03/15 19:14:38    738] 
[03/15 19:14:38    738] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 17 Resize = 267 **
[03/15 19:14:38    738] --------------------------------------------------------------
[03/15 19:14:38    738] |                                   | Total     | Sequential |
[03/15 19:14:38    738] --------------------------------------------------------------
[03/15 19:14:38    738] | Num insts resized                 |     266  |       1    |
[03/15 19:14:38    738] | Num insts undone                  |      50  |       0    |
[03/15 19:14:38    738] | Num insts Downsized               |     266  |       1    |
[03/15 19:14:38    738] | Num insts Samesized               |       0  |       0    |
[03/15 19:14:38    738] | Num insts Upsized                 |       0  |       0    |
[03/15 19:14:38    738] | Num multiple commits+uncommits    |       1  |       -    |
[03/15 19:14:38    738] --------------------------------------------------------------
[03/15 19:14:38    738] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
[03/15 19:14:38    738] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1466.17M, totSessionCpu=0:12:18).
[03/15 19:14:38    738] Placement Snapshot: Density distribution:
[03/15 19:14:38    738] [1.00 -  +++]: 3 (0.48%)
[03/15 19:14:38    738] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:14:38    738] [0.90 - 0.95]: 2 (0.32%)
[03/15 19:14:38    738] [0.85 - 0.90]: 7 (1.12%)
[03/15 19:14:38    738] [0.80 - 0.85]: 17 (2.72%)
[03/15 19:14:38    738] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:14:38    738] [0.70 - 0.75]: 30 (4.80%)
[03/15 19:14:38    738] [0.65 - 0.70]: 35 (5.60%)
[03/15 19:14:38    738] [0.60 - 0.65]: 36 (5.76%)
[03/15 19:14:38    738] [0.55 - 0.60]: 61 (9.76%)
[03/15 19:14:38    738] [0.50 - 0.55]: 78 (12.48%)
[03/15 19:14:38    738] [0.45 - 0.50]: 64 (10.24%)
[03/15 19:14:38    738] [0.40 - 0.45]: 69 (11.04%)
[03/15 19:14:38    738] [0.35 - 0.40]: 62 (9.92%)
[03/15 19:14:38    738] [0.30 - 0.35]: 56 (8.96%)
[03/15 19:14:38    738] [0.25 - 0.30]: 48 (7.68%)
[03/15 19:14:38    738] [0.20 - 0.25]: 18 (2.88%)
[03/15 19:14:38    738] [0.15 - 0.20]: 6 (0.96%)
[03/15 19:14:38    738] [0.10 - 0.15]: 1 (0.16%)
[03/15 19:14:38    738] [0.05 - 0.10]: 1 (0.16%)
[03/15 19:14:38    738] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:14:38    738] *** Starting refinePlace (0:12:19 mem=1482.2M) ***
[03/15 19:14:38    738] Total net bbox length = 4.588e+05 (1.936e+05 2.652e+05) (ext = 2.458e+04)
[03/15 19:14:38    738] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:14:38    738] default core: bins with density >  0.75 = 10.7 % ( 72 / 676 )
[03/15 19:14:38    738] Density distribution unevenness ratio = 13.011%
[03/15 19:14:38    738] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1482.2MB) @(0:12:19 - 0:12:19).
[03/15 19:14:38    738] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:14:38    738] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1482.2MB
[03/15 19:14:38    738] Starting refinePlace ...
[03/15 19:14:38    738] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:14:38    738] default core: bins with density >  0.75 = 10.4 % ( 70 / 676 )
[03/15 19:14:38    738] Density distribution unevenness ratio = 12.832%
[03/15 19:14:39    739]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:14:39    739] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1486.3MB) @(0:12:19 - 0:12:19).
[03/15 19:14:39    739] Move report: preRPlace moves 2666 insts, mean move: 0.64 um, max move: 5.60 um
[03/15 19:14:39    739] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1665_0): (191.20, 355.60) --> (187.40, 353.80)
[03/15 19:14:39    739] 	Length: 17 sites, height: 1 rows, site name: core, cell type: CKND12
[03/15 19:14:39    739] Move report: Detail placement moves 2666 insts, mean move: 0.64 um, max move: 5.60 um
[03/15 19:14:39    739] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1665_0): (191.20, 355.60) --> (187.40, 353.80)
[03/15 19:14:39    739] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1486.3MB
[03/15 19:14:39    739] Statistics of distance of Instance movement in refine placement:
[03/15 19:14:39    739]   maximum (X+Y) =         5.60 um
[03/15 19:14:39    739]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1665_0) with max move: (191.2, 355.6) -> (187.4, 353.8)
[03/15 19:14:39    739]   mean    (X+Y) =         0.64 um
[03/15 19:14:39    739] Summary Report:
[03/15 19:14:39    739] Instances move: 2666 (out of 23367 movable)
[03/15 19:14:39    739] Mean displacement: 0.64 um
[03/15 19:14:39    739] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1665_0) (191.2, 355.6) -> (187.4, 353.8)
[03/15 19:14:39    739] 	Length: 17 sites, height: 1 rows, site name: core, cell type: CKND12
[03/15 19:14:39    739] Total instances moved : 2666
[03/15 19:14:39    739] Total net bbox length = 4.595e+05 (1.941e+05 2.654e+05) (ext = 2.458e+04)
[03/15 19:14:39    739] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1486.3MB
[03/15 19:14:39    739] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1486.3MB) @(0:12:19 - 0:12:19).
[03/15 19:14:39    739] *** Finished refinePlace (0:12:19 mem=1486.3M) ***
[03/15 19:14:39    739] Finished re-routing un-routed nets (0:00:00.0 1486.3M)
[03/15 19:14:39    739] 
[03/15 19:14:39    739] 
[03/15 19:14:39    739] Density : 0.5454
[03/15 19:14:39    739] Max route overflow : 0.0004
[03/15 19:14:39    739] 
[03/15 19:14:39    739] 
[03/15 19:14:39    739] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1486.3M) ***
[03/15 19:14:39    739] ** GigaOpt Optimizer WNS Slack -0.897 TNS Slack -963.908 Density 54.54
[03/15 19:14:39    739] Optimizer WNS Pass 1
[03/15 19:14:39    739] Active Path Group: reg2reg  
[03/15 19:14:39    739] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:39    739] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:14:39    739] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:14:39    739] |  -0.897|   -0.897|-963.908| -963.908|    54.54%|   0:00:00.0| 1486.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:14:48    748] |  -0.892|   -0.892|-962.851| -962.851|    54.56%|   0:00:09.0| 1486.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:15:13    773] |  -0.891|   -0.891|-961.275| -961.275|    54.60%|   0:00:25.0| 1487.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:15:23    783] |  -0.889|   -0.889|-959.627| -959.627|    54.62%|   0:00:10.0| 1487.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:15:42    802] |  -0.889|   -0.889|-957.706| -957.706|    54.65%|   0:00:19.0| 1489.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:15:44    804] |  -0.889|   -0.889|-957.252| -957.252|    54.66%|   0:00:02.0| 1489.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:15:46    806] |  -0.888|   -0.888|-955.919| -955.919|    54.74%|   0:00:02.0| 1489.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:15:52    812] |  -0.885|   -0.885|-955.297| -955.297|    54.76%|   0:00:06.0| 1489.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:16:10    830] |  -0.886|   -0.886|-954.348| -954.348|    54.79%|   0:00:18.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:16:11    831] |  -0.886|   -0.886|-953.939| -953.939|    54.79%|   0:00:01.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:16:12    832] |  -0.884|   -0.884|-952.876| -952.876|    54.85%|   0:00:01.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/15 19:16:19    839] |  -0.880|   -0.880|-950.898| -950.898|    54.88%|   0:00:07.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:16:58    878] |  -0.880|   -0.880|-948.927| -948.927|    54.94%|   0:00:39.0| 1498.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:01    881] |  -0.880|   -0.880|-948.471| -948.471|    54.95%|   0:00:03.0| 1496.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:02    882] |  -0.880|   -0.880|-948.151| -948.151|    54.96%|   0:00:01.0| 1496.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:04    884] |  -0.878|   -0.878|-947.414| -947.414|    55.08%|   0:00:02.0| 1496.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:17:18    898] |  -0.878|   -0.878|-946.080| -946.080|    55.08%|   0:00:14.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:17:19    899] |  -0.878|   -0.878|-945.863| -945.863|    55.09%|   0:00:01.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:17:20    900] |  -0.877|   -0.877|-944.905| -944.905|    55.17%|   0:00:01.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:25    905] |  -0.877|   -0.877|-944.579| -944.579|    55.19%|   0:00:05.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:26    907] |  -0.877|   -0.877|-944.220| -944.220|    55.19%|   0:00:01.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:27    907] |  -0.875|   -0.875|-943.670| -943.670|    55.23%|   0:00:01.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:40    921] |  -0.875|   -0.875|-942.440| -942.440|    55.25%|   0:00:13.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:42    922] |  -0.875|   -0.875|-942.374| -942.374|    55.26%|   0:00:02.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:46    926] |  -0.871|   -0.871|-941.074| -941.074|    55.34%|   0:00:04.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:48    928] |  -0.871|   -0.871|-940.134| -940.134|    55.37%|   0:00:02.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:48    928] |  -0.871|   -0.871|-939.987| -939.987|    55.37%|   0:00:00.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:51    931] |  -0.870|   -0.870|-939.500| -939.500|    55.46%|   0:00:03.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:17:53    933] |  -0.870|   -0.870|-938.116| -938.116|    55.47%|   0:00:02.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:17:57    937] |  -0.869|   -0.869|-936.858| -936.858|    55.55%|   0:00:04.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:17:58    938] |  -0.869|   -0.869|-936.560| -936.560|    55.56%|   0:00:01.0| 1499.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:18:01    941] |  -0.868|   -0.868|-936.141| -936.141|    55.62%|   0:00:03.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:02    943] |  -0.868|   -0.868|-935.401| -935.401|    55.62%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:03    943] |  -0.868|   -0.868|-935.378| -935.378|    55.62%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:04    945] |  -0.868|   -0.868|-934.862| -934.862|    55.66%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:05    945] |  -0.868|   -0.868|-934.638| -934.638|    55.68%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:07    947] |  -0.869|   -0.869|-934.208| -934.208|    55.74%|   0:00:02.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:08    948] |  -0.869|   -0.869|-933.808| -933.808|    55.78%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:09    949] |  -0.869|   -0.869|-933.794| -933.794|    55.82%|   0:00:01.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:09    949] |  -0.869|   -0.869|-933.794| -933.794|    55.82%|   0:00:00.0| 1500.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:09    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:09    949] 
[03/15 19:18:09    949] *** Finish Core Optimize Step (cpu=0:03:30 real=0:03:30 mem=1500.2M) ***
[03/15 19:18:09    949] Active Path Group: default 
[03/15 19:18:09    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:09    949] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:18:09    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:09    949] |   0.008|   -0.869|   0.000| -933.794|    55.82%|   0:00:00.0| 1500.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_68_/D                      |
[03/15 19:18:09    949] |   0.016|   -0.869|   0.000| -933.794|    55.82%|   0:00:00.0| 1500.2M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/E   |
[03/15 19:18:09    949] |   0.017|   -0.869|   0.000| -933.794|    55.82%|   0:00:00.0| 1500.2M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/E   |
[03/15 19:18:09    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:09    949] 
[03/15 19:18:09    949] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1500.2M) ***
[03/15 19:18:09    949] 
[03/15 19:18:09    949] *** Finished Optimize Step Cumulative (cpu=0:03:30 real=0:03:30 mem=1500.2M) ***
[03/15 19:18:09    949] ** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -933.794 Density 55.82
[03/15 19:18:09    949] Placement Snapshot: Density distribution:
[03/15 19:18:09    949] [1.00 -  +++]: 2 (0.32%)
[03/15 19:18:09    949] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:18:09    949] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:18:09    949] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:18:09    949] [0.80 - 0.85]: 19 (3.04%)
[03/15 19:18:09    949] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:18:09    949] [0.70 - 0.75]: 29 (4.64%)
[03/15 19:18:09    949] [0.65 - 0.70]: 35 (5.60%)
[03/15 19:18:09    949] [0.60 - 0.65]: 35 (5.60%)
[03/15 19:18:09    949] [0.55 - 0.60]: 58 (9.28%)
[03/15 19:18:09    949] [0.50 - 0.55]: 75 (12.00%)
[03/15 19:18:09    949] [0.45 - 0.50]: 60 (9.60%)
[03/15 19:18:09    949] [0.40 - 0.45]: 57 (9.12%)
[03/15 19:18:09    949] [0.35 - 0.40]: 55 (8.80%)
[03/15 19:18:09    949] [0.30 - 0.35]: 59 (9.44%)
[03/15 19:18:09    949] [0.25 - 0.30]: 51 (8.16%)
[03/15 19:18:09    949] [0.20 - 0.25]: 32 (5.12%)
[03/15 19:18:09    949] [0.15 - 0.20]: 14 (2.24%)
[03/15 19:18:09    949] [0.10 - 0.15]: 3 (0.48%)
[03/15 19:18:09    949] [0.05 - 0.10]: 1 (0.16%)
[03/15 19:18:09    949] [0.00 - 0.05]: 1 (0.16%)
[03/15 19:18:09    949] Begin: Area Reclaim Optimization
[03/15 19:18:09    949] Reclaim Optimization WNS Slack -0.869  TNS Slack -933.794 Density 55.82
[03/15 19:18:09    949] +----------+---------+--------+--------+------------+--------+
[03/15 19:18:09    949] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:18:09    949] +----------+---------+--------+--------+------------+--------+
[03/15 19:18:09    949] |    55.82%|        -|  -0.869|-933.794|   0:00:00.0| 1500.2M|
[03/15 19:18:11    951] |    55.79%|       28|  -0.878|-936.040|   0:00:02.0| 1500.2M|
[03/15 19:18:15    955] |    55.65%|      298|  -0.876|-935.340|   0:00:04.0| 1500.2M|
[03/15 19:18:15    955] |    55.65%|        0|  -0.876|-935.340|   0:00:00.0| 1500.2M|
[03/15 19:18:15    955] +----------+---------+--------+--------+------------+--------+
[03/15 19:18:15    955] Reclaim Optimization End WNS Slack -0.876  TNS Slack -935.340 Density 55.65
[03/15 19:18:15    955] 
[03/15 19:18:15    955] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 16 Resize = 233 **
[03/15 19:18:15    955] --------------------------------------------------------------
[03/15 19:18:15    955] |                                   | Total     | Sequential |
[03/15 19:18:15    955] --------------------------------------------------------------
[03/15 19:18:15    955] | Num insts resized                 |     233  |       0    |
[03/15 19:18:15    955] | Num insts undone                  |      65  |       0    |
[03/15 19:18:15    955] | Num insts Downsized               |     233  |       0    |
[03/15 19:18:15    955] | Num insts Samesized               |       0  |       0    |
[03/15 19:18:15    955] | Num insts Upsized                 |       0  |       0    |
[03/15 19:18:15    955] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 19:18:15    955] --------------------------------------------------------------
[03/15 19:18:15    955] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
[03/15 19:18:15    955] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1500.19M, totSessionCpu=0:15:56).
[03/15 19:18:15    955] Placement Snapshot: Density distribution:
[03/15 19:18:15    955] [1.00 -  +++]: 2 (0.32%)
[03/15 19:18:15    955] [0.95 - 1.00]: 2 (0.32%)
[03/15 19:18:15    955] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:18:15    955] [0.85 - 0.90]: 6 (0.96%)
[03/15 19:18:15    955] [0.80 - 0.85]: 18 (2.88%)
[03/15 19:18:15    955] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:18:15    955] [0.70 - 0.75]: 29 (4.64%)
[03/15 19:18:15    955] [0.65 - 0.70]: 35 (5.60%)
[03/15 19:18:15    955] [0.60 - 0.65]: 36 (5.76%)
[03/15 19:18:15    955] [0.55 - 0.60]: 59 (9.44%)
[03/15 19:18:15    955] [0.50 - 0.55]: 73 (11.68%)
[03/15 19:18:15    955] [0.45 - 0.50]: 63 (10.08%)
[03/15 19:18:15    955] [0.40 - 0.45]: 56 (8.96%)
[03/15 19:18:15    955] [0.35 - 0.40]: 59 (9.44%)
[03/15 19:18:15    955] [0.30 - 0.35]: 56 (8.96%)
[03/15 19:18:15    955] [0.25 - 0.30]: 52 (8.32%)
[03/15 19:18:15    955] [0.20 - 0.25]: 29 (4.64%)
[03/15 19:18:15    955] [0.15 - 0.20]: 15 (2.40%)
[03/15 19:18:15    955] [0.10 - 0.15]: 2 (0.32%)
[03/15 19:18:15    955] [0.05 - 0.10]: 1 (0.16%)
[03/15 19:18:15    955] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:18:15    955] *** Starting refinePlace (0:15:56 mem=1500.2M) ***
[03/15 19:18:15    955] Total net bbox length = 4.639e+05 (1.970e+05 2.670e+05) (ext = 2.458e+04)
[03/15 19:18:15    955] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:18:15    955] default core: bins with density >  0.75 =   16 % ( 108 / 676 )
[03/15 19:18:15    955] Density distribution unevenness ratio = 13.512%
[03/15 19:18:15    955] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:15:56 - 0:15:56).
[03/15 19:18:15    955] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:18:15    955] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.2MB
[03/15 19:18:15    955] Starting refinePlace ...
[03/15 19:18:15    955] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:18:15    955] default core: bins with density >  0.75 = 15.4 % ( 104 / 676 )
[03/15 19:18:15    955] Density distribution unevenness ratio = 13.306%
[03/15 19:18:16    956]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:18:16    956] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1505.4MB) @(0:15:56 - 0:15:56).
[03/15 19:18:16    956] Move report: preRPlace moves 2693 insts, mean move: 0.75 um, max move: 4.40 um
[03/15 19:18:16    956] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U633_dup): (284.60, 375.40) --> (282.00, 377.20)
[03/15 19:18:16    956] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
[03/15 19:18:16    956] Move report: Detail placement moves 2693 insts, mean move: 0.75 um, max move: 4.40 um
[03/15 19:18:16    956] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U633_dup): (284.60, 375.40) --> (282.00, 377.20)
[03/15 19:18:16    956] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1505.4MB
[03/15 19:18:16    956] Statistics of distance of Instance movement in refine placement:
[03/15 19:18:16    956]   maximum (X+Y) =         4.40 um
[03/15 19:18:16    956]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U633_dup) with max move: (284.6, 375.4) -> (282, 377.2)
[03/15 19:18:16    956]   mean    (X+Y) =         0.75 um
[03/15 19:18:16    956] Summary Report:
[03/15 19:18:16    956] Instances move: 2693 (out of 23819 movable)
[03/15 19:18:16    956] Mean displacement: 0.75 um
[03/15 19:18:16    956] Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U633_dup) (284.6, 375.4) -> (282, 377.2)
[03/15 19:18:16    956] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
[03/15 19:18:16    956] Total instances moved : 2693
[03/15 19:18:16    956] Total net bbox length = 4.652e+05 (1.979e+05 2.674e+05) (ext = 2.458e+04)
[03/15 19:18:16    956] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1505.4MB
[03/15 19:18:16    956] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1505.4MB) @(0:15:56 - 0:15:56).
[03/15 19:18:16    956] *** Finished refinePlace (0:15:56 mem=1505.4M) ***
[03/15 19:18:16    956] Finished re-routing un-routed nets (0:00:00.0 1505.4M)
[03/15 19:18:16    956] 
[03/15 19:18:16    956] 
[03/15 19:18:16    956] Density : 0.5565
[03/15 19:18:16    956] Max route overflow : 0.0004
[03/15 19:18:16    956] 
[03/15 19:18:16    956] 
[03/15 19:18:16    956] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1505.4M) ***
[03/15 19:18:16    956] ** GigaOpt Optimizer WNS Slack -0.876 TNS Slack -935.340 Density 55.65
[03/15 19:18:16    956] Skipped Place ECO bump recovery (WNS opt)
[03/15 19:18:16    956] Optimizer WNS Pass 2
[03/15 19:18:16    957] Active Path Group: reg2reg  
[03/15 19:18:16    957] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:16    957] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:18:16    957] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:18:16    957] |  -0.876|   -0.876|-935.340| -935.340|    55.65%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_16_/D   |
[03/15 19:18:17    958] |  -0.869|   -0.869|-934.885| -934.885|    55.65%|   0:00:01.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:18:35    975] |  -0.865|   -0.865|-933.671| -933.671|    55.67%|   0:00:18.0| 1505.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:19:07   1008] |  -0.865|   -0.865|-932.208| -932.208|    55.71%|   0:00:32.0| 1514.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
[03/15 19:19:23   1023] |  -0.864|   -0.864|-931.042| -931.042|    55.73%|   0:00:16.0| 1514.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:19:24   1024] |  -0.864|   -0.864|-930.884| -930.884|    55.74%|   0:00:01.0| 1511.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:19:25   1026] |  -0.864|   -0.864|-930.651| -930.651|    55.75%|   0:00:01.0| 1511.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:19:26   1026] |  -0.864|   -0.864|-930.650| -930.650|    55.75%|   0:00:01.0| 1511.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:19:27   1027] |  -0.861|   -0.861|-929.529| -929.529|    55.83%|   0:00:01.0| 1511.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:09   1069] |  -0.860|   -0.860|-928.394| -928.394|    55.87%|   0:00:42.0| 1515.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:18   1078] |  -0.860|   -0.860|-927.439| -927.439|    55.88%|   0:00:09.0| 1515.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:21   1082] |  -0.861|   -0.861|-926.750| -926.750|    56.00%|   0:00:03.0| 1515.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:24   1084] |  -0.858|   -0.858|-926.170| -926.170|    56.06%|   0:00:03.0| 1515.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:20:45   1105] |  -0.858|   -0.858|-925.300| -925.300|    56.08%|   0:00:21.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:50   1110] |  -0.858|   -0.858|-924.682| -924.682|    56.09%|   0:00:05.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:54   1114] |  -0.858|   -0.858|-924.481| -924.481|    56.19%|   0:00:04.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:55   1115] |  -0.858|   -0.858|-924.146| -924.146|    56.21%|   0:00:01.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:20:55   1115] |  -0.858|   -0.858|-924.116| -924.116|    56.22%|   0:00:00.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:09   1130] |  -0.858|   -0.858|-923.656| -923.656|    56.25%|   0:00:14.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:14   1134] |  -0.859|   -0.859|-923.635| -923.635|    56.29%|   0:00:05.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:15   1135] |  -0.859|   -0.859|-923.535| -923.535|    56.30%|   0:00:01.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:17   1138] |  -0.859|   -0.859|-923.387| -923.387|    56.32%|   0:00:02.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:19   1139] |  -0.859|   -0.859|-923.290| -923.290|    56.35%|   0:00:02.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:19   1139] |  -0.859|   -0.859|-923.290| -923.290|    56.35%|   0:00:00.0| 1516.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:19   1139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:19   1139] 
[03/15 19:21:19   1139] *** Finish Core Optimize Step (cpu=0:03:03 real=0:03:03 mem=1516.3M) ***
[03/15 19:21:19   1139] Active Path Group: default 
[03/15 19:21:19   1139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:19   1139] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:21:19   1139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:19   1139] |   0.003|   -0.859|   0.000| -923.290|    56.35%|   0:00:00.0| 1516.3M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 19:21:19   1139] |        |         |        |         |          |            |        |          |         | eg_20_/CDN                                         |
[03/15 19:21:19   1139] |   0.012|   -0.859|   0.000| -923.290|    56.35%|   0:00:00.0| 1516.3M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/E   |
[03/15 19:21:19   1140] |   0.018|   -0.859|   0.000| -923.290|    56.35%|   0:00:00.0| 1516.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
[03/15 19:21:19   1140] |   0.018|   -0.859|   0.000| -923.290|    56.35%|   0:00:00.0| 1516.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
[03/15 19:21:19   1140] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:19   1140] 
[03/15 19:21:19   1140] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1516.3M) ***
[03/15 19:21:19   1140] 
[03/15 19:21:19   1140] *** Finished Optimize Step Cumulative (cpu=0:03:03 real=0:03:03 mem=1516.3M) ***
[03/15 19:21:19   1140] ** GigaOpt Optimizer WNS Slack -0.859 TNS Slack -923.290 Density 56.35
[03/15 19:21:19   1140] Placement Snapshot: Density distribution:
[03/15 19:21:19   1140] [1.00 -  +++]: 2 (0.32%)
[03/15 19:21:19   1140] [0.95 - 1.00]: 3 (0.48%)
[03/15 19:21:19   1140] [0.90 - 0.95]: 2 (0.32%)
[03/15 19:21:19   1140] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:21:19   1140] [0.80 - 0.85]: 19 (3.04%)
[03/15 19:21:19   1140] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:21:19   1140] [0.70 - 0.75]: 29 (4.64%)
[03/15 19:21:19   1140] [0.65 - 0.70]: 34 (5.44%)
[03/15 19:21:19   1140] [0.60 - 0.65]: 34 (5.44%)
[03/15 19:21:19   1140] [0.55 - 0.60]: 62 (9.92%)
[03/15 19:21:19   1140] [0.50 - 0.55]: 69 (11.04%)
[03/15 19:21:19   1140] [0.45 - 0.50]: 56 (8.96%)
[03/15 19:21:19   1140] [0.40 - 0.45]: 60 (9.60%)
[03/15 19:21:19   1140] [0.35 - 0.40]: 49 (7.84%)
[03/15 19:21:19   1140] [0.30 - 0.35]: 51 (8.16%)
[03/15 19:21:19   1140] [0.25 - 0.30]: 56 (8.96%)
[03/15 19:21:19   1140] [0.20 - 0.25]: 38 (6.08%)
[03/15 19:21:19   1140] [0.15 - 0.20]: 18 (2.88%)
[03/15 19:21:19   1140] [0.10 - 0.15]: 7 (1.12%)
[03/15 19:21:19   1140] [0.05 - 0.10]: 2 (0.32%)
[03/15 19:21:19   1140] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:21:19   1140] Begin: Area Reclaim Optimization
[03/15 19:21:20   1140] Reclaim Optimization WNS Slack -0.859  TNS Slack -923.290 Density 56.35
[03/15 19:21:20   1140] +----------+---------+--------+--------+------------+--------+
[03/15 19:21:20   1140] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:21:20   1140] +----------+---------+--------+--------+------------+--------+
[03/15 19:21:20   1140] |    56.35%|        -|  -0.859|-923.290|   0:00:00.0| 1516.3M|
[03/15 19:21:21   1141] |    56.35%|        8|  -0.859|-923.224|   0:00:01.0| 1516.3M|
[03/15 19:21:25   1145] |    56.25%|      227|  -0.857|-923.001|   0:00:04.0| 1516.3M|
[03/15 19:21:25   1145] |    56.25%|        0|  -0.857|-923.001|   0:00:00.0| 1516.3M|
[03/15 19:21:25   1145] +----------+---------+--------+--------+------------+--------+
[03/15 19:21:25   1145] Reclaim Optimization End WNS Slack -0.857  TNS Slack -923.001 Density 56.25
[03/15 19:21:25   1145] 
[03/15 19:21:25   1145] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 8 Resize = 163 **
[03/15 19:21:25   1145] --------------------------------------------------------------
[03/15 19:21:25   1145] |                                   | Total     | Sequential |
[03/15 19:21:25   1145] --------------------------------------------------------------
[03/15 19:21:25   1145] | Num insts resized                 |     163  |       0    |
[03/15 19:21:25   1145] | Num insts undone                  |      64  |       0    |
[03/15 19:21:25   1145] | Num insts Downsized               |     163  |       0    |
[03/15 19:21:25   1145] | Num insts Samesized               |       0  |       0    |
[03/15 19:21:25   1145] | Num insts Upsized                 |       0  |       0    |
[03/15 19:21:25   1145] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 19:21:25   1145] --------------------------------------------------------------
[03/15 19:21:25   1145] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:06.0) **
[03/15 19:21:25   1145] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1511.80M, totSessionCpu=0:19:05).
[03/15 19:21:25   1145] Placement Snapshot: Density distribution:
[03/15 19:21:25   1145] [1.00 -  +++]: 2 (0.32%)
[03/15 19:21:25   1145] [0.95 - 1.00]: 3 (0.48%)
[03/15 19:21:25   1145] [0.90 - 0.95]: 2 (0.32%)
[03/15 19:21:25   1145] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:21:25   1145] [0.80 - 0.85]: 19 (3.04%)
[03/15 19:21:25   1145] [0.75 - 0.80]: 30 (4.80%)
[03/15 19:21:25   1145] [0.70 - 0.75]: 28 (4.48%)
[03/15 19:21:25   1145] [0.65 - 0.70]: 34 (5.44%)
[03/15 19:21:25   1145] [0.60 - 0.65]: 34 (5.44%)
[03/15 19:21:25   1145] [0.55 - 0.60]: 62 (9.92%)
[03/15 19:21:25   1145] [0.50 - 0.55]: 69 (11.04%)
[03/15 19:21:25   1145] [0.45 - 0.50]: 58 (9.28%)
[03/15 19:21:25   1145] [0.40 - 0.45]: 58 (9.28%)
[03/15 19:21:25   1145] [0.35 - 0.40]: 52 (8.32%)
[03/15 19:21:25   1145] [0.30 - 0.35]: 55 (8.80%)
[03/15 19:21:25   1145] [0.25 - 0.30]: 51 (8.16%)
[03/15 19:21:25   1145] [0.20 - 0.25]: 38 (6.08%)
[03/15 19:21:25   1145] [0.15 - 0.20]: 17 (2.72%)
[03/15 19:21:25   1145] [0.10 - 0.15]: 6 (0.96%)
[03/15 19:21:25   1145] [0.05 - 0.10]: 2 (0.32%)
[03/15 19:21:25   1145] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:21:25   1145] *** Starting refinePlace (0:19:06 mem=1511.8M) ***
[03/15 19:21:25   1145] Total net bbox length = 4.678e+05 (1.994e+05 2.684e+05) (ext = 2.458e+04)
[03/15 19:21:25   1145] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:21:25   1145] default core: bins with density >  0.75 = 17.9 % ( 121 / 676 )
[03/15 19:21:25   1145] Density distribution unevenness ratio = 13.783%
[03/15 19:21:25   1145] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1511.8MB) @(0:19:06 - 0:19:06).
[03/15 19:21:25   1145] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:21:25   1145] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.8MB
[03/15 19:21:25   1145] Starting refinePlace ...
[03/15 19:21:25   1145] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:21:25   1145] default core: bins with density >  0.75 = 17.3 % ( 117 / 676 )
[03/15 19:21:25   1145] Density distribution unevenness ratio = 13.582%
[03/15 19:21:25   1146]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:21:25   1146] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1518.7MB) @(0:19:06 - 0:19:06).
[03/15 19:21:25   1146] Move report: preRPlace moves 2149 insts, mean move: 0.74 um, max move: 4.60 um
[03/15 19:21:25   1146] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3399_0): (454.60, 386.20) --> (459.20, 386.20)
[03/15 19:21:25   1146] 	Length: 10 sites, height: 1 rows, site name: core, cell type: INR3D1
[03/15 19:21:25   1146] Move report: Detail placement moves 2149 insts, mean move: 0.74 um, max move: 4.60 um
[03/15 19:21:25   1146] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3399_0): (454.60, 386.20) --> (459.20, 386.20)
[03/15 19:21:25   1146] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1518.7MB
[03/15 19:21:25   1146] Statistics of distance of Instance movement in refine placement:
[03/15 19:21:25   1146]   maximum (X+Y) =         4.60 um
[03/15 19:21:25   1146]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3399_0) with max move: (454.6, 386.2) -> (459.2, 386.2)
[03/15 19:21:25   1146]   mean    (X+Y) =         0.74 um
[03/15 19:21:25   1146] Summary Report:
[03/15 19:21:25   1146] Instances move: 2149 (out of 24155 movable)
[03/15 19:21:25   1146] Mean displacement: 0.74 um
[03/15 19:21:25   1146] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3399_0) (454.6, 386.2) -> (459.2, 386.2)
[03/15 19:21:25   1146] 	Length: 10 sites, height: 1 rows, site name: core, cell type: INR3D1
[03/15 19:21:25   1146] Total instances moved : 2149
[03/15 19:21:25   1146] Total net bbox length = 4.689e+05 (2.002e+05 2.688e+05) (ext = 2.458e+04)
[03/15 19:21:25   1146] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1518.7MB
[03/15 19:21:25   1146] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1518.7MB) @(0:19:06 - 0:19:06).
[03/15 19:21:25   1146] *** Finished refinePlace (0:19:06 mem=1518.7M) ***
[03/15 19:21:26   1146] Finished re-routing un-routed nets (0:00:00.0 1518.7M)
[03/15 19:21:26   1146] 
[03/15 19:21:26   1146] 
[03/15 19:21:26   1146] Density : 0.5625
[03/15 19:21:26   1146] Max route overflow : 0.0004
[03/15 19:21:26   1146] 
[03/15 19:21:26   1146] 
[03/15 19:21:26   1146] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1518.7M) ***
[03/15 19:21:26   1146] ** GigaOpt Optimizer WNS Slack -0.857 TNS Slack -923.001 Density 56.25
[03/15 19:21:26   1146] Optimizer WNS Pass 3
[03/15 19:21:26   1146] Active Path Group: reg2reg  
[03/15 19:21:26   1146] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:26   1146] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:21:26   1146] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:21:26   1146] |  -0.857|   -0.857|-923.001| -923.001|    56.25%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:21:54   1174] |  -0.856|   -0.856|-922.049| -922.049|    56.28%|   0:00:28.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:22:07   1187] |  -0.856|   -0.856|-921.233| -921.233|    56.31%|   0:00:13.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:22:08   1188] |  -0.856|   -0.856|-921.076| -921.076|    56.32%|   0:00:01.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:22:10   1190] |  -0.858|   -0.858|-920.981| -920.981|    56.39%|   0:00:02.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/15 19:22:10   1190] |  -0.853|   -0.853|-920.255| -920.255|    56.40%|   0:00:00.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:22:38   1218] |  -0.854|   -0.854|-919.828| -919.828|    56.42%|   0:00:28.0| 1518.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:22:42   1222] |  -0.854|   -0.854|-919.369| -919.369|    56.42%|   0:00:04.0| 1513.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:22:44   1224] |  -0.850|   -0.850|-918.217| -918.217|    56.51%|   0:00:02.0| 1513.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/15 19:23:32   1272] |  -0.853|   -0.853|-917.332| -917.332|    56.54%|   0:00:48.0| 1519.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:23:33   1273] |  -0.850|   -0.850|-916.942| -916.942|    56.54%|   0:00:01.0| 1519.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:23:37   1277] |  -0.850|   -0.850|-916.663| -916.663|    56.68%|   0:00:04.0| 1519.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:23:40   1280] |  -0.850|   -0.850|-916.202| -916.202|    56.72%|   0:00:03.0| 1519.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:23:58   1299] |  -0.849|   -0.849|-915.929| -915.929|    56.76%|   0:00:18.0| 1522.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:24:05   1305] |  -0.850|   -0.850|-915.727| -915.727|    56.79%|   0:00:07.0| 1522.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:24:06   1306] |  -0.850|   -0.850|-915.721| -915.721|    56.80%|   0:00:01.0| 1522.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:24:06   1306] Analyzing useful skew in preCTS mode ...
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/15 19:24:06   1306] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/15 19:24:06   1306]  ** Useful skew failure reasons **
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:24:06   1306] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:00   1420] |  -0.844|   -0.844|-916.005| -918.116|    56.85%|   0:01:54.0| 1541.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:26:04   1424] |  -0.843|   -0.843|-915.526| -917.637|    56.88%|   0:00:04.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:26:09   1429] |  -0.843|   -0.843|-915.344| -917.454|    56.90%|   0:00:05.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:26:16   1436] |  -0.843|   -0.843|-914.769| -916.902|    57.12%|   0:00:07.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:26:21   1441] |  -0.842|   -0.842|-913.510| -915.647|    57.24%|   0:00:05.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:26:22   1442] |  -0.842|   -0.842|-912.495| -914.633|    57.27%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:26   1446] |  -0.841|   -0.841|-912.607| -914.747|    57.31%|   0:00:04.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:32   1452] |  -0.841|   -0.841|-911.968| -914.109|    57.31%|   0:00:06.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:33   1453] |  -0.841|   -0.841|-911.944| -914.086|    57.31%|   0:00:01.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:33   1454] |  -0.841|   -0.841|-911.466| -913.622|    57.38%|   0:00:00.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:35   1455] |  -0.841|   -0.841|-911.438| -913.594|    57.39%|   0:00:02.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:44   1464] |  -0.842|   -0.842|-911.320| -913.476|    57.42%|   0:00:09.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:47   1467] |  -0.843|   -0.843|-911.241| -913.405|    57.44%|   0:00:03.0| 1550.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:26:47   1468] Analyzing useful skew in preCTS mode ...
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/15 19:26:47   1468] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/15 19:26:47   1468]  ** Useful skew failure reasons **
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468]  ** Useful skew failure reasons **
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:47   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468]  ** Useful skew failure reasons **
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:26:48   1468] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:08   1548] |  -0.838|   -0.838|-910.934| -914.665|    57.48%|   0:01:21.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:28:10   1550] |  -0.838|   -0.838|-910.576| -914.307|    57.49%|   0:00:02.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:28:11   1552] |  -0.835|   -0.835|-909.993| -913.737|    57.57%|   0:00:01.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:28:19   1559] |  -0.835|   -0.835|-908.849| -912.616|    57.71%|   0:00:08.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:28:22   1562] |  -0.835|   -0.835|-908.274| -912.044|    57.76%|   0:00:03.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:28:30   1570] |  -0.835|   -0.835|-907.943| -911.711|    57.80%|   0:00:08.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:28:33   1573] |  -0.835|   -0.835|-907.887| -911.666|    57.82%|   0:00:03.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:28:33   1573] |  -0.835|   -0.835|-907.843| -911.621|    57.84%|   0:00:00.0| 1552.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:28:33   1574] Analyzing useful skew in preCTS mode ...
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/15 19:28:33   1574] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/15 19:28:33   1574]  ** Useful skew failure reasons **
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574]  ** Useful skew failure reasons **
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574]  ** Useful skew failure reasons **
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:28:33   1574] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:29:34   1634] |  -0.829|   -0.829|-908.273| -914.922|    57.87%|   0:01:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:29:44   1644] |  -0.831|   -0.831|-907.967| -914.629|    57.89%|   0:00:10.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:29:45   1645] |  -0.831|   -0.831|-907.883| -914.545|    57.89%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:29:47   1647] |  -0.829|   -0.829|-906.656| -913.333|    58.02%|   0:00:02.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:29:54   1654] |  -0.829|   -0.829|-905.025| -911.724|    58.13%|   0:00:07.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:29:55   1655] |  -0.829|   -0.829|-904.603| -911.302|    58.14%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:29:58   1658] |  -0.829|   -0.829|-904.458| -911.157|    58.14%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:29:58   1659] |  -0.829|   -0.829|-904.273| -910.976|    58.16%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:30:12   1672] |  -0.828|   -0.828|-904.107| -910.815|    58.18%|   0:00:14.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:30:17   1677] |  -0.828|   -0.828|-903.952| -910.683|    58.21%|   0:00:05.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:30:25   1685] |  -0.828|   -0.828|-903.558| -910.286|    58.21%|   0:00:08.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:30:27   1687] |  -0.827|   -0.827|-903.158| -909.887|    58.28%|   0:00:02.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:30   1690] |  -0.827|   -0.827|-902.861| -909.592|    58.33%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:30   1690] |  -0.827|   -0.827|-902.760| -909.491|    58.33%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:31   1691] |  -0.827|   -0.827|-902.750| -909.481|    58.33%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:32   1692] |  -0.828|   -0.828|-902.490| -909.219|    58.36%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:32   1692] |  -0.827|   -0.827|-902.462| -909.190|    58.37%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:30:33   1693] Analyzing useful skew in preCTS mode ...
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/15 19:30:33   1693] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/15 19:30:33   1693]  ** Useful skew failure reasons **
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693]  ** Useful skew failure reasons **
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693]  ** Useful skew failure reasons **
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:33   1693] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:30:48   1708] |  -0.822|   -0.822|-903.499| -912.528|    58.40%|   0:00:16.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:30:51   1711] |  -0.822|   -0.822|-903.351| -912.394|    58.41%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:30:54   1714] |  -0.823|   -0.823|-902.293| -911.382|    58.56%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:30:55   1715] |  -0.822|   -0.822|-902.235| -911.324|    58.59%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:30:56   1716] |  -0.822|   -0.822|-902.073| -911.162|    58.60%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:01   1721] |  -0.822|   -0.822|-901.908| -911.013|    58.72%|   0:00:05.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:02   1722] |  -0.822|   -0.822|-901.751| -910.868|    58.80%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:03   1723] |  -0.822|   -0.822|-901.536| -910.653|    58.80%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:03   1724] Analyzing useful skew in preCTS mode ...
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/15 19:31:04   1724] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/15 19:31:04   1724]  ** Useful skew failure reasons **
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724]  ** Useful skew failure reasons **
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724]  ** Useful skew failure reasons **
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:04   1724] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:11   1731] |  -0.819|   -0.819|-901.952| -913.717|    58.82%|   0:00:08.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:12   1732] |  -0.819|   -0.819|-901.770| -913.533|    58.82%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:13   1733] |  -0.819|   -0.819|-901.052| -912.847|    58.91%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:14   1734] |  -0.819|   -0.819|-901.022| -912.831|    58.93%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:15   1735] |  -0.818|   -0.818|-901.044| -912.899|    58.96%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:22   1742] |  -0.819|   -0.819|-900.349| -912.382|    59.14%|   0:00:07.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:31:23   1743] |  -0.818|   -0.818|-900.247| -912.280|    59.16%|   0:00:01.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:26   1746] |  -0.818|   -0.818|-899.986| -912.015|    59.16%|   0:00:03.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:27   1747] |  -0.818|   -0.818|-899.933| -911.988|    59.19%|   0:00:01.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:27   1747] |  -0.818|   -0.818|-899.922| -912.001|    59.20%|   0:00:00.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:31   1751] |  -0.817|   -0.817|-899.773| -911.938|    59.27%|   0:00:04.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:31   1751] |  -0.817|   -0.817|-899.720| -911.886|    59.28%|   0:00:00.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:33   1753] |  -0.817|   -0.817|-899.538| -911.703|    59.31%|   0:00:02.0| 1557.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:31:34   1754] Analyzing useful skew in preCTS mode ...
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/15 19:31:34   1754] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/15 19:31:34   1754]  ** Useful skew failure reasons **
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754]  ** Useful skew failure reasons **
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754]  ** Useful skew failure reasons **
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:34   1754] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:38   1758] |  -0.814|   -0.814|-899.984| -914.508|    59.32%|   0:00:05.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:42   1762] |  -0.814|   -0.814|-899.932| -914.452|    59.32%|   0:00:04.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:43   1763] |  -0.814|   -0.814|-899.505| -914.049|    59.39%|   0:00:01.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:31:44   1764] |  -0.814|   -0.814|-899.194| -913.756|    59.40%|   0:00:01.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:52   1773] |  -0.814|   -0.814|-898.672| -913.234|    59.40%|   0:00:08.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:53   1773] |  -0.814|   -0.814|-898.469| -913.031|    59.44%|   0:00:01.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:54   1774] |  -0.814|   -0.814|-898.465| -913.040|    59.45%|   0:00:01.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:55   1775] |  -0.814|   -0.814|-898.286| -912.897|    59.47%|   0:00:01.0| 1554.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:31:55   1776] Analyzing useful skew in preCTS mode ...
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/15 19:31:55   1776] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/15 19:31:56   1776]  ** Useful skew failure reasons **
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776]  ** Useful skew failure reasons **
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776]  ** Useful skew failure reasons **
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:31:56   1776] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:04   1784] |  -0.811|   -0.811|-898.629| -915.641|    59.49%|   0:00:09.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:32:05   1785] |  -0.810|   -0.810|-898.540| -915.557|    59.49%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:08   1788] |  -0.810|   -0.810|-898.335| -915.357|    59.49%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:09   1789] |  -0.810|   -0.810|-897.360| -914.412|    59.57%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:10   1790] |  -0.810|   -0.810|-897.148| -914.200|    59.59%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:10   1790] |  -0.811|   -0.811|-897.143| -914.191|    59.60%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:11   1791] Analyzing useful skew in preCTS mode ...
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/15 19:32:11   1791] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/15 19:32:11   1791]  ** Useful skew failure reasons **
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791]  ** Useful skew failure reasons **
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791]  ** Useful skew failure reasons **
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:11   1791] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:16   1797] |  -0.807|   -0.807|-897.466| -916.804|    59.61%|   0:00:06.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:32:19   1799] |  -0.807|   -0.807|-897.438| -916.794|    59.61%|   0:00:03.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:32:19   1799] |  -0.806|   -0.806|-897.371| -916.727|    59.61%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:32:26   1806] |  -0.806|   -0.806|-897.180| -916.550|    59.60%|   0:00:07.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:32:27   1808] |  -0.806|   -0.806|-896.671| -916.063|    59.71%|   0:00:01.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:29   1809] |  -0.806|   -0.806|-896.256| -915.696|    59.74%|   0:00:02.0| 1555.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:33   1813] |  -0.806|   -0.806|-896.209| -915.775|    59.81%|   0:00:04.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:34   1814] |  -0.806|   -0.806|-895.801| -915.399|    59.84%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:34   1814] |  -0.806|   -0.806|-895.787| -915.386|    59.84%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:34   1814] Analyzing useful skew in preCTS mode ...
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/15 19:32:34   1814] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/15 19:32:34   1814]  ** Useful skew failure reasons **
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814]  ** Useful skew failure reasons **
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814]  ** Useful skew failure reasons **
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:34   1814] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:43   1823] |  -0.803|   -0.803|-895.429| -916.638|    59.83%|   0:00:09.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:32:44   1824] |  -0.803|   -0.803|-895.284| -916.493|    59.84%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:32:44   1825] |  -0.803|   -0.803|-895.272| -916.481|    59.84%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:32:46   1826] |  -0.804|   -0.804|-895.130| -916.359|    59.91%|   0:00:02.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:32:46   1826] |  -0.803|   -0.803|-894.898| -916.137|    59.92%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:32:52   1832] |  -0.803|   -0.803|-894.470| -915.707|    59.92%|   0:00:06.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:32:53   1833] |  -0.803|   -0.803|-894.126| -915.401|    59.96%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:32:56   1836] Analyzing useful skew in preCTS mode ...
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/15 19:32:56   1836] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/15 19:32:56   1837]  ** Useful skew failure reasons **
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:56   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837]  ** Useful skew failure reasons **
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837]  ** Useful skew failure reasons **
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:32:57   1837] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:04   1844] |  -0.800|   -0.800|-893.733| -916.838|    60.04%|   0:00:11.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:04   1844] |  -0.799|   -0.799|-893.557| -916.661|    60.04%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:06   1846] |  -0.799|   -0.799|-893.403| -916.508|    60.04%|   0:00:02.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:07   1847] |  -0.799|   -0.799|-893.062| -916.226|    60.10%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:08   1848] |  -0.799|   -0.799|-892.718| -916.007|    60.14%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:08   1848] |  -0.798|   -0.798|-892.615| -915.904|    60.14%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:33:14   1854] |  -0.798|   -0.798|-891.891| -915.186|    60.13%|   0:00:06.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:15   1855] |  -0.798|   -0.798|-891.855| -915.195|    60.15%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:15   1855] |  -0.798|   -0.798|-891.816| -915.183|    60.16%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:17   1857] |  -0.799|   -0.799|-891.154| -914.543|    60.20%|   0:00:02.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:18   1858] |  -0.800|   -0.800|-891.065| -914.493|    60.23%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:18   1858] |  -0.800|   -0.800|-891.064| -914.492|    60.23%|   0:00:00.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:33:18   1858] Analyzing useful skew in preCTS mode ...
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/15 19:33:19   1859] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/15 19:33:19   1859]  ** Useful skew failure reasons **
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859]  ** Useful skew failure reasons **
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859]  ** Useful skew failure reasons **
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:19   1859] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:26   1866] |  -0.794|   -0.794|-890.949| -916.979|    60.21%|   0:00:08.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:27   1867] |  -0.794|   -0.794|-890.640| -916.674|    60.21%|   0:00:01.0| 1556.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:28   1868] |  -0.795|   -0.795|-890.143| -916.266|    60.30%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:33:29   1869] |  -0.793|   -0.793|-889.990| -916.140|    60.30%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:33:34   1874] |  -0.793|   -0.793|-889.439| -915.589|    60.30%|   0:00:05.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:33:34   1874] |  -0.793|   -0.793|-889.318| -915.467|    60.30%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:33:35   1875] |  -0.793|   -0.793|-888.989| -915.139|    60.35%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:33:36   1876] |  -0.792|   -0.792|-888.838| -914.988|    60.35%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:45   1885] |  -0.792|   -0.792|-888.349| -914.499|    60.34%|   0:00:09.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:46   1886] |  -0.792|   -0.792|-888.273| -914.424|    60.34%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:46   1886] |  -0.792|   -0.792|-888.000| -914.216|    60.38%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:33:47   1887] |  -0.792|   -0.792|-887.932| -914.149|    60.38%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:33:47   1887] |  -0.791|   -0.791|-887.537| -913.754|    60.40%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:53   1893] |  -0.791|   -0.791|-887.026| -913.240|    60.40%|   0:00:06.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:53   1893] |  -0.791|   -0.791|-886.925| -913.138|    60.40%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:33:54   1894] |  -0.791|   -0.791|-886.534| -912.751|    60.45%|   0:00:01.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:54   1894] |  -0.791|   -0.791|-886.472| -912.755|    60.45%|   0:00:00.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:57   1897] |  -0.791|   -0.791|-886.298| -912.596|    60.50%|   0:00:03.0| 1558.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:33:57   1897] Analyzing useful skew in preCTS mode ...
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/15 19:33:57   1897] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/15 19:33:57   1897]  ** Useful skew failure reasons **
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897]  ** Useful skew failure reasons **
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897]  ** Useful skew failure reasons **
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:33:57   1897] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:05   1905] |  -0.788|   -0.788|-886.640| -914.495|    60.49%|   0:00:08.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:05   1905] |  -0.788|   -0.788|-886.553| -914.409|    60.48%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:06   1906] |  -0.787|   -0.787|-886.075| -913.999|    60.54%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:10   1910] |  -0.787|   -0.787|-885.391| -913.401|    60.59%|   0:00:04.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:10   1910] |  -0.787|   -0.787|-885.323| -913.334|    60.61%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:11   1911] |  -0.788|   -0.788|-884.867| -912.873|    60.63%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:12   1912] |  -0.786|   -0.786|-884.769| -912.796|    60.66%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:16   1916] |  -0.786|   -0.786|-884.613| -912.640|    60.66%|   0:00:04.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:18   1918] |  -0.786|   -0.786|-884.585| -912.612|    60.66%|   0:00:02.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:18   1918] |  -0.786|   -0.786|-884.258| -912.314|    60.71%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:19   1919] |  -0.786|   -0.786|-884.255| -912.311|    60.71%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:20   1920] |  -0.786|   -0.786|-884.126| -912.178|    60.75%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:21   1920] |  -0.786|   -0.786|-883.802| -911.855|    60.76%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:21   1921] |  -0.786|   -0.786|-883.737| -911.789|    60.77%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:21   1921] Analyzing useful skew in preCTS mode ...
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/15 19:34:21   1921] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/15 19:34:21   1921]  ** Useful skew failure reasons **
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921]  ** Useful skew failure reasons **
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921]  ** Useful skew failure reasons **
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:21   1921] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:32   1932] |  -0.781|   -0.781|-882.612| -913.266|    60.76%|   0:00:11.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:34:35   1935] |  -0.781|   -0.781|-882.459| -913.114|    60.76%|   0:00:03.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:34:36   1936] |  -0.781|   -0.781|-882.192| -912.849|    60.76%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:34:37   1937] |  -0.781|   -0.781|-881.412| -912.130|    60.86%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:34:39   1939] |  -0.780|   -0.780|-881.216| -911.960|    60.89%|   0:00:02.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:42   1942] |  -0.780|   -0.780|-880.724| -911.501|    60.89%|   0:00:03.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:43   1943] |  -0.780|   -0.780|-880.695| -911.472|    60.89%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:44   1943] |  -0.780|   -0.780|-880.349| -911.167|    60.92%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:50   1950] |  -0.780|   -0.780|-880.060| -911.161|    61.00%|   0:00:06.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:52   1951] |  -0.780|   -0.780|-879.508| -910.785|    61.05%|   0:00:02.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:52   1952] |  -0.780|   -0.780|-879.377| -910.654|    61.06%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:34:52   1952] Analyzing useful skew in preCTS mode ...
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/15 19:34:53   1952] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/15 19:34:53   1952]  ** Useful skew failure reasons **
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952]  ** Useful skew failure reasons **
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1952] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953]  ** Useful skew failure reasons **
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:34:53   1953] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:03   1962] |  -0.776|   -0.776|-878.352| -912.148|    61.04%|   0:00:11.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:03   1963] |  -0.776|   -0.776|-877.779| -911.576|    61.04%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:03   1963] |  -0.776|   -0.776|-877.744| -911.541|    61.04%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:04   1964] |  -0.776|   -0.776|-877.500| -911.378|    61.11%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:07   1967] |  -0.775|   -0.775|-877.216| -911.095|    61.10%|   0:00:03.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:10   1969] |  -0.775|   -0.775|-877.070| -910.949|    61.10%|   0:00:03.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:10   1970] |  -0.775|   -0.775|-877.005| -910.887|    61.10%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:11   1970] |  -0.775|   -0.775|-876.798| -910.767|    61.14%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:13   1973] |  -0.775|   -0.775|-876.601| -910.570|    61.14%|   0:00:02.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:15   1975] |  -0.775|   -0.775|-876.444| -910.414|    61.13%|   0:00:02.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:16   1975] |  -0.775|   -0.775|-876.369| -910.414|    61.17%|   0:00:01.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:16   1975] |  -0.775|   -0.775|-876.342| -910.387|    61.17%|   0:00:00.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:18   1977] |  -0.775|   -0.775|-876.119| -910.241|    61.22%|   0:00:02.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:18   1978] |  -0.775|   -0.775|-875.775| -909.895|    61.25%|   0:00:00.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:18   1978] |  -0.775|   -0.775|-875.763| -909.885|    61.25%|   0:00:00.0| 1562.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:19   1978] Analyzing useful skew in preCTS mode ...
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/15 19:35:19   1978] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/15 19:35:19   1979]  ** Useful skew failure reasons **
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979]  ** Useful skew failure reasons **
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979]  ** Useful skew failure reasons **
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:19   1979] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:32   1991] |  -0.771|   -0.771|-874.621| -909.980|    61.24%|   0:00:14.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:33   1992] |  -0.771|   -0.771|-872.556| -907.916|    61.25%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:33   1992] |  -0.771|   -0.771|-872.354| -907.715|    61.25%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:35:34   1994] |  -0.771|   -0.771|-871.864| -907.259|    61.31%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:35:35   1995] |  -0.770|   -0.770|-871.458| -906.852|    61.36%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:35:40   2000] |  -0.770|   -0.770|-871.192| -906.588|    61.36%|   0:00:05.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:40   2000] |  -0.770|   -0.770|-871.143| -906.540|    61.36%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:35:41   2001] |  -0.769|   -0.769|-870.913| -906.463|    61.39%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:35:48   2007] |  -0.769|   -0.769|-870.522| -906.072|    61.39%|   0:00:07.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:35:48   2008] |  -0.769|   -0.769|-870.361| -905.911|    61.39%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:35:49   2009] |  -0.769|   -0.769|-869.860| -905.465|    61.43%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:35:51   2010] |  -0.769|   -0.769|-869.385| -904.991|    61.44%|   0:00:02.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:35:52   2011] |  -0.769|   -0.769|-869.336| -904.941|    61.45%|   0:00:01.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:35:52   2012] |  -0.769|   -0.769|-869.321| -904.927|    61.46%|   0:00:00.0| 1563.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:35:52   2012] Analyzing useful skew in preCTS mode ...
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/15 19:35:53   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/15 19:35:53   2012]  ** Useful skew failure reasons **
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012]  ** Useful skew failure reasons **
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012]  ** Useful skew failure reasons **
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:35:53   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:05   2025] |  -0.765|   -0.765|-868.234| -905.759|    61.47%|   0:00:13.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:08   2028] |  -0.765|   -0.765|-867.140| -904.665|    61.47%|   0:00:03.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:10   2029] |  -0.765|   -0.765|-866.461| -904.121|    61.55%|   0:00:02.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:11   2031] |  -0.765|   -0.765|-866.471| -904.172|    61.56%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:12   2031] |  -0.765|   -0.765|-866.308| -904.009|    61.56%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:13   2032] |  -0.766|   -0.766|-866.086| -903.876|    61.60%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:14   2033] |  -0.766|   -0.766|-866.042| -903.812|    61.63%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:14   2034] Analyzing useful skew in preCTS mode ...
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/15 19:36:14   2034] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/15 19:36:14   2034]  ** Useful skew failure reasons **
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034]  ** Useful skew failure reasons **
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034]  ** Useful skew failure reasons **
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:14   2034] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:26   2045] |  -0.762|   -0.762|-863.729| -904.401|    61.61%|   0:00:12.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:26   2046] |  -0.762|   -0.762|-863.456| -904.126|    61.61%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:27   2046] |  -0.762|   -0.762|-863.441| -904.111|    61.61%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:27   2047] |  -0.761|   -0.761|-862.694| -903.411|    61.68%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:36:29   2049] |  -0.760|   -0.760|-862.216| -902.982|    61.72%|   0:00:02.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:34   2053] |  -0.760|   -0.760|-861.207| -901.972|    61.70%|   0:00:05.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:34   2053] |  -0.760|   -0.760|-860.725| -901.491|    61.70%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:35   2054] |  -0.760|   -0.760|-861.118| -901.940|    61.74%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:36   2055] |  -0.760|   -0.760|-860.689| -901.632|    61.75%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:36   2055] |  -0.760|   -0.760|-860.682| -901.624|    61.76%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:37   2057] Analyzing useful skew in preCTS mode ...
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/15 19:36:37   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/15 19:36:37   2057]  ** Useful skew failure reasons **
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057]  ** Useful skew failure reasons **
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:37   2057] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057]  ** Useful skew failure reasons **
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:38   2057] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:36:45   2064] |  -0.756|   -0.756|-858.464| -901.065|    61.79%|   0:00:09.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:36:46   2065] |  -0.756|   -0.756|-858.244| -900.844|    61.79%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:36:48   2067] |  -0.756|   -0.756|-858.089| -900.690|    61.79%|   0:00:02.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:36:49   2068] |  -0.755|   -0.755|-857.510| -900.111|    61.85%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:53   2072] |  -0.754|   -0.754|-856.695| -899.346|    61.84%|   0:00:04.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:54   2073] |  -0.754|   -0.754|-856.543| -899.193|    61.84%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:36:55   2075] |  -0.754|   -0.754|-855.853| -898.504|    61.91%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:36:56   2075] |  -0.753|   -0.753|-855.844| -898.543|    61.93%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:36:59   2079] |  -0.753|   -0.753|-855.347| -898.047|    61.92%|   0:00:03.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:37:00   2079] |  -0.753|   -0.753|-855.276| -897.976|    61.92%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:37:00   2080] |  -0.753|   -0.753|-854.951| -897.737|    61.96%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:37:01   2080] |  -0.753|   -0.753|-854.847| -897.683|    61.97%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:37:02   2081] |  -0.753|   -0.753|-854.832| -897.669|    61.99%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:37:03   2082] Analyzing useful skew in preCTS mode ...
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/15 19:37:03   2082] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/15 19:37:03   2082]  ** Useful skew failure reasons **
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082]  ** Useful skew failure reasons **
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082]  ** Useful skew failure reasons **
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:03   2082] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:13   2092] |  -0.749|   -0.749|-853.482| -899.641|    62.03%|   0:00:11.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:37:14   2093] |  -0.749|   -0.749|-853.234| -899.392|    62.03%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:37:14   2093] |  -0.749|   -0.749|-853.165| -899.323|    62.03%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:37:15   2094] |  -0.748|   -0.748|-852.303| -898.513|    62.11%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:18   2098] |  -0.748|   -0.748|-851.514| -897.727|    62.11%|   0:00:03.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:19   2098] |  -0.748|   -0.748|-851.386| -897.599|    62.11%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:20   2099] |  -0.748|   -0.748|-850.899| -897.115|    62.16%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:20   2100] |  -0.747|   -0.747|-850.872| -897.088|    62.18%|   0:00:00.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:22   2102] |  -0.747|   -0.747|-850.683| -896.899|    62.19%|   0:00:02.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:24   2103] |  -0.747|   -0.747|-850.460| -896.687|    62.22%|   0:00:02.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:25   2104] |  -0.747|   -0.747|-850.413| -896.688|    62.23%|   0:00:01.0| 1564.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:25   2104] Analyzing useful skew in preCTS mode ...
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/15 19:37:25   2104] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/15 19:37:25   2104]  ** Useful skew failure reasons **
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2104] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105]  ** Useful skew failure reasons **
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105]  ** Useful skew failure reasons **
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:25   2105] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:37:36   2116] |  -0.744|   -0.744|-849.710| -898.003|    62.24%|   0:00:11.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:38   2117] |  -0.744|   -0.744|-849.655| -897.948|    62.24%|   0:00:02.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:40   2119] |  -0.743|   -0.743|-848.900| -897.291|    62.33%|   0:00:02.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:37:40   2120] |  -0.743|   -0.743|-848.703| -897.094|    62.35%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:37:41   2120] |  -0.743|   -0.743|-848.553| -896.943|    62.36%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:37:44   2123] |  -0.743|   -0.743|-848.184| -896.624|    62.35%|   0:00:03.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:37:44   2124] |  -0.742|   -0.742|-847.902| -896.472|    62.38%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:46   2125] |  -0.742|   -0.742|-847.339| -895.909|    62.40%|   0:00:02.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:37:46   2125] |  -0.741|   -0.741|-847.212| -895.781|    62.40%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/15 19:37:49   2128] |  -0.741|   -0.741|-847.100| -895.669|    62.41%|   0:00:03.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/15 19:37:49   2128] |  -0.741|   -0.741|-847.060| -895.629|    62.41%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_/D   |
[03/15 19:37:49   2129] |  -0.740|   -0.740|-846.608| -895.178|    62.43%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:37:54   2133] |  -0.740|   -0.740|-846.249| -894.820|    62.43%|   0:00:05.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:37:55   2135] |  -0.740|   -0.740|-846.055| -894.626|    62.47%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:57   2136] |  -0.740|   -0.740|-845.547| -894.120|    62.49%|   0:00:02.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:57   2136] |  -0.740|   -0.740|-845.540| -894.113|    62.50%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:57   2137] |  -0.740|   -0.740|-845.482| -894.055|    62.50%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:37:58   2137] |  -0.740|   -0.740|-845.453| -894.027|    62.51%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:01   2140] Analyzing useful skew in preCTS mode ...
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/15 19:38:01   2140] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/15 19:38:01   2140]  ** Useful skew failure reasons **
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140]  ** Useful skew failure reasons **
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140]  ** Useful skew failure reasons **
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:01   2140] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:06   2145] |  -0.736|   -0.736|-842.819| -893.390|    62.56%|   0:00:08.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:07   2146] |  -0.736|   -0.736|-842.693| -893.263|    62.57%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:07   2147] |  -0.735|   -0.735|-841.433| -892.168|    62.63%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:38:13   2152] |  -0.735|   -0.735|-841.304| -892.038|    62.63%|   0:00:06.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:38:15   2154] |  -0.734|   -0.734|-840.843| -891.595|    62.67%|   0:00:02.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:38:16   2155] |  -0.734|   -0.734|-840.565| -891.319|    62.68%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:19   2159] |  -0.734|   -0.734|-839.228| -889.981|    62.68%|   0:00:03.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:20   2159] |  -0.734|   -0.734|-838.563| -889.317|    62.70%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:20   2159] |  -0.734|   -0.734|-838.562| -889.315|    62.71%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:21   2160] |  -0.734|   -0.734|-838.484| -889.289|    62.73%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:22   2161] Analyzing useful skew in preCTS mode ...
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/15 19:38:22   2161] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/15 19:38:22   2162]  ** Useful skew failure reasons **
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162]  ** Useful skew failure reasons **
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162]  ** Useful skew failure reasons **
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:22   2162] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:30   2170] |  -0.730|   -0.730|-832.888| -885.624|    62.75%|   0:00:09.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:38:31   2171] |  -0.730|   -0.730|-832.732| -885.468|    62.75%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:38:31   2171] |  -0.730|   -0.730|-832.696| -885.433|    62.75%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:38:32   2172] |  -0.729|   -0.729|-832.137| -885.135|    62.80%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:38:33   2173] |  -0.729|   -0.729|-831.911| -884.970|    62.83%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:38:34   2173] |  -0.729|   -0.729|-831.940| -885.054|    62.84%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:38:35   2174] Analyzing useful skew in preCTS mode ...
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/15 19:38:35   2174] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/15 19:38:35   2174]  ** Useful skew failure reasons **
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174]  ** Useful skew failure reasons **
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174]  ** Useful skew failure reasons **
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:35   2174] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:44   2183] |  -0.729|   -0.729|-828.018| -884.385|    62.84%|   0:00:10.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:38:44   2183] |  -0.724|   -0.724|-827.461| -883.828|    62.84%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:49   2188] |  -0.724|   -0.724|-827.352| -883.720|    62.85%|   0:00:05.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:50   2189] |  -0.724|   -0.724|-827.162| -883.530|    62.86%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:51   2190] |  -0.728|   -0.728|-825.789| -882.144|    62.92%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:38:51   2190] |  -0.724|   -0.724|-825.799| -882.154|    62.92%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:38:51   2190] |  -0.723|   -0.723|-825.626| -881.980|    62.93%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:55   2194] |  -0.723|   -0.723|-825.093| -881.448|    62.93%|   0:00:04.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:56   2195] |  -0.723|   -0.723|-825.072| -881.427|    62.93%|   0:00:01.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:56   2195] |  -0.723|   -0.723|-824.644| -880.998|    62.95%|   0:00:00.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:57   2196] |  -0.723|   -0.723|-824.093| -880.440|    62.97%|   0:00:01.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:57   2196] |  -0.723|   -0.723|-824.067| -880.414|    62.98%|   0:00:00.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:38:58   2197] Analyzing useful skew in preCTS mode ...
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/15 19:38:58   2197] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/15 19:38:58   2197]  ** Useful skew failure reasons **
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197]  ** Useful skew failure reasons **
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197]  ** Useful skew failure reasons **
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:38:58   2197] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:03   2202] |  -0.720|   -0.720|-819.881| -878.057|    62.97%|   0:00:06.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:39:03   2202] |  -0.717|   -0.717|-819.622| -877.798|    62.97%|   0:00:00.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:03   2203] |  -0.717|   -0.717|-819.498| -877.677|    62.98%|   0:00:00.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:04   2203] |  -0.716|   -0.716|-818.309| -876.479|    63.00%|   0:00:01.0| 1575.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:39:08   2207] |  -0.716|   -0.716|-816.901| -875.072|    63.00%|   0:00:04.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/15 19:39:09   2209] |  -0.716|   -0.716|-816.820| -874.991|    63.00%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:10   2209] |  -0.716|   -0.716|-816.791| -874.962|    63.00%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:11   2210] |  -0.715|   -0.715|-816.338| -874.508|    63.02%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:13   2213] |  -0.714|   -0.714|-815.986| -874.166|    63.02%|   0:00:02.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:14   2213] |  -0.714|   -0.714|-815.938| -874.119|    63.02%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:15   2214] |  -0.714|   -0.714|-815.577| -873.797|    63.05%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:16   2215] |  -0.714|   -0.714|-814.772| -872.991|    63.05%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:17   2216] |  -0.713|   -0.713|-814.381| -872.600|    63.06%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:18   2217] |  -0.713|   -0.713|-814.076| -872.295|    63.05%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:19   2218] |  -0.711|   -0.711|-813.846| -872.222|    63.08%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:21   2220] |  -0.711|   -0.711|-813.613| -871.989|    63.08%|   0:00:02.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:22   2221] |  -0.711|   -0.711|-812.998| -871.374|    63.11%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:22   2221] |  -0.711|   -0.711|-812.737| -871.113|    63.13%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:23   2222] |  -0.711|   -0.711|-812.040| -870.417|    63.15%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:23   2223] Analyzing useful skew in preCTS mode ...
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/15 19:39:23   2223] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/15 19:39:24   2223]  ** Useful skew failure reasons **
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223]  ** Useful skew failure reasons **
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223]  ** Useful skew failure reasons **
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:39:24   2223] |  -0.707|   -0.707|-804.064| -864.558|    63.16%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:39:25   2224] |  -0.705|   -0.705|-802.483| -862.977|    63.16%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:26   2225] |  -0.705|   -0.705|-801.433| -861.930|    63.15%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:28   2227] |  -0.705|   -0.705|-800.001| -860.498|    63.15%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:28   2227] |  -0.704|   -0.704|-799.987| -860.485|    63.15%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:29   2228] |  -0.704|   -0.704|-799.623| -860.121|    63.15%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:29   2229] |  -0.704|   -0.704|-799.575| -860.072|    63.15%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:30   2229] |  -0.703|   -0.703|-797.828| -858.484|    63.21%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:32   2231] |  -0.703|   -0.703|-796.999| -857.655|    63.21%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:32   2231] |  -0.702|   -0.702|-796.451| -857.098|    63.22%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:33   2233] |  -0.702|   -0.702|-795.706| -856.353|    63.23%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:34   2233] |  -0.702|   -0.702|-795.661| -856.308|    63.23%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:39:34   2233] |  -0.701|   -0.701|-794.780| -855.427|    63.23%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:35   2234] |  -0.701|   -0.701|-794.779| -855.426|    63.23%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:35   2234] |  -0.701|   -0.701|-794.384| -855.093|    63.25%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:35   2235] |  -0.700|   -0.700|-794.025| -854.725|    63.26%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/15 19:39:36   2235] |  -0.698|   -0.698|-793.885| -854.584|    63.26%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:38   2237] |  -0.698|   -0.698|-793.854| -854.554|    63.26%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:39   2238] |  -0.697|   -0.697|-793.689| -854.388|    63.28%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:41   2241] |  -0.697|   -0.697|-792.810| -853.510|    63.29%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:42   2241] |  -0.696|   -0.696|-792.635| -853.336|    63.31%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:44   2243] |  -0.696|   -0.696|-792.407| -853.108|    63.32%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:44   2243] |  -0.696|   -0.696|-792.401| -853.102|    63.32%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:45   2244] |  -0.696|   -0.696|-791.398| -852.098|    63.34%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:39:46   2245] |  -0.695|   -0.695|-791.059| -851.760|    63.35%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:39:47   2246] |  -0.694|   -0.694|-790.779| -851.480|    63.36%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:48   2247] |  -0.694|   -0.694|-790.768| -851.469|    63.36%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:49   2248] |  -0.693|   -0.693|-790.638| -851.339|    63.37%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:51   2250] |  -0.693|   -0.693|-790.397| -851.162|    63.38%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:51   2251] |  -0.693|   -0.693|-790.433| -851.199|    63.40%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:55   2254] |  -0.693|   -0.693|-789.447| -850.213|    63.40%|   0:00:04.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:39:56   2255] |  -0.693|   -0.693|-789.278| -850.044|    63.43%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:39:56   2256] |  -0.693|   -0.693|-789.200| -849.965|    63.43%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:01   2260] |  -0.693|   -0.693|-789.013| -849.778|    63.56%|   0:00:05.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:01   2260] Analyzing useful skew in preCTS mode ...
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/15 19:40:01   2260] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/15 19:40:01   2260]  ** Useful skew failure reasons **
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260]  ** Useful skew failure reasons **
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260]  ** Useful skew failure reasons **
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:01   2260] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:03   2262] |  -0.685|   -0.685|-772.091| -834.369|    63.58%|   0:00:02.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:40:04   2263] |  -0.682|   -0.682|-770.095| -832.373|    63.61%|   0:00:01.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:05   2264] |  -0.682|   -0.682|-769.226| -831.562|    63.61%|   0:00:01.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:06   2265] |  -0.680|   -0.680|-768.519| -830.855|    63.63%|   0:00:01.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:08   2267] |  -0.680|   -0.680|-768.486| -830.822|    63.64%|   0:00:02.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:08   2267] |  -0.680|   -0.680|-768.227| -830.563|    63.63%|   0:00:00.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:08   2267] |  -0.679|   -0.679|-767.631| -829.966|    63.64%|   0:00:00.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:10   2269] |  -0.678|   -0.678|-767.245| -829.580|    63.64%|   0:00:02.0| 1578.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:11   2270] |  -0.677|   -0.677|-767.172| -829.508|    63.65%|   0:00:01.0| 1575.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:12   2271] |  -0.677|   -0.677|-766.750| -829.086|    63.65%|   0:00:01.0| 1578.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:12   2271] |  -0.677|   -0.677|-766.250| -828.586|    63.65%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:13   2272] |  -0.676|   -0.676|-765.563| -827.899|    63.67%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 19:40:14   2273] |  -0.675|   -0.675|-764.765| -827.101|    63.67%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:15   2274] |  -0.675|   -0.675|-764.507| -826.843|    63.67%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:16   2275] |  -0.674|   -0.674|-763.877| -826.213|    63.69%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:17   2276] |  -0.674|   -0.674|-763.494| -825.830|    63.71%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:17   2276] |  -0.674|   -0.674|-763.478| -825.814|    63.71%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:17   2276] |  -0.674|   -0.674|-763.194| -825.529|    63.72%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:18   2277] |  -0.674|   -0.674|-762.944| -825.280|    63.75%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:18   2277] Analyzing useful skew in preCTS mode ...
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/15 19:40:18   2278] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/15 19:40:18   2278]  ** Useful skew failure reasons **
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278]  ** Useful skew failure reasons **
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278]  ** Useful skew failure reasons **
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:18   2278] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:19   2278] |  -0.672|   -0.672|-754.166| -817.698|    63.75%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:19   2278] |  -0.667|   -0.667|-753.812| -817.344|    63.75%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:23   2282] |  -0.674|   -0.674|-751.870| -815.462|    63.76%|   0:00:04.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 19:40:23   2282] |  -0.667|   -0.667|-751.050| -814.642|    63.76%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:24   2283] |  -0.669|   -0.669|-750.180| -813.794|    63.79%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:24   2283] |  -0.666|   -0.666|-749.731| -813.345|    63.80%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:40:25   2284] |  -0.664|   -0.664|-748.874| -812.488|    63.81%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:27   2286] |  -0.664|   -0.664|-748.024| -811.638|    63.81%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:28   2287] |  -0.662|   -0.662|-746.598| -810.212|    63.85%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:29   2288] |  -0.660|   -0.660|-745.632| -809.247|    63.86%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:31   2290] |  -0.660|   -0.660|-745.472| -809.086|    63.86%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:31   2290] |  -0.660|   -0.660|-745.471| -809.085|    63.86%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:32   2291] |  -0.659|   -0.659|-743.651| -807.265|    63.91%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:34   2293] |  -0.658|   -0.658|-743.021| -806.635|    63.91%|   0:00:02.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:34   2293] |  -0.658|   -0.658|-742.881| -806.495|    63.91%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:35   2294] |  -0.657|   -0.657|-742.001| -805.617|    63.95%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:36   2296] |  -0.657|   -0.657|-741.909| -805.529|    63.96%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/15 19:40:37   2296] |  -0.656|   -0.656|-740.369| -803.990|    63.98%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:38   2297] |  -0.656|   -0.656|-740.046| -803.727|    63.99%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/15 19:40:38   2297] |  -0.655|   -0.655|-739.935| -803.622|    63.99%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:39   2298] |  -0.655|   -0.655|-739.587| -803.274|    63.99%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:40   2299] |  -0.655|   -0.655|-738.745| -802.432|    64.03%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:40   2299] |  -0.655|   -0.655|-738.700| -802.387|    64.03%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:41   2300] |  -0.655|   -0.655|-738.622| -802.309|    64.05%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 19:40:44   2303] Analyzing useful skew in preCTS mode ...
[03/15 19:40:44   2303] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/15 19:40:44   2303] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/15 19:40:44   2303]  ** Useful skew failure reasons **
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303]  ** Useful skew failure reasons **
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303]  ** Useful skew failure reasons **
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:44   2303] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:45   2304] |  -0.653|   -0.653|-737.015| -801.063|    64.12%|   0:00:04.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:46   2305] |  -0.653|   -0.653|-736.449| -800.497|    64.12%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:46   2305] |  -0.653|   -0.653|-736.449| -800.497|    64.12%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:47   2306] |  -0.653|   -0.653|-736.380| -800.428|    64.15%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:48   2308] |  -0.653|   -0.653|-736.161| -800.209|    64.17%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:49   2308] |  -0.653|   -0.653|-736.107| -800.155|    64.20%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:49   2308] Analyzing useful skew in preCTS mode ...
[03/15 19:40:49   2308] skewClock did not found any end points to delay or to advance
[03/15 19:40:49   2308]  ** Useful skew failure reasons **
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2308] skewClock did not found any end points to delay or to advance
[03/15 19:40:49   2309]  ** Useful skew failure reasons **
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] skewClock did not found any end points to delay or to advance
[03/15 19:40:49   2309]  ** Useful skew failure reasons **
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:40:49   2309] skewClock did not found any end points to delay or to advance
[03/15 19:40:50   2309] |  -0.653|   -0.653|-736.055| -800.103|    64.22%|   0:00:01.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:50   2309] |  -0.653|   -0.653|-736.055| -800.103|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:40:50   2309] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:40:50   2309] 
[03/15 19:40:50   2309] *** Finish Core Optimize Step (cpu=0:19:23 real=0:19:24 mem=1579.3M) ***
[03/15 19:40:50   2310] Active Path Group: default 
[03/15 19:40:51   2310] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:40:51   2310] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:40:51   2310] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:40:51   2310] |  -0.164|   -0.653| -64.289| -800.103|    64.22%|   0:00:01.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | eg_1_/CDN                                          |
[03/15 19:40:51   2310] |  -0.149|   -0.653| -41.547| -777.355|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | _reg_46_/CDN                                       |
[03/15 19:40:51   2310] |  -0.122|   -0.653| -35.427| -771.234|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | _reg_21_/CDN                                       |
[03/15 19:40:51   2310] |  -0.110|   -0.653| -29.956| -765.763|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | _reg_18_/CDN                                       |
[03/15 19:40:51   2310] |  -0.101|   -0.653| -18.941| -754.727|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | eg_20_/CDN                                         |
[03/15 19:40:51   2310] |  -0.076|   -0.653| -12.899| -748.678|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 19:40:51   2310] |        |         |        |         |          |            |        |          |         | _reg_23_/CDN                                       |
[03/15 19:40:51   2311] |  -0.068|   -0.653|  -8.552| -744.332|    64.22%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:51   2311] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/15 19:40:52   2311] |  -0.068|   -0.653|  -4.751| -740.576|    64.23%|   0:00:01.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/15 19:40:52   2311] |  -0.060|   -0.653|  -4.640| -740.515|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_3_/D                                          |
[03/15 19:40:52   2311] |  -0.052|   -0.653|  -4.531| -740.455|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
[03/15 19:40:52   2311] |  -0.052|   -0.653|  -1.823| -737.779|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
[03/15 19:40:52   2311] |  -0.035|   -0.653|  -1.736| -737.728|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_21_/CDN                                       |
[03/15 19:40:52   2311] |  -0.021|   -0.653|  -0.470| -736.480|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_63_/CDN                                       |
[03/15 19:40:52   2311] |  -0.008|   -0.653|  -0.017| -736.011|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
[03/15 19:40:52   2311] |   0.008|   -0.653|   0.000| -735.997|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 19:40:52   2311] |        |         |        |         |          |            |        |          |         | _reg_23_/CDN                                       |
[03/15 19:40:52   2311] |   0.018|   -0.653|   0.000| -735.997|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
[03/15 19:40:52   2311] |   0.018|   -0.653|   0.000| -735.997|    64.23%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
[03/15 19:40:52   2311] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:40:52   2311] 
[03/15 19:40:52   2311] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1579.3M) ***
[03/15 19:40:52   2311] 
[03/15 19:40:52   2311] *** Finished Optimize Step Cumulative (cpu=0:19:25 real=0:19:26 mem=1579.3M) ***
[03/15 19:40:52   2311] ** GigaOpt Optimizer WNS Slack -0.653 TNS Slack -735.997 Density 64.23
[03/15 19:40:52   2311] Placement Snapshot: Density distribution:
[03/15 19:40:52   2311] [1.00 -  +++]: 3 (0.48%)
[03/15 19:40:52   2311] [0.95 - 1.00]: 1 (0.16%)
[03/15 19:40:52   2311] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:40:52   2311] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:40:52   2311] [0.80 - 0.85]: 16 (2.56%)
[03/15 19:40:52   2311] [0.75 - 0.80]: 30 (4.80%)
[03/15 19:40:52   2311] [0.70 - 0.75]: 29 (4.64%)
[03/15 19:40:52   2311] [0.65 - 0.70]: 29 (4.64%)
[03/15 19:40:52   2311] [0.60 - 0.65]: 34 (5.44%)
[03/15 19:40:52   2311] [0.55 - 0.60]: 53 (8.48%)
[03/15 19:40:52   2311] [0.50 - 0.55]: 59 (9.44%)
[03/15 19:40:52   2311] [0.45 - 0.50]: 55 (8.80%)
[03/15 19:40:52   2311] [0.40 - 0.45]: 36 (5.76%)
[03/15 19:40:52   2311] [0.35 - 0.40]: 19 (3.04%)
[03/15 19:40:52   2311] [0.30 - 0.35]: 29 (4.64%)
[03/15 19:40:52   2311] [0.25 - 0.30]: 25 (4.00%)
[03/15 19:40:52   2311] [0.20 - 0.25]: 31 (4.96%)
[03/15 19:40:52   2311] [0.15 - 0.20]: 36 (5.76%)
[03/15 19:40:52   2311] [0.10 - 0.15]: 39 (6.24%)
[03/15 19:40:52   2311] [0.05 - 0.10]: 26 (4.16%)
[03/15 19:40:52   2311] [0.00 - 0.05]: 67 (10.72%)
[03/15 19:40:52   2311] Begin: Area Reclaim Optimization
[03/15 19:40:53   2312] Reclaim Optimization WNS Slack -0.653  TNS Slack -735.997 Density 64.23
[03/15 19:40:53   2312] +----------+---------+--------+--------+------------+--------+
[03/15 19:40:53   2312] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:40:53   2312] +----------+---------+--------+--------+------------+--------+
[03/15 19:40:53   2312] |    64.23%|        -|  -0.653|-735.997|   0:00:00.0| 1579.3M|
[03/15 19:40:55   2314] |    64.07%|      166|  -0.653|-735.509|   0:00:02.0| 1579.3M|
[03/15 19:41:06   2325] |    62.25%|     2548|  -0.650|-729.636|   0:00:11.0| 1579.3M|
[03/15 19:41:07   2326] |    62.25%|        7|  -0.650|-729.636|   0:00:00.0| 1579.3M|
[03/15 19:41:07   2326] |    62.25%|        0|  -0.650|-729.636|   0:00:01.0| 1579.3M|
[03/15 19:41:07   2326] +----------+---------+--------+--------+------------+--------+
[03/15 19:41:07   2326] Reclaim Optimization End WNS Slack -0.650  TNS Slack -729.636 Density 62.25
[03/15 19:41:07   2326] 
[03/15 19:41:07   2326] ** Summary: Restruct = 0 Buffer Deletion = 84 Declone = 96 Resize = 2239 **
[03/15 19:41:07   2326] --------------------------------------------------------------
[03/15 19:41:07   2326] |                                   | Total     | Sequential |
[03/15 19:41:07   2326] --------------------------------------------------------------
[03/15 19:41:07   2326] | Num insts resized                 |    2232  |       8    |
[03/15 19:41:07   2326] | Num insts undone                  |     316  |       0    |
[03/15 19:41:07   2326] | Num insts Downsized               |    2232  |       8    |
[03/15 19:41:07   2326] | Num insts Samesized               |       0  |       0    |
[03/15 19:41:07   2326] | Num insts Upsized                 |       0  |       0    |
[03/15 19:41:07   2326] | Num multiple commits+uncommits    |       7  |       -    |
[03/15 19:41:07   2326] --------------------------------------------------------------
[03/15 19:41:07   2326] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.3) (real = 0:00:15.0) **
[03/15 19:41:07   2326] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:15, mem=1579.30M, totSessionCpu=0:38:46).
[03/15 19:41:07   2326] Placement Snapshot: Density distribution:
[03/15 19:41:07   2326] [1.00 -  +++]: 3 (0.48%)
[03/15 19:41:07   2326] [0.95 - 1.00]: 1 (0.16%)
[03/15 19:41:07   2326] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:41:07   2326] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:41:07   2326] [0.80 - 0.85]: 16 (2.56%)
[03/15 19:41:07   2326] [0.75 - 0.80]: 30 (4.80%)
[03/15 19:41:07   2326] [0.70 - 0.75]: 29 (4.64%)
[03/15 19:41:07   2326] [0.65 - 0.70]: 30 (4.80%)
[03/15 19:41:07   2326] [0.60 - 0.65]: 33 (5.28%)
[03/15 19:41:07   2326] [0.55 - 0.60]: 56 (8.96%)
[03/15 19:41:07   2326] [0.50 - 0.55]: 63 (10.08%)
[03/15 19:41:07   2326] [0.45 - 0.50]: 48 (7.68%)
[03/15 19:41:07   2326] [0.40 - 0.45]: 40 (6.40%)
[03/15 19:41:07   2326] [0.35 - 0.40]: 29 (4.64%)
[03/15 19:41:07   2326] [0.30 - 0.35]: 28 (4.48%)
[03/15 19:41:07   2326] [0.25 - 0.30]: 30 (4.80%)
[03/15 19:41:07   2326] [0.20 - 0.25]: 45 (7.20%)
[03/15 19:41:07   2326] [0.15 - 0.20]: 37 (5.92%)
[03/15 19:41:07   2326] [0.10 - 0.15]: 34 (5.44%)
[03/15 19:41:07   2326] [0.05 - 0.10]: 26 (4.16%)
[03/15 19:41:07   2326] [0.00 - 0.05]: 39 (6.24%)
[03/15 19:41:07   2326] *** Starting refinePlace (0:38:46 mem=1579.3M) ***
[03/15 19:41:07   2326] Total net bbox length = 4.920e+05 (2.145e+05 2.776e+05) (ext = 2.458e+04)
[03/15 19:41:07   2326] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:41:07   2326] default core: bins with density >  0.75 = 33.9 % ( 229 / 676 )
[03/15 19:41:07   2326] Density distribution unevenness ratio = 16.698%
[03/15 19:41:07   2326] RPlace IncrNP: Rollback Lev = -3
[03/15 19:41:07   2326] RPlace: Density =1.176667, incremental np is triggered.
[03/15 19:41:07   2326] nrCritNet: 1.92% ( 573 / 29890 ) cutoffSlk: -662.9ps stdDelay: 14.2ps
[03/15 19:41:13   2332] default core: bins with density >  0.75 = 41.3 % ( 279 / 676 )
[03/15 19:41:13   2332] Density distribution unevenness ratio = 15.521%
[03/15 19:41:13   2332] RPlace postIncrNP: Density = 1.176667 -> 1.001111.
[03/15 19:41:13   2332] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:41:13   2332] [1.10+      ] :	 5 (0.74%) -> 0 (0.00%)
[03/15 19:41:13   2332] [1.05 - 1.10] :	 11 (1.63%) -> 0 (0.00%)
[03/15 19:41:13   2332] [1.00 - 1.05] :	 18 (2.66%) -> 1 (0.15%)
[03/15 19:41:13   2332] [0.95 - 1.00] :	 38 (5.62%) -> 8 (1.18%)
[03/15 19:41:13   2332] [0.90 - 0.95] :	 36 (5.33%) -> 11 (1.63%)
[03/15 19:41:13   2332] [0.85 - 0.90] :	 34 (5.03%) -> 78 (11.54%)
[03/15 19:41:13   2332] [0.80 - 0.85] :	 46 (6.80%) -> 131 (19.38%)
[03/15 19:41:13   2332] [CPU] RefinePlace/IncrNP (cpu=0:00:06.3, real=0:00:06.0, mem=1594.1MB) @(0:38:46 - 0:38:53).
[03/15 19:41:13   2332] Move report: incrNP moves 12162 insts, mean move: 5.95 um, max move: 59.20 um
[03/15 19:41:13   2332] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5628_0): (197.20, 373.60) --> (170.40, 406.00)
[03/15 19:41:13   2332] Move report: Timing Driven Placement moves 12162 insts, mean move: 5.95 um, max move: 59.20 um
[03/15 19:41:13   2332] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5628_0): (197.20, 373.60) --> (170.40, 406.00)
[03/15 19:41:13   2332] 	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1594.1MB
[03/15 19:41:13   2332] Starting refinePlace ...
[03/15 19:41:13   2332] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:41:13   2332] default core: bins with density >  0.75 = 38.6 % ( 261 / 676 )
[03/15 19:41:13   2332] Density distribution unevenness ratio = 15.122%
[03/15 19:41:14   2333]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:41:14   2333] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1594.1MB) @(0:38:53 - 0:38:53).
[03/15 19:41:14   2333] Move report: preRPlace moves 8965 insts, mean move: 0.74 um, max move: 6.00 um
[03/15 19:41:14   2333] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10240_0): (157.60, 272.80) --> (153.40, 274.60)
[03/15 19:41:14   2333] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/15 19:41:14   2333] Move report: Detail placement moves 8965 insts, mean move: 0.74 um, max move: 6.00 um
[03/15 19:41:14   2333] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10240_0): (157.60, 272.80) --> (153.40, 274.60)
[03/15 19:41:14   2333] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1594.1MB
[03/15 19:41:14   2333] Statistics of distance of Instance movement in refine placement:
[03/15 19:41:14   2333]   maximum (X+Y) =        59.20 um
[03/15 19:41:14   2333]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5628_0) with max move: (197.2, 373.6) -> (170.4, 406)
[03/15 19:41:14   2333]   mean    (X+Y) =         4.83 um
[03/15 19:41:14   2333] Total instances flipped for legalization: 57
[03/15 19:41:14   2333] Summary Report:
[03/15 19:41:14   2333] Instances move: 15849 (out of 27910 movable)
[03/15 19:41:14   2333] Mean displacement: 4.83 um
[03/15 19:41:14   2333] Max displacement: 59.20 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5628_0) (197.2, 373.6) -> (170.4, 406)
[03/15 19:41:14   2333] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[03/15 19:41:14   2333] Total instances moved : 15849
[03/15 19:41:14   2333] Total net bbox length = 5.013e+05 (2.211e+05 2.802e+05) (ext = 2.452e+04)
[03/15 19:41:14   2333] Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 1594.1MB
[03/15 19:41:14   2333] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:07.0, mem=1594.1MB) @(0:38:46 - 0:38:53).
[03/15 19:41:14   2333] *** Finished refinePlace (0:38:53 mem=1594.1M) ***
[03/15 19:41:14   2333] Finished re-routing un-routed nets (0:00:00.1 1594.1M)
[03/15 19:41:14   2333] 
[03/15 19:41:15   2334] 
[03/15 19:41:15   2334] Density : 0.6225
[03/15 19:41:15   2334] Max route overflow : 0.0004
[03/15 19:41:15   2334] 
[03/15 19:41:15   2334] 
[03/15 19:41:15   2334] *** Finish Physical Update (cpu=0:00:08.5 real=0:00:08.0 mem=1594.1M) ***
[03/15 19:41:15   2335] ** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -744.322 Density 62.25
[03/15 19:41:15   2335] Skipped Place ECO bump recovery (WNS opt)
[03/15 19:41:15   2335] Optimizer WNS Pass 4
[03/15 19:41:15   2335] Active Path Group: reg2reg  
[03/15 19:41:15   2335] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:41:15   2335] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:41:15   2335] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:41:15   2335] |  -0.696|   -0.696|-744.322| -744.322|    62.25%|   0:00:00.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
[03/15 19:41:16   2335] |  -0.682|   -0.682|-743.335| -743.335|    62.25%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:41:17   2336] |  -0.673|   -0.673|-742.500| -742.500|    62.26%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/15 19:41:19   2338] |  -0.671|   -0.671|-741.035| -741.035|    62.27%|   0:00:02.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/15 19:41:21   2340] |  -0.670|   -0.670|-740.717| -740.717|    62.27%|   0:00:02.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/15 19:41:22   2341] |  -0.665|   -0.665|-739.557| -739.557|    62.27%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_13_/D   |
[03/15 19:41:25   2344] |  -0.660|   -0.660|-737.888| -737.888|    62.29%|   0:00:03.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:41:33   2352] |  -0.662|   -0.662|-736.645| -736.645|    62.29%|   0:00:08.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:41:33   2353] |  -0.658|   -0.658|-736.336| -736.336|    62.29%|   0:00:00.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/15 19:41:39   2359] |  -0.653|   -0.653|-735.023| -735.023|    62.29%|   0:00:06.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
[03/15 19:41:54   2374] |  -0.652|   -0.652|-733.214| -733.214|    62.30%|   0:00:15.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:41:59   2378] |  -0.653|   -0.653|-732.920| -732.920|    62.31%|   0:00:05.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:42:00   2379] |  -0.649|   -0.649|-731.887| -731.887|    62.35%|   0:00:01.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:42:14   2394] |  -0.647|   -0.647|-730.542| -730.542|    62.36%|   0:00:14.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_16_/D   |
[03/15 19:42:29   2408] |  -0.646|   -0.646|-729.839| -729.839|    62.37%|   0:00:15.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:32   2412] |  -0.646|   -0.646|-729.705| -729.705|    62.36%|   0:00:03.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:34   2413] |  -0.645|   -0.645|-728.730| -728.730|    62.42%|   0:00:02.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
[03/15 19:42:35   2414] |  -0.645|   -0.645|-728.101| -728.101|    62.43%|   0:00:01.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
[03/15 19:42:36   2416] |  -0.644|   -0.644|-727.524| -727.524|    62.46%|   0:00:01.0| 1587.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:42:37   2416] |  -0.644|   -0.644|-727.170| -727.170|    62.47%|   0:00:01.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:42:39   2418] |  -0.642|   -0.642|-726.567| -726.567|    62.50%|   0:00:02.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:41   2420] |  -0.643|   -0.643|-725.984| -725.984|    62.50%|   0:00:02.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
[03/15 19:42:43   2423] |  -0.642|   -0.642|-725.332| -725.332|    62.55%|   0:00:02.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:44   2423] |  -0.642|   -0.642|-724.980| -724.980|    62.57%|   0:00:01.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:44   2423] |  -0.642|   -0.642|-724.970| -724.970|    62.58%|   0:00:00.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:47   2427] Analyzing useful skew in preCTS mode ...
[03/15 19:42:47   2427] skewClock did not found any end points to delay or to advance
[03/15 19:42:47   2427]  ** Useful skew failure reasons **
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] skewClock did not found any end points to delay or to advance
[03/15 19:42:47   2427]  ** Useful skew failure reasons **
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:47   2427] skewClock did not found any end points to delay or to advance
[03/15 19:42:48   2427]  ** Useful skew failure reasons **
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/15 19:42:48   2427] skewClock did not found any end points to delay or to advance
[03/15 19:42:48   2428] |  -0.644|   -0.644|-725.185| -725.185|    62.72%|   0:00:04.0| 1581.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:42:48   2428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:48   2428] 
[03/15 19:42:48   2428] *** Finish Core Optimize Step (cpu=0:01:33 real=0:01:33 mem=1581.5M) ***
[03/15 19:42:48   2428] Active Path Group: default 
[03/15 19:42:48   2428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:48   2428] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:42:48   2428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:48   2428] |   0.005|   -0.644|   0.000| -725.185|    62.72%|   0:00:00.0| 1581.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_142_/D                     |
[03/15 19:42:49   2428] |   0.008|   -0.644|   0.000| -725.185|    62.72%|   0:00:01.0| 1600.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_122_/D                     |
[03/15 19:42:49   2428] |   0.008|   -0.644|   0.000| -725.185|    62.72%|   0:00:00.0| 1600.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_70_/D                      |
[03/15 19:42:49   2428] |   0.017|   -0.644|   0.000| -725.185|    62.72%|   0:00:00.0| 1600.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_78_/D                      |
[03/15 19:42:49   2428] |   0.017|   -0.644|   0.000| -725.185|    62.72%|   0:00:00.0| 1600.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_78_/D                      |
[03/15 19:42:49   2428] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:49   2428] 
[03/15 19:42:49   2428] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1600.6M) ***
[03/15 19:42:49   2428] 
[03/15 19:42:49   2428] *** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:01:34 mem=1600.6M) ***
[03/15 19:42:49   2428] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -725.185 Density 62.72
[03/15 19:42:49   2428] *** Starting refinePlace (0:40:29 mem=1600.6M) ***
[03/15 19:42:49   2428] Total net bbox length = 5.022e+05 (2.217e+05 2.806e+05) (ext = 2.452e+04)
[03/15 19:42:49   2428] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:42:49   2428] default core: bins with density >  0.75 = 41.6 % ( 281 / 676 )
[03/15 19:42:49   2428] Density distribution unevenness ratio = 15.719%
[03/15 19:42:49   2428] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1600.6MB) @(0:40:29 - 0:40:29).
[03/15 19:42:49   2428] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:42:49   2428] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1600.6MB
[03/15 19:42:49   2428] Starting refinePlace ...
[03/15 19:42:49   2428] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:42:49   2429] default core: bins with density >  0.75 = 39.1 % ( 264 / 676 )
[03/15 19:42:49   2429] Density distribution unevenness ratio = 15.331%
[03/15 19:42:50   2429]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:42:50   2429] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1600.6MB) @(0:40:29 - 0:40:30).
[03/15 19:42:50   2429] Move report: preRPlace moves 2867 insts, mean move: 0.62 um, max move: 4.60 um
[03/15 19:42:50   2429] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2294_0): (228.60, 386.20) --> (229.60, 382.60)
[03/15 19:42:50   2429] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/15 19:42:50   2429] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:42:50   2429] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:42:50   2429] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1600.6MB) @(0:40:30 - 0:40:30).
[03/15 19:42:50   2429] Move report: Detail placement moves 2867 insts, mean move: 0.62 um, max move: 4.60 um
[03/15 19:42:50   2429] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2294_0): (228.60, 386.20) --> (229.60, 382.60)
[03/15 19:42:50   2429] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1600.6MB
[03/15 19:42:50   2429] Statistics of distance of Instance movement in refine placement:
[03/15 19:42:50   2429]   maximum (X+Y) =         4.60 um
[03/15 19:42:50   2429]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2294_0) with max move: (228.6, 386.2) -> (229.6, 382.6)
[03/15 19:42:50   2429]   mean    (X+Y) =         0.62 um
[03/15 19:42:50   2429] Total instances flipped for legalization: 5665
[03/15 19:42:50   2429] Summary Report:
[03/15 19:42:50   2429] Instances move: 2867 (out of 28023 movable)
[03/15 19:42:50   2429] Mean displacement: 0.62 um
[03/15 19:42:50   2429] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2294_0) (228.6, 386.2) -> (229.6, 382.6)
[03/15 19:42:50   2429] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/15 19:42:50   2429] Total instances moved : 2867
[03/15 19:42:50   2429] Total net bbox length = 5.030e+05 (2.223e+05 2.808e+05) (ext = 2.452e+04)
[03/15 19:42:50   2429] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1600.6MB
[03/15 19:42:50   2429] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1600.6MB) @(0:40:29 - 0:40:30).
[03/15 19:42:50   2429] *** Finished refinePlace (0:40:30 mem=1600.6M) ***
[03/15 19:42:50   2429] Finished re-routing un-routed nets (0:00:00.0 1600.6M)
[03/15 19:42:50   2429] 
[03/15 19:42:50   2430] 
[03/15 19:42:50   2430] Density : 0.6272
[03/15 19:42:50   2430] Max route overflow : 0.0004
[03/15 19:42:50   2430] 
[03/15 19:42:50   2430] 
[03/15 19:42:50   2430] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1600.6M) ***
[03/15 19:42:50   2430] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -725.491 Density 62.72
[03/15 19:42:50   2430] 
[03/15 19:42:50   2430] *** Finish pre-CTS Setup Fixing (cpu=0:30:32 real=0:30:32 mem=1600.6M) ***
[03/15 19:42:50   2430] 
[03/15 19:42:51   2430] End: GigaOpt Optimization in WNS mode
[03/15 19:42:51   2430] *** Timing NOT met, worst failing slack is -0.644
[03/15 19:42:51   2430] *** Check timing (0:00:00.0)
[03/15 19:42:51   2430] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:42:51   2430] optDesignOneStep: Leakage Power Flow
[03/15 19:42:51   2430] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:42:51   2430] Begin: GigaOpt Optimization in TNS mode
[03/15 19:42:51   2430] Info: 1 clock net  excluded from IPO operation.
[03/15 19:42:51   2430] PhyDesignGrid: maxLocalDensity 0.95
[03/15 19:42:51   2430] #spOpts: N=65 
[03/15 19:42:54   2433] *info: 1 clock net excluded
[03/15 19:42:54   2433] *info: 2 special nets excluded.
[03/15 19:42:54   2433] *info: 150 no-driver nets excluded.
[03/15 19:42:55   2434] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -725.491 Density 62.72
[03/15 19:42:55   2434] Optimizer TNS Opt
[03/15 19:42:55   2435] Active Path Group: reg2reg  
[03/15 19:42:55   2435] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:55   2435] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:42:55   2435] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:42:55   2435] |  -0.644|   -0.644|-725.491| -725.491|    62.72%|   0:00:00.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:43:37   2476] |  -0.641|   -0.641|-722.683| -722.683|    62.76%|   0:00:42.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:43:52   2492] |  -0.641|   -0.641|-721.845| -721.845|    62.78%|   0:00:15.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:43:53   2493] |  -0.641|   -0.641|-721.818| -721.818|    62.78%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:43:59   2499] |  -0.639|   -0.639|-721.278| -721.278|    62.84%|   0:00:06.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:44:14   2514] |  -0.638|   -0.638|-720.417| -720.417|    62.85%|   0:00:15.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:18   2518] |  -0.638|   -0.638|-720.336| -720.336|    62.84%|   0:00:04.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:25   2525] |  -0.638|   -0.638|-720.128| -720.128|    62.85%|   0:00:07.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:26   2526] |  -0.638|   -0.638|-719.215| -719.215|    62.92%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:27   2526] |  -0.638|   -0.638|-719.133| -719.133|    62.93%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:31   2531] |  -0.638|   -0.638|-718.833| -718.833|    62.93%|   0:00:04.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:32   2532] |  -0.638|   -0.638|-718.600| -718.600|    62.95%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:49   2548] |  -0.638|   -0.638|-717.061| -717.061|    62.96%|   0:00:17.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:49   2549] |  -0.638|   -0.638|-717.018| -717.018|    62.96%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:55   2554] |  -0.638|   -0.638|-716.466| -716.466|    62.99%|   0:00:06.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:44:55   2555] |  -0.638|   -0.638|-716.413| -716.413|    62.99%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:45:00   2560] |  -0.638|   -0.638|-715.957| -715.957|    63.00%|   0:00:05.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:45:01   2561] |  -0.638|   -0.638|-715.927| -715.927|    63.01%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/15 19:45:15   2575] |  -0.639|   -0.639|-714.468| -714.468|    63.03%|   0:00:14.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:16   2575] |  -0.639|   -0.639|-714.374| -714.374|    63.04%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/15 19:45:22   2581] |  -0.639|   -0.639|-714.075| -714.075|    63.06%|   0:00:06.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:22   2582] |  -0.639|   -0.639|-714.016| -714.016|    63.07%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:23   2582] |  -0.639|   -0.639|-713.777| -713.777|    63.07%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:23   2582] |  -0.639|   -0.639|-713.701| -713.701|    63.08%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:23   2583] |  -0.639|   -0.639|-713.695| -713.695|    63.08%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/15 19:45:25   2584] |  -0.639|   -0.639|-712.510| -712.510|    63.08%|   0:00:02.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:25   2585] |  -0.639|   -0.639|-712.464| -712.464|    63.08%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:26   2585] |  -0.639|   -0.639|-711.941| -711.941|    63.10%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:26   2586] |  -0.639|   -0.639|-711.915| -711.915|    63.10%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:27   2586] |  -0.639|   -0.639|-711.883| -711.883|    63.10%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:28   2588] |  -0.639|   -0.639|-710.148| -710.148|    63.10%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:30   2589] |  -0.639|   -0.639|-710.063| -710.063|    63.11%|   0:00:02.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:30   2590] |  -0.639|   -0.639|-709.954| -709.954|    63.11%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:30   2590] |  -0.639|   -0.639|-709.950| -709.950|    63.11%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:31   2590] |  -0.639|   -0.639|-709.941| -709.941|    63.11%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:31   2590] |  -0.639|   -0.639|-709.933| -709.933|    63.11%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_/D   |
[03/15 19:45:34   2593] |  -0.639|   -0.639|-708.538| -708.538|    63.12%|   0:00:03.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:45:34   2593] |  -0.639|   -0.639|-708.524| -708.524|    63.12%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_/D   |
[03/15 19:45:34   2594] |  -0.639|   -0.639|-708.215| -708.215|    63.13%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 19:45:35   2594] |  -0.639|   -0.639|-707.977| -707.977|    63.13%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/15 19:45:36   2595] |  -0.639|   -0.639|-707.421| -707.421|    63.14%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 19:45:36   2596] |  -0.639|   -0.639|-705.323| -705.323|    63.14%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 19:45:36   2596] |  -0.639|   -0.639|-705.213| -705.213|    63.15%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 19:45:37   2597] |  -0.639|   -0.639|-705.105| -705.105|    63.15%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 19:45:37   2597] |  -0.639|   -0.639|-705.003| -705.003|    63.15%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 19:45:38   2597] |  -0.639|   -0.639|-703.701| -703.701|    63.16%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/15 19:45:39   2598] |  -0.639|   -0.639|-703.636| -703.636|    63.16%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
[03/15 19:45:39   2598] |  -0.639|   -0.639|-703.360| -703.360|    63.16%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
[03/15 19:45:39   2599] |  -0.639|   -0.639|-703.186| -703.186|    63.16%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/15 19:45:41   2600] |  -0.639|   -0.639|-703.057| -703.057|    63.17%|   0:00:02.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/15 19:45:41   2600] |  -0.639|   -0.639|-702.930| -702.930|    63.17%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/15 19:45:41   2601] |  -0.639|   -0.639|-702.916| -702.916|    63.17%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/15 19:45:41   2601] |  -0.639|   -0.639|-702.885| -702.885|    63.17%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D    |
[03/15 19:45:42   2602] |  -0.639|   -0.639|-702.357| -702.357|    63.17%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:43   2602] |  -0.639|   -0.639|-702.310| -702.310|    63.17%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:43   2602] |  -0.639|   -0.639|-702.213| -702.213|    63.17%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:43   2602] |  -0.639|   -0.639|-702.111| -702.111|    63.18%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:43   2602] |  -0.639|   -0.639|-702.102| -702.102|    63.18%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:44   2603] |  -0.639|   -0.639|-700.077| -700.077|    63.18%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:44   2603] |  -0.639|   -0.639|-699.934| -699.934|    63.19%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/15 19:45:46   2605] |  -0.639|   -0.639|-695.653| -695.653|    63.21%|   0:00:02.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
[03/15 19:45:47   2607] |  -0.639|   -0.639|-695.084| -695.084|    63.22%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:48   2607] |  -0.639|   -0.639|-694.737| -694.737|    63.24%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:48   2608] |  -0.639|   -0.639|-694.612| -694.612|    63.24%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:48   2608] |  -0.639|   -0.639|-694.502| -694.502|    63.24%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:49   2608] |  -0.639|   -0.639|-694.408| -694.408|    63.24%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:49   2609] |  -0.639|   -0.639|-693.623| -693.623|    63.25%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:50   2609] |  -0.639|   -0.639|-693.397| -693.397|    63.25%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:50   2609] |  -0.639|   -0.639|-693.161| -693.161|    63.26%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:50   2609] |  -0.639|   -0.639|-693.152| -693.152|    63.27%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:50   2610] |  -0.639|   -0.639|-693.088| -693.088|    63.27%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:51   2610] |  -0.639|   -0.639|-693.056| -693.056|    63.27%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:45:52   2611] |  -0.639|   -0.639|-692.343| -692.343|    63.28%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:53   2612] |  -0.639|   -0.639|-691.943| -691.943|    63.28%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:53   2612] |  -0.639|   -0.639|-691.661| -691.661|    63.28%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:53   2612] |  -0.639|   -0.639|-691.616| -691.616|    63.28%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:53   2613] |  -0.639|   -0.639|-691.498| -691.498|    63.29%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:54   2613] |  -0.639|   -0.639|-691.491| -691.491|    63.29%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:54   2613] |  -0.639|   -0.639|-691.375| -691.375|    63.29%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:54   2613] |  -0.639|   -0.639|-691.339| -691.339|    63.29%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:54   2613] |  -0.639|   -0.639|-691.265| -691.265|    63.29%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/15 19:45:55   2615] |  -0.639|   -0.639|-688.930| -688.930|    63.30%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/15 19:45:56   2615] |  -0.639|   -0.639|-688.528| -688.528|    63.31%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/15 19:45:56   2615] |  -0.639|   -0.639|-688.238| -688.238|    63.31%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/15 19:45:56   2616] |  -0.639|   -0.639|-688.216| -688.216|    63.31%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
[03/15 19:45:59   2618] |  -0.639|   -0.639|-686.470| -686.470|    63.31%|   0:00:03.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/15 19:46:00   2620] |  -0.639|   -0.639|-686.337| -686.337|    63.32%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/15 19:46:01   2620] |  -0.639|   -0.639|-686.253| -686.253|    63.32%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/15 19:46:01   2620] |  -0.639|   -0.639|-686.234| -686.234|    63.32%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/15 19:46:02   2622] |  -0.639|   -0.639|-684.855| -684.855|    63.33%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:04   2623] |  -0.639|   -0.639|-684.673| -684.673|    63.34%|   0:00:02.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:04   2623] |  -0.639|   -0.639|-684.564| -684.564|    63.34%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:04   2623] |  -0.639|   -0.639|-684.525| -684.525|    63.34%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:04   2624] |  -0.639|   -0.639|-684.521| -684.521|    63.34%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:04   2624] |  -0.639|   -0.639|-684.416| -684.416|    63.35%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:46:05   2624] |  -0.639|   -0.639|-683.940| -683.940|    63.36%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/15 19:46:05   2625] |  -0.639|   -0.639|-683.299| -683.299|    63.36%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:06   2626] |  -0.639|   -0.639|-683.254| -683.254|    63.36%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:06   2626] |  -0.639|   -0.639|-683.065| -683.065|    63.37%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:06   2626] |  -0.639|   -0.639|-683.051| -683.051|    63.37%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:07   2626] |  -0.639|   -0.639|-682.468| -682.468|    63.38%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:07   2627] |  -0.639|   -0.639|-682.419| -682.419|    63.38%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 19:46:10   2630] |  -0.639|   -0.639|-682.375| -682.375|    63.38%|   0:00:03.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/15 19:46:11   2630] |  -0.639|   -0.639|-682.320| -682.320|    63.38%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:12   2631] |  -0.639|   -0.639|-682.223| -682.223|    63.38%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/15 19:46:12   2632] |  -0.639|   -0.639|-682.198| -682.198|    63.38%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 19:46:12   2632] |  -0.639|   -0.639|-682.120| -682.120|    63.38%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/15 19:46:13   2632] |  -0.639|   -0.639|-681.988| -681.988|    63.39%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 19:46:13   2633] |  -0.639|   -0.639|-681.973| -681.973|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 19:46:13   2633] |  -0.639|   -0.639|-681.964| -681.964|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 19:46:13   2633] |  -0.639|   -0.639|-681.909| -681.909|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D    |
[03/15 19:46:14   2633] |  -0.639|   -0.639|-681.062| -681.062|    63.39%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:15   2634] |  -0.639|   -0.639|-681.038| -681.038|    63.39%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:15   2635] |  -0.639|   -0.639|-680.975| -680.975|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:15   2635] |  -0.639|   -0.639|-680.896| -680.896|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:16   2635] |  -0.639|   -0.639|-680.856| -680.856|    63.39%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_/D    |
[03/15 19:46:16   2635] |  -0.639|   -0.639|-680.789| -680.789|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 19:46:16   2636] |  -0.639|   -0.639|-680.784| -680.784|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D    |
[03/15 19:46:16   2636] |  -0.639|   -0.639|-680.777| -680.777|    63.39%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:17   2637] |  -0.639|   -0.639|-680.499| -680.499|    63.39%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D    |
[03/15 19:46:18   2637] |  -0.639|   -0.639|-680.216| -680.216|    63.40%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/15 19:46:18   2637] |  -0.639|   -0.639|-680.161| -680.161|    63.40%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:19   2638] |  -0.639|   -0.639|-678.804| -678.804|    63.40%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/15 19:46:19   2638] |  -0.639|   -0.639|-678.786| -678.786|    63.41%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/15 19:46:20   2639] |  -0.639|   -0.639|-676.780| -676.780|    63.41%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:20   2639] |  -0.639|   -0.639|-676.762| -676.762|    63.41%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:20   2640] |  -0.639|   -0.639|-676.699| -676.699|    63.42%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:21   2640] |  -0.639|   -0.639|-675.420| -675.420|    63.42%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:21   2640] |  -0.639|   -0.639|-675.399| -675.399|    63.43%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:22   2642] |  -0.639|   -0.639|-674.476| -674.476|    63.43%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:46:23   2642] |  -0.639|   -0.639|-674.420| -674.420|    63.43%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:46:23   2643] |  -0.639|   -0.639|-674.334| -674.334|    63.44%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:46:24   2643] |  -0.639|   -0.639|-674.328| -674.328|    63.44%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 19:46:24   2644] |  -0.639|   -0.639|-672.277| -672.277|    63.44%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:24   2644] |  -0.639|   -0.639|-672.120| -672.120|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:25   2644] |  -0.639|   -0.639|-672.116| -672.116|    63.45%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:26   2645] |  -0.639|   -0.639|-671.830| -671.830|    63.45%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:26   2646] |  -0.639|   -0.639|-671.786| -671.786|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:26   2646] |  -0.639|   -0.639|-671.769| -671.769|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:26   2646] |  -0.639|   -0.639|-671.764| -671.764|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/15 19:46:27   2646] |  -0.639|   -0.639|-671.582| -671.582|    63.45%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:27   2646] |  -0.639|   -0.639|-671.545| -671.545|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:27   2646] |  -0.639|   -0.639|-671.414| -671.414|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:28   2647] |  -0.639|   -0.639|-671.378| -671.378|    63.45%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:28   2647] |  -0.639|   -0.639|-671.297| -671.297|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:28   2648] |  -0.639|   -0.639|-671.280| -671.280|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:28   2648] |  -0.639|   -0.639|-671.247| -671.247|    63.45%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:29   2648] |  -0.639|   -0.639|-671.092| -671.092|    63.45%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:29   2648] |  -0.639|   -0.639|-670.839| -670.839|    63.46%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:29   2649] |  -0.639|   -0.639|-670.784| -670.784|    63.46%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/15 19:46:30   2649] |  -0.639|   -0.639|-670.033| -670.033|    63.46%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:30   2649] |  -0.639|   -0.639|-653.284| -653.284|    63.47%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/15 19:46:31   2650] |  -0.639|   -0.639|-653.145| -653.145|    63.47%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/15 19:46:31   2650] |  -0.639|   -0.639|-652.695| -652.695|    63.48%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/15 19:46:31   2650] |  -0.639|   -0.639|-652.147| -652.147|    63.49%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:31   2650] |  -0.639|   -0.639|-651.700| -651.700|    63.49%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:31   2651] |  -0.639|   -0.639|-651.635| -651.635|    63.49%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 19:46:32   2652] |  -0.639|   -0.639|-651.434| -651.434|    63.49%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:46:33   2652] |  -0.639|   -0.639|-651.249| -651.249|    63.50%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:46:33   2652] |  -0.639|   -0.639|-651.235| -651.235|    63.50%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:46:33   2653] |  -0.639|   -0.639|-651.213| -651.213|    63.50%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:46:33   2653] |  -0.639|   -0.639|-651.205| -651.205|    63.50%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/15 19:46:34   2653] |  -0.639|   -0.639|-645.181| -645.181|    63.51%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:35   2654] |  -0.639|   -0.639|-645.019| -645.019|    63.51%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:35   2654] |  -0.639|   -0.639|-644.860| -644.860|    63.51%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:35   2654] |  -0.639|   -0.639|-644.821| -644.821|    63.51%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:35   2654] |  -0.639|   -0.639|-644.723| -644.723|    63.51%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:46:36   2655] |  -0.639|   -0.639|-644.368| -644.368|    63.52%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/15 19:46:37   2657] |  -0.639|   -0.639|-644.197| -644.197|    63.52%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:37   2657] |  -0.639|   -0.639|-644.189| -644.189|    63.52%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:38   2657] |  -0.639|   -0.639|-644.045| -644.045|    63.53%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:39   2658] |  -0.639|   -0.639|-643.469| -643.469|    63.53%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:39   2658] |  -0.639|   -0.639|-643.241| -643.241|    63.53%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:39   2659] |  -0.639|   -0.639|-643.208| -643.208|    63.53%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:39   2659] |  -0.639|   -0.639|-643.128| -643.128|    63.53%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:39   2659] |  -0.639|   -0.639|-643.046| -643.046|    63.53%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:40   2659] |  -0.639|   -0.639|-631.666| -631.666|    63.53%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:40   2659] |  -0.639|   -0.639|-630.036| -630.036|    63.54%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 19:46:40   2660] |  -0.639|   -0.639|-620.153| -620.153|    63.55%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:40   2660] |  -0.639|   -0.639|-620.038| -620.038|    63.55%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:40   2660] |  -0.639|   -0.639|-612.037| -612.037|    63.55%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:41   2660] |  -0.639|   -0.639|-611.240| -611.240|    63.56%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:41   2660] |  -0.639|   -0.639|-611.176| -611.176|    63.56%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:41   2661] |  -0.639|   -0.639|-599.159| -599.159|    63.56%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:41   2661] |  -0.639|   -0.639|-595.323| -595.323|    63.56%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
[03/15 19:46:42   2661] |  -0.639|   -0.639|-589.358| -589.358|    63.56%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:42   2661] |  -0.639|   -0.639|-588.604| -588.604|    63.57%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:42   2662] |  -0.639|   -0.639|-585.976| -585.976|    63.57%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:43   2662] |  -0.639|   -0.639|-580.940| -580.940|    63.57%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:43   2663] |  -0.639|   -0.639|-580.790| -580.790|    63.58%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:43   2663] |  -0.639|   -0.639|-580.728| -580.728|    63.58%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:43   2663] |  -0.639|   -0.639|-580.598| -580.598|    63.58%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:44   2663] |  -0.639|   -0.639|-579.620| -579.620|    63.58%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:45   2665] |  -0.639|   -0.639|-579.458| -579.458|    63.58%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:45   2665] |  -0.639|   -0.639|-579.247| -579.247|    63.58%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
[03/15 19:46:45   2665] |  -0.639|   -0.639|-579.099| -579.099|    63.59%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
[03/15 19:46:46   2665] |  -0.639|   -0.639|-578.990| -578.990|    63.59%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:46   2665] |  -0.639|   -0.639|-578.955| -578.955|    63.59%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/15 19:46:47   2666] |  -0.639|   -0.639|-578.777| -578.777|    63.60%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_2_/D    |
[03/15 19:46:48   2667] |  -0.639|   -0.639|-578.020| -578.020|    63.61%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:49   2669] |  -0.639|   -0.639|-578.001| -578.001|    63.62%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:50   2669] |  -0.639|   -0.639|-577.973| -577.973|    63.62%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:50   2670] |  -0.639|   -0.639|-577.965| -577.965|    63.62%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
[03/15 19:46:51   2670] |  -0.639|   -0.639|-577.957| -577.957|    63.62%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
[03/15 19:46:51   2670] |  -0.639|   -0.639|-577.854| -577.854|    63.63%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:51   2670] |  -0.639|   -0.639|-577.847| -577.847|    63.63%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:51   2670] |  -0.639|   -0.639|-577.821| -577.821|    63.63%|   0:00:00.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 19:46:52   2672] |  -0.639|   -0.639|-577.822| -577.822|    63.64%|   0:00:01.0| 1565.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/15 19:46:52   2672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:46:52   2672] 
[03/15 19:46:52   2672] *** Finish Core Optimize Step (cpu=0:03:57 real=0:03:57 mem=1565.4M) ***
[03/15 19:46:52   2672] 
[03/15 19:46:52   2672] *** Finished Optimize Step Cumulative (cpu=0:03:57 real=0:03:57 mem=1565.4M) ***
[03/15 19:46:52   2672] ** GigaOpt Optimizer WNS Slack -0.639 TNS Slack -577.822 Density 63.64
[03/15 19:46:52   2672] Placement Snapshot: Density distribution:
[03/15 19:46:52   2672] [1.00 -  +++]: 2 (0.32%)
[03/15 19:46:52   2672] [0.95 - 1.00]: 1 (0.16%)
[03/15 19:46:52   2672] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:46:52   2672] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:46:52   2672] [0.80 - 0.85]: 16 (2.56%)
[03/15 19:46:52   2672] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:46:52   2672] [0.70 - 0.75]: 27 (4.32%)
[03/15 19:46:52   2672] [0.65 - 0.70]: 29 (4.64%)
[03/15 19:46:52   2672] [0.60 - 0.65]: 31 (4.96%)
[03/15 19:46:52   2672] [0.55 - 0.60]: 48 (7.68%)
[03/15 19:46:52   2672] [0.50 - 0.55]: 53 (8.48%)
[03/15 19:46:52   2672] [0.45 - 0.50]: 41 (6.56%)
[03/15 19:46:52   2672] [0.40 - 0.45]: 33 (5.28%)
[03/15 19:46:52   2672] [0.35 - 0.40]: 22 (3.52%)
[03/15 19:46:52   2672] [0.30 - 0.35]: 23 (3.68%)
[03/15 19:46:52   2672] [0.25 - 0.30]: 31 (4.96%)
[03/15 19:46:52   2672] [0.20 - 0.25]: 79 (12.64%)
[03/15 19:46:52   2672] [0.15 - 0.20]: 91 (14.56%)
[03/15 19:46:52   2672] [0.10 - 0.15]: 49 (7.84%)
[03/15 19:46:52   2672] [0.05 - 0.10]: 10 (1.60%)
[03/15 19:46:52   2672] [0.00 - 0.05]: 2 (0.32%)
[03/15 19:46:52   2672] Begin: Area Reclaim Optimization
[03/15 19:46:53   2672] Reclaim Optimization WNS Slack -0.639  TNS Slack -577.822 Density 63.64
[03/15 19:46:53   2672] +----------+---------+--------+--------+------------+--------+
[03/15 19:46:53   2672] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:46:53   2672] +----------+---------+--------+--------+------------+--------+
[03/15 19:46:53   2672] |    63.64%|        -|  -0.639|-577.822|   0:00:00.0| 1565.4M|
[03/15 19:46:55   2674] |    63.52%|      103|  -0.639|-578.025|   0:00:02.0| 1565.4M|
[03/15 19:47:04   2683] |    62.92%|     1399|  -0.638|-580.864|   0:00:09.0| 1565.4M|
[03/15 19:47:04   2683] |    62.92%|        1|  -0.638|-580.864|   0:00:00.0| 1565.4M|
[03/15 19:47:04   2683] |    62.92%|        0|  -0.638|-580.864|   0:00:00.0| 1565.4M|
[03/15 19:47:04   2683] +----------+---------+--------+--------+------------+--------+
[03/15 19:47:04   2683] Reclaim Optimization End WNS Slack -0.638  TNS Slack -580.864 Density 62.92
[03/15 19:47:04   2683] 
[03/15 19:47:04   2683] ** Summary: Restruct = 0 Buffer Deletion = 75 Declone = 36 Resize = 1057 **
[03/15 19:47:04   2683] --------------------------------------------------------------
[03/15 19:47:04   2683] |                                   | Total     | Sequential |
[03/15 19:47:04   2683] --------------------------------------------------------------
[03/15 19:47:04   2683] | Num insts resized                 |    1056  |       0    |
[03/15 19:47:04   2683] | Num insts undone                  |     343  |       0    |
[03/15 19:47:04   2683] | Num insts Downsized               |    1056  |       0    |
[03/15 19:47:04   2683] | Num insts Samesized               |       0  |       0    |
[03/15 19:47:04   2683] | Num insts Upsized                 |       0  |       0    |
[03/15 19:47:04   2683] | Num multiple commits+uncommits    |       1  |       -    |
[03/15 19:47:04   2683] --------------------------------------------------------------
[03/15 19:47:04   2683] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.7) (real = 0:00:12.0) **
[03/15 19:47:04   2683] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1565.40M, totSessionCpu=0:44:44).
[03/15 19:47:04   2683] Placement Snapshot: Density distribution:
[03/15 19:47:04   2683] [1.00 -  +++]: 2 (0.32%)
[03/15 19:47:04   2683] [0.95 - 1.00]: 1 (0.16%)
[03/15 19:47:04   2683] [0.90 - 0.95]: 3 (0.48%)
[03/15 19:47:04   2683] [0.85 - 0.90]: 5 (0.80%)
[03/15 19:47:04   2683] [0.80 - 0.85]: 16 (2.56%)
[03/15 19:47:04   2683] [0.75 - 0.80]: 29 (4.64%)
[03/15 19:47:04   2683] [0.70 - 0.75]: 27 (4.32%)
[03/15 19:47:04   2683] [0.65 - 0.70]: 29 (4.64%)
[03/15 19:47:04   2683] [0.60 - 0.65]: 31 (4.96%)
[03/15 19:47:04   2683] [0.55 - 0.60]: 49 (7.84%)
[03/15 19:47:04   2683] [0.50 - 0.55]: 54 (8.64%)
[03/15 19:47:04   2683] [0.45 - 0.50]: 41 (6.56%)
[03/15 19:47:04   2683] [0.40 - 0.45]: 33 (5.28%)
[03/15 19:47:04   2683] [0.35 - 0.40]: 22 (3.52%)
[03/15 19:47:04   2683] [0.30 - 0.35]: 26 (4.16%)
[03/15 19:47:04   2683] [0.25 - 0.30]: 41 (6.56%)
[03/15 19:47:04   2683] [0.20 - 0.25]: 91 (14.56%)
[03/15 19:47:04   2683] [0.15 - 0.20]: 94 (15.04%)
[03/15 19:47:04   2683] [0.10 - 0.15]: 24 (3.84%)
[03/15 19:47:04   2683] [0.05 - 0.10]: 7 (1.12%)
[03/15 19:47:04   2683] [0.00 - 0.05]: 0 (0.00%)
[03/15 19:47:04   2684] *** Starting refinePlace (0:44:44 mem=1581.4M) ***
[03/15 19:47:04   2684] Total net bbox length = 5.050e+05 (2.235e+05 2.815e+05) (ext = 2.452e+04)
[03/15 19:47:04   2684] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:04   2684] default core: bins with density >  0.75 =   42 % ( 284 / 676 )
[03/15 19:47:04   2684] Density distribution unevenness ratio = 15.586%
[03/15 19:47:04   2684] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1581.4MB) @(0:44:44 - 0:44:44).
[03/15 19:47:04   2684] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:04   2684] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1581.4MB
[03/15 19:47:04   2684] Starting refinePlace ...
[03/15 19:47:04   2684] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:04   2684] default core: bins with density >  0.75 = 39.2 % ( 265 / 676 )
[03/15 19:47:04   2684] Density distribution unevenness ratio = 15.163%
[03/15 19:47:05   2684]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:47:05   2684] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1586.0MB) @(0:44:44 - 0:44:45).
[03/15 19:47:05   2684] Move report: preRPlace moves 4322 insts, mean move: 0.72 um, max move: 5.20 um
[03/15 19:47:05   2684] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10823_0): (185.40, 292.60) --> (182.00, 294.40)
[03/15 19:47:05   2684] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:47:05   2684] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:47:05   2685] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:05   2685] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1586.0MB) @(0:44:45 - 0:44:45).
[03/15 19:47:05   2685] Move report: Detail placement moves 4322 insts, mean move: 0.72 um, max move: 5.20 um
[03/15 19:47:05   2685] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10823_0): (185.40, 292.60) --> (182.00, 294.40)
[03/15 19:47:05   2685] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1586.0MB
[03/15 19:47:05   2685] Statistics of distance of Instance movement in refine placement:
[03/15 19:47:05   2685]   maximum (X+Y) =         5.20 um
[03/15 19:47:05   2685]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10823_0) with max move: (185.4, 292.6) -> (182, 294.4)
[03/15 19:47:05   2685]   mean    (X+Y) =         0.72 um
[03/15 19:47:05   2685] Summary Report:
[03/15 19:47:05   2685] Instances move: 4322 (out of 28491 movable)
[03/15 19:47:05   2685] Mean displacement: 0.72 um
[03/15 19:47:05   2685] Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10823_0) (185.4, 292.6) -> (182, 294.4)
[03/15 19:47:05   2685] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:47:05   2685] Total instances moved : 4322
[03/15 19:47:05   2685] Total net bbox length = 5.071e+05 (2.250e+05 2.821e+05) (ext = 2.452e+04)
[03/15 19:47:05   2685] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1586.0MB
[03/15 19:47:05   2685] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1586.0MB) @(0:44:44 - 0:44:45).
[03/15 19:47:05   2685] *** Finished refinePlace (0:44:45 mem=1586.0M) ***
[03/15 19:47:05   2685] Finished re-routing un-routed nets (0:00:00.0 1586.0M)
[03/15 19:47:05   2685] 
[03/15 19:47:06   2685] 
[03/15 19:47:06   2685] Density : 0.6292
[03/15 19:47:06   2685] Max route overflow : 0.0004
[03/15 19:47:06   2685] 
[03/15 19:47:06   2685] 
[03/15 19:47:06   2685] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1586.0M) ***
[03/15 19:47:06   2685] ** GigaOpt Optimizer WNS Slack -0.638 TNS Slack -581.157 Density 62.92
[03/15 19:47:06   2685] 
[03/15 19:47:06   2685] *** Finish pre-CTS Setup Fixing (cpu=0:04:11 real=0:04:11 mem=1586.0M) ***
[03/15 19:47:06   2685] 
[03/15 19:47:06   2685] End: GigaOpt Optimization in TNS mode
[03/15 19:47:06   2685] Info: 1 clock net  excluded from IPO operation.
[03/15 19:47:06   2686] Begin: Area Reclaim Optimization
[03/15 19:47:06   2686] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:47:06   2686] #spOpts: N=65 mergeVia=F 
[03/15 19:47:06   2686] Reclaim Optimization WNS Slack -0.638  TNS Slack -581.157 Density 62.92
[03/15 19:47:06   2686] +----------+---------+--------+--------+------------+--------+
[03/15 19:47:06   2686] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:47:06   2686] +----------+---------+--------+--------+------------+--------+
[03/15 19:47:06   2686] |    62.92%|        -|  -0.638|-581.157|   0:00:00.0| 1577.2M|
[03/15 19:47:07   2686] |    62.92%|        0|  -0.638|-581.157|   0:00:01.0| 1577.2M|
[03/15 19:47:09   2688] |    62.86%|      117|  -0.638|-581.171|   0:00:02.0| 1577.2M|
[03/15 19:47:09   2689] |    62.86%|        8|  -0.638|-581.180|   0:00:00.0| 1577.2M|
[03/15 19:47:09   2689] |    62.86%|        0|  -0.638|-581.180|   0:00:00.0| 1577.2M|
[03/15 19:47:09   2689] +----------+---------+--------+--------+------------+--------+
[03/15 19:47:09   2689] Reclaim Optimization End WNS Slack -0.638  TNS Slack -581.180 Density 62.86
[03/15 19:47:09   2689] 
[03/15 19:47:09   2689] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 123 **
[03/15 19:47:09   2689] --------------------------------------------------------------
[03/15 19:47:09   2689] |                                   | Total     | Sequential |
[03/15 19:47:09   2689] --------------------------------------------------------------
[03/15 19:47:09   2689] | Num insts resized                 |     117  |       1    |
[03/15 19:47:09   2689] | Num insts undone                  |       1  |       0    |
[03/15 19:47:09   2689] | Num insts Downsized               |     117  |       1    |
[03/15 19:47:09   2689] | Num insts Samesized               |       0  |       0    |
[03/15 19:47:09   2689] | Num insts Upsized                 |       0  |       0    |
[03/15 19:47:09   2689] | Num multiple commits+uncommits    |       8  |       -    |
[03/15 19:47:09   2689] --------------------------------------------------------------
[03/15 19:47:09   2689] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[03/15 19:47:09   2689] *** Starting refinePlace (0:44:49 mem=1577.2M) ***
[03/15 19:47:09   2689] Total net bbox length = 5.071e+05 (2.250e+05 2.821e+05) (ext = 2.452e+04)
[03/15 19:47:09   2689] Starting refinePlace ...
[03/15 19:47:09   2689] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:10   2689] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:10   2689] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1577.2MB) @(0:44:50 - 0:44:50).
[03/15 19:47:10   2689] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:10   2689] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1577.2MB
[03/15 19:47:10   2689] Statistics of distance of Instance movement in refine placement:
[03/15 19:47:10   2689]   maximum (X+Y) =         0.00 um
[03/15 19:47:10   2689]   mean    (X+Y) =         0.00 um
[03/15 19:47:10   2689] Summary Report:
[03/15 19:47:10   2689] Instances move: 0 (out of 28491 movable)
[03/15 19:47:10   2689] Mean displacement: 0.00 um
[03/15 19:47:10   2689] Max displacement: 0.00 um 
[03/15 19:47:10   2689] Total instances moved : 0
[03/15 19:47:10   2689] Total net bbox length = 5.071e+05 (2.250e+05 2.821e+05) (ext = 2.452e+04)
[03/15 19:47:10   2689] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1577.2MB
[03/15 19:47:10   2689] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1577.2MB) @(0:44:49 - 0:44:50).
[03/15 19:47:10   2689] *** Finished refinePlace (0:44:50 mem=1577.2M) ***
[03/15 19:47:10   2689] Finished re-routing un-routed nets (0:00:00.0 1577.2M)
[03/15 19:47:10   2689] 
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] Density : 0.6286
[03/15 19:47:10   2690] Max route overflow : 0.0004
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1577.2M) ***
[03/15 19:47:10   2690] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1428.35M, totSessionCpu=0:44:50).
[03/15 19:47:10   2690] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:47:10   2690] [PSP] Started earlyGlobalRoute kernel
[03/15 19:47:10   2690] [PSP] Initial Peak syMemory usage = 1428.4 MB
[03/15 19:47:10   2690] (I)       Reading DB...
[03/15 19:47:10   2690] (I)       congestionReportName   : 
[03/15 19:47:10   2690] (I)       buildTerm2TermWires    : 1
[03/15 19:47:10   2690] (I)       doTrackAssignment      : 1
[03/15 19:47:10   2690] (I)       dumpBookshelfFiles     : 0
[03/15 19:47:10   2690] (I)       numThreads             : 1
[03/15 19:47:10   2690] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:47:10   2690] (I)       honorPin               : false
[03/15 19:47:10   2690] (I)       honorPinGuide          : true
[03/15 19:47:10   2690] (I)       honorPartition         : false
[03/15 19:47:10   2690] (I)       allowPartitionCrossover: false
[03/15 19:47:10   2690] (I)       honorSingleEntry       : true
[03/15 19:47:10   2690] (I)       honorSingleEntryStrong : true
[03/15 19:47:10   2690] (I)       handleViaSpacingRule   : false
[03/15 19:47:10   2690] (I)       PDConstraint           : none
[03/15 19:47:10   2690] (I)       expBetterNDRHandling   : false
[03/15 19:47:10   2690] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:47:10   2690] (I)       routingEffortLevel     : 3
[03/15 19:47:10   2690] [NR-eagl] minRouteLayer          : 2
[03/15 19:47:10   2690] [NR-eagl] maxRouteLayer          : 4
[03/15 19:47:10   2690] (I)       numRowsPerGCell        : 1
[03/15 19:47:10   2690] (I)       speedUpLargeDesign     : 0
[03/15 19:47:10   2690] (I)       speedUpBlkViolationClean: 0
[03/15 19:47:10   2690] (I)       multiThreadingTA       : 0
[03/15 19:47:10   2690] (I)       blockedPinEscape       : 1
[03/15 19:47:10   2690] (I)       blkAwareLayerSwitching : 0
[03/15 19:47:10   2690] (I)       betterClockWireModeling: 1
[03/15 19:47:10   2690] (I)       punchThroughDistance   : 500.00
[03/15 19:47:10   2690] (I)       scenicBound            : 1.15
[03/15 19:47:10   2690] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:47:10   2690] (I)       source-to-sink ratio   : 0.00
[03/15 19:47:10   2690] (I)       targetCongestionRatioH : 1.00
[03/15 19:47:10   2690] (I)       targetCongestionRatioV : 1.00
[03/15 19:47:10   2690] (I)       layerCongestionRatio   : 0.70
[03/15 19:47:10   2690] (I)       m1CongestionRatio      : 0.10
[03/15 19:47:10   2690] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:47:10   2690] (I)       localRouteEffort       : 1.00
[03/15 19:47:10   2690] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:47:10   2690] (I)       supplyScaleFactorH     : 1.00
[03/15 19:47:10   2690] (I)       supplyScaleFactorV     : 1.00
[03/15 19:47:10   2690] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:47:10   2690] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:47:10   2690] (I)       blockTrack             : 
[03/15 19:47:10   2690] (I)       readTROption           : true
[03/15 19:47:10   2690] (I)       extraSpacingBothSide   : false
[03/15 19:47:10   2690] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:47:10   2690] (I)       routeSelectedNetsOnly  : false
[03/15 19:47:10   2690] (I)       before initializing RouteDB syMemory usage = 1449.0 MB
[03/15 19:47:10   2690] (I)       starting read tracks
[03/15 19:47:10   2690] (I)       build grid graph
[03/15 19:47:10   2690] (I)       build grid graph start
[03/15 19:47:10   2690] [NR-eagl] Layer1 has no routable track
[03/15 19:47:10   2690] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:47:10   2690] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:47:10   2690] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:47:10   2690] (I)       build grid graph end
[03/15 19:47:10   2690] (I)       Layer1   numNetMinLayer=30461
[03/15 19:47:10   2690] (I)       Layer2   numNetMinLayer=0
[03/15 19:47:10   2690] (I)       Layer3   numNetMinLayer=0
[03/15 19:47:10   2690] (I)       Layer4   numNetMinLayer=0
[03/15 19:47:10   2690] (I)       numViaLayers=3
[03/15 19:47:10   2690] (I)       end build via table
[03/15 19:47:10   2690] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:47:10   2690] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:47:10   2690] (I)       readDataFromPlaceDB
[03/15 19:47:10   2690] (I)       Read net information..
[03/15 19:47:10   2690] [NR-eagl] Read numTotalNets=30461  numIgnoredNets=0
[03/15 19:47:10   2690] (I)       Read testcase time = 0.010 seconds
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] (I)       totalPins=103756  totalGlobalPin=100183 (96.56%)
[03/15 19:47:10   2690] (I)       Model blockage into capacity
[03/15 19:47:10   2690] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:47:10   2690] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:47:10   2690] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:47:10   2690] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:47:10   2690] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:47:10   2690] (I)       Modeling time = 0.020 seconds
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] (I)       Number of ignored nets = 0
[03/15 19:47:10   2690] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:47:10   2690] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:47:10   2690] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:47:10   2690] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:47:10   2690] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:47:10   2690] (I)       Before initializing earlyGlobalRoute syMemory usage = 1453.9 MB
[03/15 19:47:10   2690] (I)       Layer1  viaCost=300.00
[03/15 19:47:10   2690] (I)       Layer2  viaCost=100.00
[03/15 19:47:10   2690] (I)       Layer3  viaCost=100.00
[03/15 19:47:10   2690] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:47:10   2690] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:47:10   2690] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:47:10   2690] (I)       Site Width          :   400  (dbu)
[03/15 19:47:10   2690] (I)       Row Height          :  3600  (dbu)
[03/15 19:47:10   2690] (I)       GCell Width         :  3600  (dbu)
[03/15 19:47:10   2690] (I)       GCell Height        :  3600  (dbu)
[03/15 19:47:10   2690] (I)       grid                :   265   265     4
[03/15 19:47:10   2690] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:47:10   2690] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:47:10   2690] (I)       Default wire width  :   180   200   200   200
[03/15 19:47:10   2690] (I)       Default wire space  :   180   200   200   200
[03/15 19:47:10   2690] (I)       Default pitch size  :   360   400   400   400
[03/15 19:47:10   2690] (I)       First Track Coord   :     0   200   400   200
[03/15 19:47:10   2690] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:47:10   2690] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:47:10   2690] (I)       Num of masks        :     1     1     1     1
[03/15 19:47:10   2690] (I)       --------------------------------------------------------
[03/15 19:47:10   2690] 
[03/15 19:47:10   2690] [NR-eagl] ============ Routing rule table ============
[03/15 19:47:10   2690] [NR-eagl] Rule id 0. Nets 30461 
[03/15 19:47:10   2690] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:47:10   2690] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:47:10   2690] [NR-eagl] ========================================
[03/15 19:47:10   2690] [NR-eagl] 
[03/15 19:47:10   2690] (I)       After initializing earlyGlobalRoute syMemory usage = 1453.9 MB
[03/15 19:47:10   2690] (I)       Loading and dumping file time : 0.25 seconds
[03/15 19:47:10   2690] (I)       ============= Initialization =============
[03/15 19:47:11   2690] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:47:11   2690] [NR-eagl] Layer group 1: route 30461 net(s) in layer range [2, 4]
[03/15 19:47:11   2690] (I)       ============  Phase 1a Route ============
[03/15 19:47:11   2690] (I)       Phase 1a runs 0.10 seconds
[03/15 19:47:11   2690] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/15 19:47:11   2690] (I)       Usage: 333297 = (152414 H, 180883 V) = (24.94% H, 16.53% V) = (2.743e+05um H, 3.256e+05um V)
[03/15 19:47:11   2690] (I)       
[03/15 19:47:11   2690] (I)       ============  Phase 1b Route ============
[03/15 19:47:11   2690] (I)       Phase 1b runs 0.03 seconds
[03/15 19:47:11   2690] (I)       Usage: 333443 = (152514 H, 180929 V) = (24.96% H, 16.54% V) = (2.745e+05um H, 3.257e+05um V)
[03/15 19:47:11   2690] (I)       
[03/15 19:47:11   2690] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.41% V. EstWL: 6.001974e+05um
[03/15 19:47:11   2690] (I)       ============  Phase 1c Route ============
[03/15 19:47:11   2690] (I)       Level2 Grid: 53 x 53
[03/15 19:47:11   2690] (I)       Phase 1c runs 0.02 seconds
[03/15 19:47:11   2690] (I)       Usage: 333443 = (152514 H, 180929 V) = (24.96% H, 16.54% V) = (2.745e+05um H, 3.257e+05um V)
[03/15 19:47:11   2690] (I)       
[03/15 19:47:11   2690] (I)       ============  Phase 1d Route ============
[03/15 19:47:11   2690] (I)       Phase 1d runs 0.02 seconds
[03/15 19:47:11   2690] (I)       Usage: 333508 = (152566 H, 180942 V) = (24.97% H, 16.54% V) = (2.746e+05um H, 3.257e+05um V)
[03/15 19:47:11   2690] (I)       
[03/15 19:47:11   2690] (I)       ============  Phase 1e Route ============
[03/15 19:47:11   2690] (I)       Phase 1e runs 0.01 seconds
[03/15 19:47:11   2690] (I)       Usage: 333508 = (152566 H, 180942 V) = (24.97% H, 16.54% V) = (2.746e+05um H, 3.257e+05um V)
[03/15 19:47:11   2690] (I)       
[03/15 19:47:11   2690] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.30% V. EstWL: 6.003144e+05um
[03/15 19:47:11   2690] [NR-eagl] 
[03/15 19:47:11   2690] (I)       ============  Phase 1l Route ============
[03/15 19:47:11   2691] (I)       dpBasedLA: time=0.06  totalOF=2374  totalVia=196587  totalWL=333496  total(Via+WL)=530083 
[03/15 19:47:11   2691] (I)       Total Global Routing Runtime: 0.37 seconds
[03/15 19:47:11   2691] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.12% V
[03/15 19:47:11   2691] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.12% V
[03/15 19:47:11   2691] (I)       
[03/15 19:47:11   2691] (I)       ============= track Assignment ============
[03/15 19:47:11   2691] (I)       extract Global 3D Wires
[03/15 19:47:11   2691] (I)       Extract Global WL : time=0.01
[03/15 19:47:11   2691] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:47:11   2691] (I)       Initialization real time=0.01 seconds
[03/15 19:47:11   2691] (I)       Kernel real time=0.36 seconds
[03/15 19:47:11   2691] (I)       End Greedy Track Assignment
[03/15 19:47:11   2691] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 103515
[03/15 19:47:11   2691] [NR-eagl] Layer2(M2)(V) length: 2.399618e+05um, number of vias: 147763
[03/15 19:47:11   2691] [NR-eagl] Layer3(M3)(H) length: 2.807749e+05um, number of vias: 6698
[03/15 19:47:11   2691] [NR-eagl] Layer4(M4)(V) length: 9.706694e+04um, number of vias: 0
[03/15 19:47:11   2691] [NR-eagl] Total length: 6.178036e+05um, number of vias: 257976
[03/15 19:47:12   2691] [NR-eagl] End Peak syMemory usage = 1421.5 MB
[03/15 19:47:12   2691] [NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
[03/15 19:47:12   2691] Extraction called for design 'core' of instances=28491 and nets=30613 using extraction engine 'preRoute' .
[03/15 19:47:12   2691] PreRoute RC Extraction called for design core.
[03/15 19:47:12   2691] RC Extraction called in multi-corner(2) mode.
[03/15 19:47:12   2691] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:47:12   2691] RCMode: PreRoute
[03/15 19:47:12   2691]       RC Corner Indexes            0       1   
[03/15 19:47:12   2691] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:47:12   2691] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:47:12   2691] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:47:12   2691] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:47:12   2691] Shrink Factor                : 1.00000
[03/15 19:47:12   2691] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:47:12   2691] Using capacitance table file ...
[03/15 19:47:12   2691] Updating RC grid for preRoute extraction ...
[03/15 19:47:12   2691] Initializing multi-corner capacitance tables ... 
[03/15 19:47:12   2691] Initializing multi-corner resistance tables ...
[03/15 19:47:12   2692] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1411.051M)
[03/15 19:47:13   2692] Compute RC Scale Done ...
[03/15 19:47:13   2692] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 19:47:13   2692] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:47:13   2692] 
[03/15 19:47:13   2692] ** np local hotspot detection info verbose **
[03/15 19:47:13   2692] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:47:13   2692] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:47:13   2692] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:47:13   2692] 
[03/15 19:47:13   2693] #################################################################################
[03/15 19:47:13   2693] # Design Stage: PreRoute
[03/15 19:47:13   2693] # Design Name: core
[03/15 19:47:13   2693] # Design Mode: 65nm
[03/15 19:47:13   2693] # Analysis Mode: MMMC Non-OCV 
[03/15 19:47:13   2693] # Parasitics Mode: No SPEF/RCDB
[03/15 19:47:13   2693] # Signoff Settings: SI Off 
[03/15 19:47:13   2693] #################################################################################
[03/15 19:47:14   2694] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:47:14   2694] Calculate delays in BcWc mode...
[03/15 19:47:14   2694] Topological Sorting (CPU = 0:00:00.1, MEM = 1466.3M, InitMEM = 1466.3M)
[03/15 19:47:18   2697] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 19:47:18   2697] End delay calculation. (MEM=1501.95 CPU=0:00:03.4 REAL=0:00:04.0)
[03/15 19:47:18   2697] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1501.9M) ***
[03/15 19:47:18   2698] Begin: GigaOpt postEco DRV Optimization
[03/15 19:47:18   2698] Info: 1 clock net  excluded from IPO operation.
[03/15 19:47:18   2698] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:47:18   2698] #spOpts: N=65 
[03/15 19:47:18   2698] Core basic site is core
[03/15 19:47:18   2698] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:47:21   2701] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:47:21   2701] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 19:47:21   2701] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:47:21   2701] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 19:47:21   2701] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:47:21   2701] DEBUG: @coeDRVCandCache::init.
[03/15 19:47:22   2701] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:47:22   2702] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  62.86  |            |           |
[03/15 19:47:22   2702] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 19:47:22   2702] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.69 |          0|          0|          0|  62.86  |   0:00:00.0|    1578.3M|
[03/15 19:47:22   2702] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 19:47:22   2702] 
[03/15 19:47:22   2702] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1578.3M) ***
[03/15 19:47:22   2702] 
[03/15 19:47:22   2702] DEBUG: @coeDRVCandCache::cleanup.
[03/15 19:47:22   2702] End: GigaOpt postEco DRV Optimization
[03/15 19:47:22   2702] GigaOpt: WNS changes after routing: -0.638 -> -0.688 (bump = 0.05)
[03/15 19:47:22   2702] Begin: GigaOpt postEco optimization
[03/15 19:47:22   2702] Info: 1 clock net  excluded from IPO operation.
[03/15 19:47:22   2702] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:47:22   2702] #spOpts: N=65 mergeVia=F 
[03/15 19:47:24   2704] *info: 1 clock net excluded
[03/15 19:47:24   2704] *info: 2 special nets excluded.
[03/15 19:47:24   2704] *info: 150 no-driver nets excluded.
[03/15 19:47:25   2705] ** GigaOpt Optimizer WNS Slack -0.689 TNS Slack -627.197 Density 62.86
[03/15 19:47:25   2705] Optimizer WNS Pass 0
[03/15 19:47:25   2705] Active Path Group: reg2reg  
[03/15 19:47:25   2705] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:25   2705] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:47:25   2705] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:25   2705] |  -0.689|   -0.689|-627.154| -627.197|    62.86%|   0:00:00.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:47:28   2707] |  -0.687|   -0.687|-626.516| -626.559|    62.86%|   0:00:03.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:47:28   2708] |  -0.687|   -0.687|-626.461| -626.504|    62.86%|   0:00:00.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/15 19:47:28   2708] |  -0.684|   -0.684|-626.413| -626.457|    62.86%|   0:00:00.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:28   2708] |  -0.684|   -0.684|-626.075| -626.118|    62.86%|   0:00:00.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:29   2708] |  -0.682|   -0.682|-626.029| -626.072|    62.86%|   0:00:01.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:29   2709] |  -0.682|   -0.682|-625.442| -625.485|    62.86%|   0:00:00.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:30   2709] |  -0.680|   -0.680|-625.235| -625.278|    62.87%|   0:00:01.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:31   2711] |  -0.674|   -0.674|-624.888| -624.932|    62.87%|   0:00:01.0| 1612.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:38   2718] |  -0.675|   -0.675|-623.228| -623.271|    62.87%|   0:00:07.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:38   2718] |  -0.675|   -0.675|-623.188| -623.232|    62.87%|   0:00:00.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:39   2719] |  -0.675|   -0.675|-622.583| -622.626|    62.90%|   0:00:01.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:39   2719] |  -0.675|   -0.675|-622.349| -622.392|    62.90%|   0:00:00.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:39   2719] |  -0.675|   -0.675|-622.389| -622.432|    62.91%|   0:00:00.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:39   2719] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:39   2719] 
[03/15 19:47:39   2719] *** Finish Core Optimize Step (cpu=0:00:14.1 real=0:00:14.0 mem=1578.5M) ***
[03/15 19:47:40   2719] Active Path Group: default 
[03/15 19:47:40   2719] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:40   2719] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:47:40   2719] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:40   2719] |  -0.013|   -0.675|  -0.043| -622.432|    62.91%|   0:00:00.0| 1578.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_117_/D                     |
[03/15 19:47:40   2720] |   0.000|   -0.675|   0.000| -622.389|    62.91%|   0:00:00.0| 1578.5M|   WC_VIEW|       NA| NA                                                 |
[03/15 19:47:40   2720] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:40   2720] 
[03/15 19:47:40   2720] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1578.5M) ***
[03/15 19:47:40   2720] 
[03/15 19:47:40   2720] *** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:15.0 mem=1578.5M) ***
[03/15 19:47:40   2720] ** GigaOpt Optimizer WNS Slack -0.675 TNS Slack -622.389 Density 62.91
[03/15 19:47:40   2720] *** Starting refinePlace (0:45:21 mem=1578.5M) ***
[03/15 19:47:40   2720] Total net bbox length = 5.074e+05 (2.251e+05 2.822e+05) (ext = 2.452e+04)
[03/15 19:47:40   2720] Starting refinePlace ...
[03/15 19:47:40   2720] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:40   2720] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:40   2720] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1578.5MB) @(0:45:21 - 0:45:21).
[03/15 19:47:40   2720] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:47:40   2720] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1578.5MB
[03/15 19:47:40   2720] Statistics of distance of Instance movement in refine placement:
[03/15 19:47:40   2720]   maximum (X+Y) =         0.00 um
[03/15 19:47:40   2720]   mean    (X+Y) =         0.00 um
[03/15 19:47:40   2720] Summary Report:
[03/15 19:47:40   2720] Instances move: 0 (out of 28505 movable)
[03/15 19:47:40   2720] Mean displacement: 0.00 um
[03/15 19:47:40   2720] Max displacement: 0.00 um 
[03/15 19:47:40   2720] Total instances moved : 0
[03/15 19:47:40   2720] Total net bbox length = 5.074e+05 (2.251e+05 2.822e+05) (ext = 2.452e+04)
[03/15 19:47:40   2720] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1578.5MB
[03/15 19:47:40   2720] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1578.5MB) @(0:45:21 - 0:45:21).
[03/15 19:47:40   2720] *** Finished refinePlace (0:45:21 mem=1578.5M) ***
[03/15 19:47:41   2720] Finished re-routing un-routed nets (0:00:00.0 1578.5M)
[03/15 19:47:41   2720] 
[03/15 19:47:41   2721] 
[03/15 19:47:41   2721] Density : 0.6291
[03/15 19:47:41   2721] Max route overflow : 0.0012
[03/15 19:47:41   2721] 
[03/15 19:47:41   2721] 
[03/15 19:47:41   2721] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1578.5M) ***
[03/15 19:47:41   2721] ** GigaOpt Optimizer WNS Slack -0.675 TNS Slack -622.389 Density 62.91
[03/15 19:47:41   2721] 
[03/15 19:47:41   2721] *** Finish pre-CTS Setup Fixing (cpu=0:00:15.9 real=0:00:16.0 mem=1578.5M) ***
[03/15 19:47:41   2721] 
[03/15 19:47:41   2721] End: GigaOpt postEco optimization
[03/15 19:47:41   2721] GigaOpt: WNS changes after postEco optimization: -0.638 -> -0.674 (bump = 0.036)
[03/15 19:47:41   2721] Begin: GigaOpt nonLegal postEco optimization
[03/15 19:47:41   2721] Info: 1 clock net  excluded from IPO operation.
[03/15 19:47:41   2721] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:47:41   2721] #spOpts: N=65 
[03/15 19:47:43   2723] *info: 1 clock net excluded
[03/15 19:47:43   2723] *info: 2 special nets excluded.
[03/15 19:47:43   2723] *info: 150 no-driver nets excluded.
[03/15 19:47:44   2724] ** GigaOpt Optimizer WNS Slack -0.675 TNS Slack -622.389 Density 62.91
[03/15 19:47:44   2724] Optimizer WNS Pass 0
[03/15 19:47:44   2724] Active Path Group: reg2reg  
[03/15 19:47:45   2725] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:45   2725] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:47:45   2725] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:47:45   2725] |  -0.675|   -0.675|-622.389| -622.389|    62.91%|   0:00:01.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/15 19:47:46   2726] |  -0.668|   -0.668|-621.324| -621.324|    62.92%|   0:00:01.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:58   2738] |  -0.667|   -0.667|-618.908| -618.908|    62.93%|   0:00:12.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:47:59   2739] |  -0.667|   -0.667|-617.170| -617.170|    62.94%|   0:00:01.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:00   2740] |  -0.660|   -0.660|-615.435| -615.435|    63.00%|   0:00:01.0| 1578.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:20   2760] |  -0.660|   -0.660|-614.284| -614.284|    63.01%|   0:00:20.0| 1580.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:21   2761] |  -0.659|   -0.659|-613.447| -613.447|    63.02%|   0:00:01.0| 1580.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:48:26   2766] |  -0.659|   -0.659|-612.911| -612.911|    63.02%|   0:00:05.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/15 19:48:28   2768] |  -0.658|   -0.658|-611.056| -611.056|    63.12%|   0:00:02.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:31   2771] |  -0.658|   -0.658|-610.854| -610.854|    63.12%|   0:00:03.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:32   2772] |  -0.658|   -0.658|-610.826| -610.826|    63.12%|   0:00:01.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:32   2772] |  -0.658|   -0.658|-610.333| -610.333|    63.15%|   0:00:00.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:32   2772] |  -0.658|   -0.658|-610.321| -610.321|    63.15%|   0:00:00.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:43   2783] |  -0.657|   -0.657|-610.212| -610.212|    63.17%|   0:00:11.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:44   2784] |  -0.657|   -0.657|-609.820| -609.820|    63.18%|   0:00:01.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:47   2787] |  -0.655|   -0.655|-609.656| -609.656|    63.21%|   0:00:03.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:51   2791] |  -0.655|   -0.655|-609.437| -609.437|    63.20%|   0:00:04.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:51   2791] |  -0.655|   -0.655|-609.368| -609.368|    63.21%|   0:00:00.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:48:51   2791] |  -0.655|   -0.655|-609.142| -609.142|    63.22%|   0:00:00.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:14   2814] |  -0.655|   -0.655|-608.499| -608.499|    63.30%|   0:00:23.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:19   2819] |  -0.655|   -0.655|-608.164| -608.164|    63.34%|   0:00:05.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:20   2820] |  -0.655|   -0.655|-608.084| -608.084|    63.35%|   0:00:01.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:24   2824] |  -0.657|   -0.657|-608.154| -608.154|    63.39%|   0:00:04.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:24   2824] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:49:24   2824] 
[03/15 19:49:24   2824] *** Finish Core Optimize Step (cpu=0:01:40 real=0:01:40 mem=1589.8M) ***
[03/15 19:49:24   2824] 
[03/15 19:49:24   2824] *** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:01:40 mem=1589.8M) ***
[03/15 19:49:24   2824] ** GigaOpt Optimizer WNS Slack -0.657 TNS Slack -608.154 Density 63.39
[03/15 19:49:24   2824] *** Starting refinePlace (0:47:05 mem=1589.8M) ***
[03/15 19:49:24   2824] Total net bbox length = 5.087e+05 (2.259e+05 2.829e+05) (ext = 2.452e+04)
[03/15 19:49:24   2824] Starting refinePlace ...
[03/15 19:49:24   2824] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:49:24   2825] default core: bins with density >  0.75 = 39.3 % ( 266 / 676 )
[03/15 19:49:24   2825] Density distribution unevenness ratio = 15.476%
[03/15 19:49:25   2825]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:49:25   2825] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1594.5MB) @(0:47:05 - 0:47:06).
[03/15 19:49:25   2825] Move report: preRPlace moves 3738 insts, mean move: 0.73 um, max move: 7.20 um
[03/15 19:49:25   2825] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11583_0): (406.80, 317.80) --> (410.40, 321.40)
[03/15 19:49:25   2825] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/15 19:49:25   2825] Move report: Detail placement moves 3738 insts, mean move: 0.73 um, max move: 7.20 um
[03/15 19:49:25   2825] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11583_0): (406.80, 317.80) --> (410.40, 321.40)
[03/15 19:49:25   2825] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1594.5MB
[03/15 19:49:25   2825] Statistics of distance of Instance movement in refine placement:
[03/15 19:49:25   2825]   maximum (X+Y) =         7.20 um
[03/15 19:49:25   2825]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11583_0) with max move: (406.8, 317.8) -> (410.4, 321.4)
[03/15 19:49:25   2825]   mean    (X+Y) =         0.73 um
[03/15 19:49:25   2825] Summary Report:
[03/15 19:49:25   2825] Instances move: 3738 (out of 28800 movable)
[03/15 19:49:25   2825] Mean displacement: 0.73 um
[03/15 19:49:25   2825] Max displacement: 7.20 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11583_0) (406.8, 317.8) -> (410.4, 321.4)
[03/15 19:49:25   2825] 	Length: 8 sites, height: 1 rows, site name: core, cell type: IND2D2
[03/15 19:49:25   2825] Total instances moved : 3738
[03/15 19:49:25   2825] Total net bbox length = 5.104e+05 (2.270e+05 2.834e+05) (ext = 2.452e+04)
[03/15 19:49:25   2825] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1594.5MB
[03/15 19:49:25   2825] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1594.5MB) @(0:47:05 - 0:47:06).
[03/15 19:49:25   2825] *** Finished refinePlace (0:47:06 mem=1594.5M) ***
[03/15 19:49:25   2825] Finished re-routing un-routed nets (0:00:00.0 1594.5M)
[03/15 19:49:25   2825] 
[03/15 19:49:25   2825] 
[03/15 19:49:25   2825] Density : 0.6339
[03/15 19:49:25   2825] Max route overflow : 0.0012
[03/15 19:49:25   2825] 
[03/15 19:49:25   2825] 
[03/15 19:49:25   2825] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1594.5M) ***
[03/15 19:49:26   2826] ** GigaOpt Optimizer WNS Slack -0.657 TNS Slack -608.154 Density 63.39
[03/15 19:49:26   2826] Optimizer WNS Pass 1
[03/15 19:49:26   2826] Active Path Group: reg2reg  
[03/15 19:49:26   2826] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:49:26   2826] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:49:26   2826] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:49:26   2826] |  -0.657|   -0.657|-608.154| -608.154|    63.39%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:31   2831] |  -0.657|   -0.657|-607.740| -607.740|    63.39%|   0:00:05.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/15 19:49:31   2831] |  -0.651|   -0.651|-607.399| -607.399|    63.40%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:49:54   2854] |  -0.651|   -0.651|-606.590| -606.590|    63.42%|   0:00:23.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:49:57   2858] |  -0.651|   -0.651|-606.391| -606.391|    63.43%|   0:00:03.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:49:58   2859] |  -0.651|   -0.651|-605.548| -605.548|    63.53%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:49:59   2860] |  -0.651|   -0.651|-605.448| -605.448|    63.53%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:27   2887] |  -0.651|   -0.651|-605.425| -605.425|    63.60%|   0:00:28.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:39   2899] |  -0.651|   -0.651|-605.287| -605.287|    63.69%|   0:00:12.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:39   2900] |  -0.651|   -0.651|-605.258| -605.258|    63.70%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:39   2900] |  -0.651|   -0.651|-605.258| -605.258|    63.70%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:39   2900] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:50:39   2900] 
[03/15 19:50:39   2900] *** Finish Core Optimize Step (cpu=0:01:14 real=0:01:13 mem=1594.5M) ***
[03/15 19:50:39   2900] 
[03/15 19:50:39   2900] *** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:13 mem=1594.5M) ***
[03/15 19:50:39   2900] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -605.258 Density 63.70
[03/15 19:50:40   2900] *** Starting refinePlace (0:48:20 mem=1594.5M) ***
[03/15 19:50:40   2900] Total net bbox length = 5.110e+05 (2.272e+05 2.838e+05) (ext = 2.452e+04)
[03/15 19:50:40   2900] Starting refinePlace ...
[03/15 19:50:40   2900] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:50:40   2900] default core: bins with density >  0.75 = 39.3 % ( 266 / 676 )
[03/15 19:50:40   2900] Density distribution unevenness ratio = 15.604%
[03/15 19:50:40   2901]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:50:40   2901] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1597.1MB) @(0:48:20 - 0:48:21).
[03/15 19:50:40   2901] Move report: preRPlace moves 3182 insts, mean move: 0.68 um, max move: 5.40 um
[03/15 19:50:40   2901] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12283_0): (418.80, 440.20) --> (420.60, 443.80)
[03/15 19:50:40   2901] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/15 19:50:40   2901] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:50:41   2901] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:50:41   2901] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1597.1MB) @(0:48:21 - 0:48:21).
[03/15 19:50:41   2901] Move report: Detail placement moves 3182 insts, mean move: 0.68 um, max move: 5.40 um
[03/15 19:50:41   2901] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12283_0): (418.80, 440.20) --> (420.60, 443.80)
[03/15 19:50:41   2901] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1597.1MB
[03/15 19:50:41   2901] Statistics of distance of Instance movement in refine placement:
[03/15 19:50:41   2901]   maximum (X+Y) =         5.40 um
[03/15 19:50:41   2901]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12283_0) with max move: (418.8, 440.2) -> (420.6, 443.8)
[03/15 19:50:41   2901]   mean    (X+Y) =         0.68 um
[03/15 19:50:41   2901] Total instances flipped for legalization: 218
[03/15 19:50:41   2901] Summary Report:
[03/15 19:50:41   2901] Instances move: 3182 (out of 28969 movable)
[03/15 19:50:41   2901] Mean displacement: 0.68 um
[03/15 19:50:41   2901] Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12283_0) (418.8, 440.2) -> (420.6, 443.8)
[03/15 19:50:41   2901] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/15 19:50:41   2901] Total instances moved : 3182
[03/15 19:50:41   2901] Total net bbox length = 5.122e+05 (2.280e+05 2.842e+05) (ext = 2.452e+04)
[03/15 19:50:41   2901] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1597.1MB
[03/15 19:50:41   2901] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1597.1MB) @(0:48:20 - 0:48:21).
[03/15 19:50:41   2901] *** Finished refinePlace (0:48:21 mem=1597.1M) ***
[03/15 19:50:41   2901] Finished re-routing un-routed nets (0:00:00.0 1597.1M)
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] Density : 0.6370
[03/15 19:50:41   2901] Max route overflow : 0.0012
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1597.1M) ***
[03/15 19:50:41   2901] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -605.258 Density 63.70
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] *** Finish pre-CTS Setup Fixing (cpu=0:02:57 real=0:02:57 mem=1597.1M) ***
[03/15 19:50:41   2901] 
[03/15 19:50:41   2901] End: GigaOpt nonLegal postEco optimization
[03/15 19:50:42   2902] Design TNS changes after trial route: -581.080 -> -605.158
[03/15 19:50:42   2902] Begin: GigaOpt TNS recovery
[03/15 19:50:42   2902] Info: 1 clock net  excluded from IPO operation.
[03/15 19:50:42   2902] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:50:42   2902] #spOpts: N=65 
[03/15 19:50:44   2904] *info: 1 clock net excluded
[03/15 19:50:44   2904] *info: 2 special nets excluded.
[03/15 19:50:44   2904] *info: 150 no-driver nets excluded.
[03/15 19:50:45   2905] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -605.258 Density 63.70
[03/15 19:50:45   2905] Optimizer TNS Opt
[03/15 19:50:45   2905] Active Path Group: reg2reg  
[03/15 19:50:45   2905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:50:45   2905] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:50:45   2905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:50:45   2905] |  -0.651|   -0.651|-605.258| -605.258|    63.70%|   0:00:00.0| 1597.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 19:50:55   2915] |  -0.650|   -0.650|-603.548| -603.548|    63.72%|   0:00:10.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:50:56   2917] |  -0.650|   -0.650|-602.810| -602.810|    63.72%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:50:57   2917] |  -0.650|   -0.650|-602.487| -602.487|    63.74%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:50:58   2918] |  -0.650|   -0.650|-602.332| -602.332|    63.74%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:50:58   2919] |  -0.650|   -0.650|-602.161| -602.161|    63.75%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:51:01   2922] |  -0.650|   -0.650|-601.754| -601.754|    63.75%|   0:00:03.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_17_/D   |
[03/15 19:51:02   2922] |  -0.650|   -0.650|-601.753| -601.753|    63.75%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_17_/D   |
[03/15 19:51:04   2924] |  -0.650|   -0.650|-601.473| -601.473|    63.76%|   0:00:02.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 19:51:05   2925] |  -0.650|   -0.650|-601.461| -601.461|    63.77%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
[03/15 19:51:06   2926] |  -0.650|   -0.650|-599.999| -599.999|    63.77%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
[03/15 19:51:07   2927] |  -0.650|   -0.650|-599.986| -599.986|    63.77%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
[03/15 19:51:07   2927] |  -0.650|   -0.650|-599.977| -599.977|    63.77%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
[03/15 19:51:08   2928] |  -0.650|   -0.650|-599.825| -599.825|    63.77%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_/D   |
[03/15 19:51:09   2929] |  -0.650|   -0.650|-599.606| -599.606|    63.78%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D   |
[03/15 19:51:09   2929] |  -0.650|   -0.650|-599.484| -599.484|    63.78%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D   |
[03/15 19:51:09   2930] |  -0.650|   -0.650|-599.459| -599.459|    63.78%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D   |
[03/15 19:51:09   2930] |  -0.650|   -0.650|-599.339| -599.339|    63.78%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D   |
[03/15 19:51:10   2930] |  -0.650|   -0.650|-599.304| -599.304|    63.78%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
[03/15 19:51:10   2931] |  -0.650|   -0.650|-599.218| -599.218|    63.78%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/15 19:51:11   2931] |  -0.650|   -0.650|-599.194| -599.194|    63.78%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/15 19:51:11   2931] |  -0.650|   -0.650|-599.188| -599.188|    63.78%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/15 19:51:11   2931] |  -0.650|   -0.650|-599.111| -599.111|    63.79%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/15 19:51:11   2931] |  -0.650|   -0.650|-599.093| -599.093|    63.79%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/15 19:51:12   2932] |  -0.650|   -0.650|-599.074| -599.074|    63.79%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/15 19:51:12   2932] |  -0.651|   -0.651|-599.041| -599.041|    63.79%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/15 19:51:13   2933] |  -0.651|   -0.651|-598.994| -598.994|    63.79%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/15 19:51:13   2933] |  -0.651|   -0.651|-598.973| -598.973|    63.79%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
[03/15 19:51:13   2934] |  -0.651|   -0.651|-598.859| -598.859|    63.79%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/15 19:51:14   2934] |  -0.651|   -0.651|-598.833| -598.833|    63.80%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/15 19:51:14   2934] |  -0.651|   -0.651|-598.801| -598.801|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_7_/D    |
[03/15 19:51:14   2935] |  -0.651|   -0.651|-598.775| -598.775|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_7_/D    |
[03/15 19:51:15   2935] |  -0.651|   -0.651|-598.772| -598.772|    63.80%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:51:15   2935] |  -0.651|   -0.651|-598.682| -598.682|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/15 19:51:15   2935] |  -0.651|   -0.651|-598.595| -598.595|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/15 19:51:15   2936] |  -0.651|   -0.651|-598.577| -598.577|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/15 19:51:16   2936] |  -0.651|   -0.651|-598.556| -598.556|    63.80%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:51:16   2936] |  -0.651|   -0.651|-598.538| -598.538|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/15 19:51:16   2937] |  -0.651|   -0.651|-598.397| -598.397|    63.80%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:17   2937] |  -0.651|   -0.651|-598.301| -598.301|    63.80%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:17   2937] |  -0.651|   -0.651|-598.281| -598.281|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:17   2937] |  -0.651|   -0.651|-598.225| -598.225|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:18   2938] |  -0.651|   -0.651|-598.187| -598.187|    63.81%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/15 19:51:18   2938] |  -0.651|   -0.651|-598.168| -598.168|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
[03/15 19:51:18   2938] |  -0.651|   -0.651|-598.136| -598.136|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/15 19:51:18   2939] |  -0.651|   -0.651|-598.065| -598.065|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
[03/15 19:51:19   2939] |  -0.651|   -0.651|-597.904| -597.904|    63.81%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/15 19:51:19   2939] |  -0.651|   -0.651|-597.891| -597.891|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:19   2939] |  -0.651|   -0.651|-597.881| -597.881|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/15 19:51:19   2939] |  -0.651|   -0.651|-597.862| -597.862|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/15 19:51:20   2940] |  -0.651|   -0.651|-597.886| -597.886|    63.81%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/15 19:51:20   2940] |  -0.651|   -0.651|-597.861| -597.861|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 19:51:20   2940] |  -0.651|   -0.651|-597.721| -597.721|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/15 19:51:20   2940] |  -0.651|   -0.651|-597.475| -597.475|    63.81%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/15 19:51:20   2941] |  -0.651|   -0.651|-597.412| -597.412|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/15 19:51:20   2941] |  -0.651|   -0.651|-597.377| -597.377|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/15 19:51:21   2941] |  -0.651|   -0.651|-597.299| -597.299|    63.82%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/15 19:51:21   2941] |  -0.651|   -0.651|-597.162| -597.162|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/15 19:51:21   2942] |  -0.651|   -0.651|-597.077| -597.077|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/15 19:51:21   2942] |  -0.651|   -0.651|-597.051| -597.051|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/15 19:51:22   2942] |  -0.651|   -0.651|-597.025| -597.025|    63.82%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/15 19:51:22   2942] |  -0.651|   -0.651|-596.877| -596.877|    63.82%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 19:51:22   2943] |  -0.651|   -0.651|-596.415| -596.415|    63.83%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 19:51:22   2943] |  -0.651|   -0.651|-596.383| -596.383|    63.83%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 19:51:22   2943] |  -0.651|   -0.651|-596.371| -596.371|    63.83%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/15 19:51:23   2943] |  -0.651|   -0.651|-595.630| -595.630|    63.83%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 19:51:23   2943] |  -0.651|   -0.651|-595.599| -595.599|    63.83%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 19:51:23   2943] |  -0.651|   -0.651|-595.582| -595.582|    63.83%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/15 19:51:23   2944] |  -0.651|   -0.651|-595.338| -595.338|    63.84%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
[03/15 19:51:24   2944] |  -0.651|   -0.651|-595.291| -595.291|    63.84%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
[03/15 19:51:24   2944] |  -0.651|   -0.651|-595.288| -595.288|    63.84%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D    |
[03/15 19:51:24   2944] |  -0.651|   -0.651|-595.285| -595.285|    63.84%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D    |
[03/15 19:51:24   2945] |  -0.651|   -0.651|-595.118| -595.118|    63.84%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/15 19:51:24   2945] |  -0.651|   -0.651|-595.020| -595.020|    63.84%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
[03/15 19:51:25   2945] |  -0.651|   -0.651|-595.006| -595.006|    63.85%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
[03/15 19:51:25   2945] |  -0.651|   -0.651|-595.006| -595.006|    63.85%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:51:25   2945] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:25   2945] 
[03/15 19:51:25   2945] *** Finish Core Optimize Step (cpu=0:00:39.6 real=0:00:40.0 mem=1591.8M) ***
[03/15 19:51:25   2945] Active Path Group: default 
[03/15 19:51:25   2945] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:25   2945] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:51:25   2945] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:25   2945] |  -0.002|   -0.651|  -0.002| -595.006|    63.85%|   0:00:00.0| 1591.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
[03/15 19:51:25   2945] |   0.000|   -0.651|   0.000| -595.006|    63.85%|   0:00:00.0| 1591.8M|   WC_VIEW|       NA| NA                                                 |
[03/15 19:51:25   2945] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:25   2945] 
[03/15 19:51:25   2945] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.8M) ***
[03/15 19:51:25   2945] 
[03/15 19:51:25   2945] *** Finished Optimize Step Cumulative (cpu=0:00:39.8 real=0:00:40.0 mem=1591.8M) ***
[03/15 19:51:25   2945] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -595.006 Density 63.85
[03/15 19:51:25   2945] *** Starting refinePlace (0:49:06 mem=1591.8M) ***
[03/15 19:51:25   2945] Total net bbox length = 5.128e+05 (2.283e+05 2.845e+05) (ext = 2.452e+04)
[03/15 19:51:25   2945] Starting refinePlace ...
[03/15 19:51:25   2945] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:25   2945] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:25   2945] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1591.8MB) @(0:49:06 - 0:49:06).
[03/15 19:51:25   2945] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:25   2945] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1591.8MB
[03/15 19:51:25   2945] Statistics of distance of Instance movement in refine placement:
[03/15 19:51:25   2945]   maximum (X+Y) =         0.00 um
[03/15 19:51:25   2945]   mean    (X+Y) =         0.00 um
[03/15 19:51:25   2945] Summary Report:
[03/15 19:51:25   2945] Instances move: 0 (out of 29009 movable)
[03/15 19:51:25   2945] Mean displacement: 0.00 um
[03/15 19:51:25   2945] Max displacement: 0.00 um 
[03/15 19:51:25   2945] Total instances moved : 0
[03/15 19:51:25   2945] Total net bbox length = 5.128e+05 (2.283e+05 2.845e+05) (ext = 2.452e+04)
[03/15 19:51:25   2945] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1591.8MB
[03/15 19:51:25   2945] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1591.8MB) @(0:49:06 - 0:49:06).
[03/15 19:51:25   2945] *** Finished refinePlace (0:49:06 mem=1591.8M) ***
[03/15 19:51:25   2946] Finished re-routing un-routed nets (0:00:00.0 1591.8M)
[03/15 19:51:25   2946] 
[03/15 19:51:25   2946] 
[03/15 19:51:25   2946] Density : 0.6385
[03/15 19:51:25   2946] Max route overflow : 0.0012
[03/15 19:51:25   2946] 
[03/15 19:51:25   2946] 
[03/15 19:51:25   2946] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1591.8M) ***
[03/15 19:51:26   2946] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -595.330 Density 63.85
[03/15 19:51:26   2946] 
[03/15 19:51:26   2946] *** Finish pre-CTS Setup Fixing (cpu=0:00:41.2 real=0:00:41.0 mem=1591.8M) ***
[03/15 19:51:26   2946] 
[03/15 19:51:26   2946] End: GigaOpt TNS recovery
[03/15 19:51:26   2946] GigaOpt: WNS changes after routing: -0.638 -> -0.651 (bump = 0.013)
[03/15 19:51:26   2946] Begin: GigaOpt postEco optimization
[03/15 19:51:26   2946] Info: 1 clock net  excluded from IPO operation.
[03/15 19:51:26   2946] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:51:26   2946] #spOpts: N=65 
[03/15 19:51:28   2949] *info: 1 clock net excluded
[03/15 19:51:28   2949] *info: 2 special nets excluded.
[03/15 19:51:28   2949] *info: 150 no-driver nets excluded.
[03/15 19:51:29   2950] ** GigaOpt Optimizer WNS Slack -0.651 TNS Slack -595.330 Density 63.85
[03/15 19:51:29   2950] Optimizer WNS Pass 0
[03/15 19:51:29   2950] Active Path Group: reg2reg  
[03/15 19:51:29   2950] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:29   2950] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:51:29   2950] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:29   2950] |  -0.651|   -0.651|-595.330| -595.330|    63.85%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/15 19:51:40   2960] |  -0.648|   -0.648|-594.983| -594.983|    63.88%|   0:00:11.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:51:40   2961] |  -0.648|   -0.648|-595.051| -595.051|    63.88%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:51:40   2961] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:40   2961] 
[03/15 19:51:40   2961] *** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1591.8M) ***
[03/15 19:51:41   2961] 
[03/15 19:51:41   2961] *** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:12.0 mem=1591.8M) ***
[03/15 19:51:41   2961] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -595.051 Density 63.88
[03/15 19:51:41   2961] *** Starting refinePlace (0:49:22 mem=1591.8M) ***
[03/15 19:51:41   2961] Total net bbox length = 5.131e+05 (2.284e+05 2.847e+05) (ext = 2.452e+04)
[03/15 19:51:41   2961] Starting refinePlace ...
[03/15 19:51:41   2961] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:41   2961] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:41   2961] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1591.8MB) @(0:49:22 - 0:49:22).
[03/15 19:51:41   2961] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:51:41   2961] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1591.8MB
[03/15 19:51:41   2961] Statistics of distance of Instance movement in refine placement:
[03/15 19:51:41   2961]   maximum (X+Y) =         0.00 um
[03/15 19:51:41   2961]   mean    (X+Y) =         0.00 um
[03/15 19:51:41   2961] Summary Report:
[03/15 19:51:41   2961] Instances move: 0 (out of 29040 movable)
[03/15 19:51:41   2961] Mean displacement: 0.00 um
[03/15 19:51:41   2961] Max displacement: 0.00 um 
[03/15 19:51:41   2961] Total instances moved : 0
[03/15 19:51:41   2961] Total net bbox length = 5.131e+05 (2.284e+05 2.847e+05) (ext = 2.452e+04)
[03/15 19:51:41   2961] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1591.8MB
[03/15 19:51:41   2961] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1591.8MB) @(0:49:22 - 0:49:22).
[03/15 19:51:41   2961] *** Finished refinePlace (0:49:22 mem=1591.8M) ***
[03/15 19:51:41   2962] Finished re-routing un-routed nets (0:00:00.0 1591.8M)
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] Density : 0.6388
[03/15 19:51:41   2962] Max route overflow : 0.0012
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1591.8M) ***
[03/15 19:51:41   2962] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -595.052 Density 63.88
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:12.0 mem=1591.8M) ***
[03/15 19:51:41   2962] 
[03/15 19:51:41   2962] End: GigaOpt postEco optimization
[03/15 19:51:41   2962] *** Steiner Routed Nets: 7.362%; Threshold: 100; Threshold for Hold: 100
[03/15 19:51:41   2962] Start to check current routing status for nets...
[03/15 19:51:41   2962] Using hname+ instead name for net compare
[03/15 19:51:42   2962] All nets are already routed correctly.
[03/15 19:51:42   2962] End to check current routing status for nets (mem=1557.4M)
[03/15 19:51:42   2962] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 19:51:42   2962] Info: 1 clock net  excluded from IPO operation.
[03/15 19:51:42   2962] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:51:42   2962] #spOpts: N=65 
[03/15 19:51:42   2962] Core basic site is core
[03/15 19:51:42   2962] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:51:44   2964] *info: 1 clock net excluded
[03/15 19:51:44   2964] *info: 2 special nets excluded.
[03/15 19:51:44   2964] *info: 150 no-driver nets excluded.
[03/15 19:51:45   2965] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -595.052 Density 63.88
[03/15 19:51:45   2965] Optimizer TNS Opt
[03/15 19:51:45   2966] Active Path Group: reg2reg  
[03/15 19:51:45   2966] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:45   2966] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:51:45   2966] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:45   2966] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:51:48   2968] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:03.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/15 19:51:48   2969] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 19:51:48   2969] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/15 19:51:49   2969] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:01.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
[03/15 19:51:49   2969] |  -0.648|   -0.648|-595.052| -595.052|    63.88%|   0:00:00.0| 1591.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:51:49   2969] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:51:49   2969] 
[03/15 19:51:49   2969] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1591.8M) ***
[03/15 19:51:49   2969] 
[03/15 19:51:49   2969] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=1591.8M) ***
[03/15 19:51:49   2969] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -595.052 Density 63.88
[03/15 19:51:49   2969] 
[03/15 19:51:49   2969] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1591.8M) ***
[03/15 19:51:49   2969] 
[03/15 19:51:49   2969] End: GigaOpt Optimization in post-eco TNS mode
[03/15 19:51:49   2969] **optDesign ... cpu = 0:47:57, real = 0:47:59, mem = 1443.0M, totSessionCpu=0:49:30 **
[03/15 19:51:49   2969] ** Profile ** Start :  cpu=0:00:00.0, mem=1443.0M
[03/15 19:51:49   2970] ** Profile ** Other data :  cpu=0:00:00.1, mem=1443.0M
[03/15 19:51:49   2970] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1451.0M
[03/15 19:51:50   2970] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1451.0M
[03/15 19:51:50   2970] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.648  | -0.648  |  0.000  |
|           TNS (ns):|-595.053 |-595.053 |  0.000  |
|    Violating Paths:|  1168   |  1168   |    0    |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.879%
Routing Overflow: 0.02% H and 0.12% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1451.0M
[03/15 19:51:50   2970] Info: 1 clock net  excluded from IPO operation.
[03/15 19:51:50   2970] 
[03/15 19:51:50   2970] Begin Power Analysis
[03/15 19:51:50   2970] 
[03/15 19:51:50   2970]     0.00V	    VSS
[03/15 19:51:50   2970]     0.90V	    VDD
[03/15 19:51:50   2971] Begin Processing Timing Library for Power Calculation
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Begin Processing Timing Library for Power Calculation
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Begin Processing Power Net/Grid for Power Calculation
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.13MB/1166.13MB)
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Begin Processing Timing Window Data for Power Calculation
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.13MB/1166.13MB)
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Begin Processing User Attributes
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1166.13MB/1166.13MB)
[03/15 19:51:50   2971] 
[03/15 19:51:50   2971] Begin Processing Signal Activity
[03/15 19:51:50   2971] 
[03/15 19:51:52   2972] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1166.92MB/1166.92MB)
[03/15 19:51:52   2972] 
[03/15 19:51:52   2972] Begin Power Computation
[03/15 19:51:52   2972] 
[03/15 19:51:52   2972]       ----------------------------------------------------------
[03/15 19:51:52   2972]       # of cell(s) missing both power/leakage table: 0
[03/15 19:51:52   2972]       # of cell(s) missing power table: 0
[03/15 19:51:52   2972]       # of cell(s) missing leakage table: 0
[03/15 19:51:52   2972]       # of MSMV cell(s) missing power_level: 0
[03/15 19:51:52   2972]       ----------------------------------------------------------
[03/15 19:51:52   2972] 
[03/15 19:51:52   2972] 
[03/15 19:51:55   2976] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1167.02MB/1167.02MB)
[03/15 19:51:55   2976] 
[03/15 19:51:55   2976] Begin Processing User Attributes
[03/15 19:51:55   2976] 
[03/15 19:51:55   2976] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1167.02MB/1167.02MB)
[03/15 19:51:55   2976] 
[03/15 19:51:55   2976] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1167.02MB/1167.02MB)
[03/15 19:51:55   2976] 
[03/15 19:51:56   2977]   Timing Snapshot: (REF)
[03/15 19:51:56   2977]      Weighted WNS: -0.648
[03/15 19:51:56   2977]       All  PG WNS: -0.648
[03/15 19:51:56   2977]       High PG WNS: -0.648
[03/15 19:51:56   2977]       All  PG TNS: -595.052
[03/15 19:51:56   2977]       High PG TNS: -595.052
[03/15 19:51:56   2977]          Tran DRV: 0
[03/15 19:51:56   2977]           Cap DRV: 0
[03/15 19:51:56   2977]        Fanout DRV: 0
[03/15 19:51:56   2977]            Glitch: 0
[03/15 19:51:56   2977]    Category Slack: { [L, -0.648] [H, -0.648] }
[03/15 19:51:56   2977] 
[03/15 19:51:56   2977] Begin: Power Optimization
[03/15 19:51:56   2977] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:51:56   2977] #spOpts: N=65 mergeVia=F 
[03/15 19:51:57   2978] Reclaim Optimization WNS Slack -0.648  TNS Slack -595.052 Density 63.88
[03/15 19:51:57   2978] +----------+---------+--------+--------+------------+--------+
[03/15 19:51:57   2978] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 19:51:57   2978] +----------+---------+--------+--------+------------+--------+
[03/15 19:51:57   2978] |    63.88%|        -|  -0.648|-595.052|   0:00:00.0| 1599.8M|
[03/15 19:52:01   2981] |    63.88%|        0|  -0.648|-595.052|   0:00:04.0| 1599.8M|
[03/15 19:52:13   2994] |    63.88%|       58|  -0.648|-594.830|   0:00:12.0| 1599.8M|
[03/15 19:52:37   3018] |    63.79%|      138|  -0.648|-594.400|   0:00:24.0| 1592.1M|
[03/15 19:52:38   3018] |    63.79%|        4|  -0.648|-594.400|   0:00:01.0| 1592.1M|
[03/15 19:52:49   3029] |    63.73%|     1565|  -0.648|-593.831|   0:00:11.0| 1594.9M|
[03/15 19:52:49   3029] +----------+---------+--------+--------+------------+--------+
[03/15 19:52:49   3029] Reclaim Optimization End WNS Slack -0.648  TNS Slack -593.831 Density 63.73
[03/15 19:52:49   3029] 
[03/15 19:52:49   3029] ** Summary: Restruct = 142 Buffer Deletion = 0 Declone = 0 Resize = 1581 **
[03/15 19:52:49   3029] --------------------------------------------------------------
[03/15 19:52:49   3029] |                                   | Total     | Sequential |
[03/15 19:52:49   3029] --------------------------------------------------------------
[03/15 19:52:49   3029] | Num insts resized                 |    1380  |       1    |
[03/15 19:52:49   3029] | Num insts undone                  |      18  |       0    |
[03/15 19:52:49   3029] | Num insts Downsized               |      91  |       1    |
[03/15 19:52:49   3029] | Num insts Samesized               |    1289  |       0    |
[03/15 19:52:49   3029] | Num insts Upsized                 |       0  |       0    |
[03/15 19:52:49   3029] | Num multiple commits+uncommits    |     167  |       -    |
[03/15 19:52:49   3029] --------------------------------------------------------------
[03/15 19:52:49   3029] ** Finished Core Power Optimization (cpu = 0:00:52.6) (real = 0:00:53.0) **
[03/15 19:52:49   3029] Executing incremental physical updates
[03/15 19:52:49   3029] #spOpts: N=65 mergeVia=F 
[03/15 19:52:49   3029] *** Starting refinePlace (0:50:30 mem=1560.6M) ***
[03/15 19:52:49   3029] Total net bbox length = 5.119e+05 (2.279e+05 2.840e+05) (ext = 2.452e+04)
[03/15 19:52:49   3029] default core: bins with density >  0.75 = 42.2 % ( 285 / 676 )
[03/15 19:52:49   3029] Density distribution unevenness ratio = 16.042%
[03/15 19:52:49   3029] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB) @(0:50:30 - 0:50:30).
[03/15 19:52:49   3029] Starting refinePlace ...
[03/15 19:52:49   3029] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:52:49   3029] default core: bins with density >  0.75 = 39.3 % ( 266 / 676 )
[03/15 19:52:49   3029] Density distribution unevenness ratio = 15.628%
[03/15 19:52:49   3030]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:52:49   3030] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1560.6MB) @(0:50:30 - 0:50:31).
[03/15 19:52:49   3030] Move report: preRPlace moves 991 insts, mean move: 0.56 um, max move: 4.00 um
[03/15 19:52:49   3030] 	Max move on inst (kmem_instance/U196): (106.00, 213.40) --> (108.20, 211.60)
[03/15 19:52:49   3030] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/15 19:52:49   3030] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:52:50   3030] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:52:50   3030] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1560.6MB) @(0:50:31 - 0:50:31).
[03/15 19:52:50   3030] Move report: Detail placement moves 991 insts, mean move: 0.56 um, max move: 4.00 um
[03/15 19:52:50   3030] 	Max move on inst (kmem_instance/U196): (106.00, 213.40) --> (108.20, 211.60)
[03/15 19:52:50   3030] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1560.6MB
[03/15 19:52:50   3030] Statistics of distance of Instance movement in refine placement:
[03/15 19:52:50   3030]   maximum (X+Y) =         4.00 um
[03/15 19:52:50   3030]   inst (kmem_instance/U196) with max move: (106, 213.4) -> (108.2, 211.6)
[03/15 19:52:50   3030]   mean    (X+Y) =         0.56 um
[03/15 19:52:50   3030] Total instances flipped for legalization: 30
[03/15 19:52:50   3030] Summary Report:
[03/15 19:52:50   3030] Instances move: 991 (out of 28863 movable)
[03/15 19:52:50   3030] Mean displacement: 0.56 um
[03/15 19:52:50   3030] Max displacement: 4.00 um (Instance: kmem_instance/U196) (106, 213.4) -> (108.2, 211.6)
[03/15 19:52:50   3030] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/15 19:52:50   3030] Total instances moved : 991
[03/15 19:52:50   3030] Total net bbox length = 5.121e+05 (2.280e+05 2.841e+05) (ext = 2.452e+04)
[03/15 19:52:50   3030] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1560.6MB
[03/15 19:52:50   3030] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1560.6MB) @(0:50:30 - 0:50:31).
[03/15 19:52:50   3030] *** Finished refinePlace (0:50:31 mem=1560.6M) ***
[03/15 19:52:50   3031]   Timing Snapshot: (TGT)
[03/15 19:52:50   3031]      Weighted WNS: -0.648
[03/15 19:52:50   3031]       All  PG WNS: -0.648
[03/15 19:52:50   3031]       High PG WNS: -0.648
[03/15 19:52:50   3031]       All  PG TNS: -593.831
[03/15 19:52:50   3031]       High PG TNS: -593.831
[03/15 19:52:50   3031]          Tran DRV: 0
[03/15 19:52:50   3031]           Cap DRV: 0
[03/15 19:52:50   3031]        Fanout DRV: 0
[03/15 19:52:50   3031]            Glitch: 0
[03/15 19:52:50   3031]    Category Slack: { [L, -0.648] [H, -0.648] }
[03/15 19:52:50   3031] 
[03/15 19:52:50   3031] Checking setup slack degradation ...
[03/15 19:52:50   3031] 
[03/15 19:52:50   3031] Recovery Manager:
[03/15 19:52:50   3031]   Low  Effort WNS Jump: 0.000 (REF: -0.648, TGT: -0.648, Threshold: 0.010) - Skip
[03/15 19:52:50   3031]   High Effort WNS Jump: 0.000 (REF: -0.648, TGT: -0.648, Threshold: 0.010) - Skip
[03/15 19:52:50   3031]   Low  Effort TNS Jump: 0.000 (REF: -595.052, TGT: -593.831, Threshold: 50.000) - Skip
[03/15 19:52:50   3031]   High Effort TNS Jump: 0.000 (REF: -595.052, TGT: -593.831, Threshold: 50.000) - Skip
[03/15 19:52:50   3031] 
[03/15 19:52:51   3032] Info: 1 clock net  excluded from IPO operation.
[03/15 19:52:51   3032] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:52:51   3032] #spOpts: N=65 mergeVia=F 
[03/15 19:52:53   3034] Info: 1 clock net  excluded from IPO operation.
[03/15 19:52:54   3035] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:52:54   3035] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:52:54   3035] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:52:54   3035] |  -0.648|   -0.648|-593.831| -593.831|    63.73%|   0:00:00.0| 1594.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/15 19:52:55   3036] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] *** Finish pre-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1594.9M) ***
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1594.9M) ***
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] Begin Power Analysis
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036]     0.00V	    VSS
[03/15 19:52:55   3036]     0.90V	    VDD
[03/15 19:52:55   3036] Begin Processing Timing Library for Power Calculation
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] Begin Processing Timing Library for Power Calculation
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] Begin Processing Power Net/Grid for Power Calculation
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.32MB/1217.32MB)
[03/15 19:52:55   3036] 
[03/15 19:52:55   3036] Begin Processing Timing Window Data for Power Calculation
[03/15 19:52:55   3036] 
[03/15 19:52:56   3036] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.32MB/1217.32MB)
[03/15 19:52:56   3036] 
[03/15 19:52:56   3036] Begin Processing User Attributes
[03/15 19:52:56   3036] 
[03/15 19:52:56   3036] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.32MB/1217.32MB)
[03/15 19:52:56   3036] 
[03/15 19:52:56   3036] Begin Processing Signal Activity
[03/15 19:52:56   3036] 
[03/15 19:52:57   3038] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1217.75MB/1217.75MB)
[03/15 19:52:57   3038] 
[03/15 19:52:57   3038] Begin Power Computation
[03/15 19:52:57   3038] 
[03/15 19:52:57   3038]       ----------------------------------------------------------
[03/15 19:52:57   3038]       # of cell(s) missing both power/leakage table: 0
[03/15 19:52:57   3038]       # of cell(s) missing power table: 0
[03/15 19:52:57   3038]       # of cell(s) missing leakage table: 0
[03/15 19:52:57   3038]       # of MSMV cell(s) missing power_level: 0
[03/15 19:52:57   3038]       ----------------------------------------------------------
[03/15 19:52:57   3038] 
[03/15 19:52:57   3038] 
[03/15 19:53:01   3042] Ended Power Computation: (cpu=0:00:04, real=0:00:03, mem(process/total)=1217.75MB/1217.75MB)
[03/15 19:53:01   3042] 
[03/15 19:53:01   3042] Begin Processing User Attributes
[03/15 19:53:01   3042] 
[03/15 19:53:01   3042] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1217.75MB/1217.75MB)
[03/15 19:53:01   3042] 
[03/15 19:53:01   3042] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1217.75MB/1217.75MB)
[03/15 19:53:01   3042] 
[03/15 19:53:01   3042] *** Finished Leakage Power Optimization (cpu=0:01:06, real=0:01:05, mem=1443.07M, totSessionCpu=0:50:43).
[03/15 19:53:02   3042] Extraction called for design 'core' of instances=28863 and nets=30957 using extraction engine 'preRoute' .
[03/15 19:53:02   3042] PreRoute RC Extraction called for design core.
[03/15 19:53:02   3042] RC Extraction called in multi-corner(2) mode.
[03/15 19:53:02   3042] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:53:02   3042] RCMode: PreRoute
[03/15 19:53:02   3042]       RC Corner Indexes            0       1   
[03/15 19:53:02   3042] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:53:02   3042] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:02   3042] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:02   3042] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:02   3042] Shrink Factor                : 1.00000
[03/15 19:53:02   3042] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:53:02   3042] Using capacitance table file ...
[03/15 19:53:02   3042] Initializing multi-corner capacitance tables ... 
[03/15 19:53:02   3042] Initializing multi-corner resistance tables ...
[03/15 19:53:02   3043] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1424.387M)
[03/15 19:53:02   3043] doiPBLastSyncSlave
[03/15 19:53:02   3043] #################################################################################
[03/15 19:53:02   3043] # Design Stage: PreRoute
[03/15 19:53:02   3043] # Design Name: core
[03/15 19:53:02   3043] # Design Mode: 65nm
[03/15 19:53:02   3043] # Analysis Mode: MMMC Non-OCV 
[03/15 19:53:02   3043] # Parasitics Mode: No SPEF/RCDB
[03/15 19:53:02   3043] # Signoff Settings: SI Off 
[03/15 19:53:02   3043] #################################################################################
[03/15 19:53:03   3044] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:53:03   3044] Calculate delays in BcWc mode...
[03/15 19:53:03   3044] Topological Sorting (CPU = 0:00:00.1, MEM = 1430.8M, InitMEM = 1426.4M)
[03/15 19:53:07   3047] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:53:07   3047] End delay calculation. (MEM=1500.29 CPU=0:00:03.4 REAL=0:00:04.0)
[03/15 19:53:07   3048] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1500.3M) ***
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] Begin Power Analysis
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048]     0.00V	    VSS
[03/15 19:53:07   3048]     0.90V	    VDD
[03/15 19:53:07   3048] Begin Processing Timing Library for Power Calculation
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] Begin Processing Timing Library for Power Calculation
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] Begin Processing Power Net/Grid for Power Calculation
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.59MB/1185.59MB)
[03/15 19:53:07   3048] 
[03/15 19:53:07   3048] Begin Processing Timing Window Data for Power Calculation
[03/15 19:53:07   3048] 
[03/15 19:53:08   3048] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.89MB/1185.89MB)
[03/15 19:53:08   3048] 
[03/15 19:53:08   3048] Begin Processing User Attributes
[03/15 19:53:08   3048] 
[03/15 19:53:08   3048] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.89MB/1185.89MB)
[03/15 19:53:08   3048] 
[03/15 19:53:08   3048] Begin Processing Signal Activity
[03/15 19:53:08   3048] 
[03/15 19:53:09   3050] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1186.61MB/1186.61MB)
[03/15 19:53:09   3050] 
[03/15 19:53:09   3050] Begin Power Computation
[03/15 19:53:09   3050] 
[03/15 19:53:09   3050]       ----------------------------------------------------------
[03/15 19:53:09   3050]       # of cell(s) missing both power/leakage table: 0
[03/15 19:53:09   3050]       # of cell(s) missing power table: 0
[03/15 19:53:09   3050]       # of cell(s) missing leakage table: 0
[03/15 19:53:09   3050]       # of MSMV cell(s) missing power_level: 0
[03/15 19:53:09   3050]       ----------------------------------------------------------
[03/15 19:53:09   3050] 
[03/15 19:53:09   3050] 
[03/15 19:53:12   3053] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1186.61MB/1186.61MB)
[03/15 19:53:12   3053] 
[03/15 19:53:12   3053] Begin Processing User Attributes
[03/15 19:53:12   3053] 
[03/15 19:53:12   3053] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.61MB/1186.61MB)
[03/15 19:53:12   3053] 
[03/15 19:53:12   3053] Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total)=1186.61MB/1186.61MB)
[03/15 19:53:12   3053] 
[03/15 19:53:13   3053] <optDesign CMD> Restore Using all VT Cells
[03/15 19:53:13   3053] Reported timing to dir ./timingReports
[03/15 19:53:13   3053] **optDesign ... cpu = 0:49:21, real = 0:49:23, mem = 1443.1M, totSessionCpu=0:50:54 **
[03/15 19:53:13   3053] ** Profile ** Start :  cpu=0:00:00.0, mem=1443.1M
[03/15 19:53:13   3053] ** Profile ** Other data :  cpu=0:00:00.1, mem=1443.1M
[03/15 19:53:13   3054] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1453.1M
[03/15 19:53:14   3055] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1445.1M
[03/15 19:53:14   3055] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1445.1M
[03/15 19:53:14   3055] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.648  | -0.648  |  0.001  |
|           TNS (ns):|-593.988 |-593.988 |  0.000  |
|    Violating Paths:|  1168   |  1168   |    0    |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.733%
Routing Overflow: 0.02% H and 0.12% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1445.1M
[03/15 19:53:14   3055] **optDesign ... cpu = 0:49:23, real = 0:49:24, mem = 1443.1M, totSessionCpu=0:50:56 **
[03/15 19:53:14   3055] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/15 19:53:14   3055] Type 'man IMPOPT-3195' for more detail.
[03/15 19:53:14   3055] *** Finished optDesign ***
[03/15 19:53:14   3055] 
[03/15 19:53:14   3055] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:49:43 real=  0:49:45)
[03/15 19:53:14   3055] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[03/15 19:53:14   3055] 	OPT_RUNTIME:            reclaim (count = 10): (cpu=  0:01:14 real=  0:01:14)
[03/15 19:53:14   3055] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:11 real=  0:02:12)
[03/15 19:53:14   3055] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:24 real=  0:03:25)
[03/15 19:53:14   3055] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:05:50 real=  0:05:50)
[03/15 19:53:14   3055] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:05:58 real=  0:05:58)
[03/15 19:53:14   3055] 	OPT_RUNTIME:          phyUpdate (count = 13): (cpu=0:00:20.7 real=0:00:19.3)
[03/15 19:53:14   3055] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:30:40 real=  0:30:40)
[03/15 19:53:14   3055] 	OPT_RUNTIME:             wnsOpt (count =  9): (cpu=  0:33:06 real=  0:33:07)
[03/15 19:53:14   3055] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:04:49 real=  0:04:48)
[03/15 19:53:14   3055] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:13 real=  0:01:13)
[03/15 19:53:14   3055] Info: pop threads available for lower-level modules during optimization.
[03/15 19:53:15   3055]  *** Writing scheduling file: 'scheduling_file.cts.16447' ***
[03/15 19:53:15   3055] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 19:53:15   3055] **place_opt_design ... cpu = 0:50:34, real = 0:50:36, mem = 1414.0M **
[03/15 19:53:15   3055] *** Finished GigaPlace ***
[03/15 19:53:15   3055] 
[03/15 19:53:15   3055] *** Summary of all messages that are not suppressed in this session:
[03/15 19:53:15   3055] Severity  ID               Count  Summary                                  
[03/15 19:53:15   3055] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/15 19:53:15   3055] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/15 19:53:15   3055] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/15 19:53:15   3055] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/15 19:53:15   3055] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/15 19:53:15   3055] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/15 19:53:15   3055] WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
[03/15 19:53:15   3055] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/15 19:53:15   3055] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 19:53:15   3055] *** Message Summary: 37 warning(s), 0 error(s)
[03/15 19:53:15   3055] 
[03/15 19:53:15   3055] <CMD> addFiller -cell {DCAP DCAP4} -merge true
[03/15 19:53:15   3055] #spOpts: N=65 
[03/15 19:53:15   3055] Core basic site is core
[03/15 19:53:15   3055]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/15 19:53:15   3055] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:53:15   3056] *INFO: Adding fillers to top-module.
[03/15 19:53:15   3056] *INFO:   Added 41058 filler insts (cell DCAP4 / prefix FILLER).
[03/15 19:53:15   3056] *INFO:   Added 12136 filler insts (cell DCAP / prefix FILLER).
[03/15 19:53:15   3056] *INFO: Total 53194 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[03/15 19:53:15   3056] For 53194 new insts, 53194 new pwr-pin connections were made to global net 'VDD'.
[03/15 19:53:15   3056] 53194 new gnd-pin connections were made to global net 'VSS'.
[03/15 19:53:15   3056] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 19:53:15   3056] For 82057 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/15 19:53:15   3056] 0 new gnd-pin connection was made to global net 'VSS'.
[03/15 19:53:15   3056] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/15 19:53:16   3056] <CMD> saveDesign placement.enc
[03/15 19:53:16   3056] Writing Netlist "placement.enc.dat/core.v.gz" ...
[03/15 19:53:16   3056] Saving AAE Data ...
[03/15 19:53:16   3057] Saving scheduling_file.cts.16447 in placement.enc.dat/scheduling_file.cts
[03/15 19:53:16   3057] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/15 19:53:16   3057] Saving mode setting ...
[03/15 19:53:16   3057] Saving global file ...
[03/15 19:53:16   3057] Saving floorplan file ...
[03/15 19:53:16   3057] Saving Drc markers ...
[03/15 19:53:16   3057] ... No Drc file written since there is no markers found.
[03/15 19:53:16   3057] Saving placement file ...
[03/15 19:53:17   3057] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1414.1M) ***
[03/15 19:53:17   3057] Saving route file ...
[03/15 19:53:18   3057] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1414.1M) ***
[03/15 19:53:18   3057] Saving DEF file ...
[03/15 19:53:18   3057] Saving rc congestion map placement.enc.dat/core.congmap.gz ...
[03/15 19:53:18   3057] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 19:53:18   3057] 
[03/15 19:53:18   3057] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 19:53:18   3057] 
[03/15 19:53:18   3057] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 19:53:20   3059] Generated self-contained design placement.enc.dat
[03/15 19:53:20   3059] 
[03/15 19:53:20   3059] *** Summary of all messages that are not suppressed in this session:
[03/15 19:53:20   3059] Severity  ID               Count  Summary                                  
[03/15 19:53:20   3059] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 19:53:20   3059] ERROR     IMPOAX-142           2  %s                                       
[03/15 19:53:20   3059] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 19:53:20   3059] 
[03/15 19:53:20   3059] <CMD> set_ccopt_property -update_io_latency false
[03/15 19:53:20   3059] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/15 19:53:20   3059] Creating clock tree spec for modes (timing configs): CON
[03/15 19:53:20   3059] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 19:53:21   3060] Analyzing clock structure... 
[03/15 19:53:21   3060] Analyzing clock structure done.
[03/15 19:53:21   3061] Wrote: ./constraints/fullchip.ccopt
[03/15 19:53:21   3061] <CMD> ccopt_design
[03/15 19:53:21   3061] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/15 19:53:21   3061] (ccopt_design): create_ccopt_clock_tree_spec
[03/15 19:53:21   3061] Creating clock tree spec for modes (timing configs): CON
[03/15 19:53:21   3061] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 19:53:22   3062] Analyzing clock structure... 
[03/15 19:53:22   3062] Analyzing clock structure done.
[03/15 19:53:23   3062] Extracting original clock gating for clk... 
[03/15 19:53:23   3062]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/15 19:53:23   3062]   Extraction for clk complete.
[03/15 19:53:23   3062] Extracting original clock gating for clk done.
[03/15 19:53:23   3062] Checking clock tree convergence... 
[03/15 19:53:23   3062] Checking clock tree convergence done.
[03/15 19:53:23   3062] Preferred extra space for top nets is 0
[03/15 19:53:23   3062] Preferred extra space for trunk nets is 1
[03/15 19:53:23   3062] Preferred extra space for leaf nets is 1
[03/15 19:53:23   3062] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/15 19:53:23   3062] Set place::cacheFPlanSiteMark to 1
[03/15 19:53:23   3062] Using CCOpt effort low.
[03/15 19:53:23   3062] #spOpts: N=65 
[03/15 19:53:23   3062] Core basic site is core
[03/15 19:53:23   3062] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:53:23   3062] Begin checking placement ... (start mem=1406.7M, init mem=1406.7M)
[03/15 19:53:23   3062] *info: Placed = 82057         
[03/15 19:53:23   3062] *info: Unplaced = 0           
[03/15 19:53:23   3062] Placement Density:98.24%(205628/209306)
[03/15 19:53:23   3062] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1406.7M)
[03/15 19:53:23   3062] Validating CTS configuration... 
[03/15 19:53:23   3062]   Non-default CCOpt properties:
[03/15 19:53:23   3062]   preferred_extra_space is set for at least one key
[03/15 19:53:23   3062]   route_type is set for at least one key
[03/15 19:53:23   3062]   update_io_latency: 0 (default: true)
[03/15 19:53:23   3062] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/15 19:53:23   3062] #spOpts: N=65 
[03/15 19:53:23   3063] Core basic site is core
[03/15 19:53:23   3063] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:53:23   3063]   Route type trimming info:
[03/15 19:53:23   3063]     No route type modifications were made.
[03/15 19:53:23   3063]   Clock tree balancer configuration for clock_tree clk:
[03/15 19:53:23   3063]   Non-default CCOpt properties for clock tree clk:
[03/15 19:53:23   3063]     route_type (leaf): default_route_type_leaf (default: default)
[03/15 19:53:23   3063]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 19:53:23   3063]     route_type (top): default_route_type_nonleaf (default: default)
[03/15 19:53:23   3063]   For power_domain auto-default and effective power_domain auto-default:
[03/15 19:53:23   3063]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 19:53:23   3063]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 19:53:23   3063]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 19:53:23   3063]     Unblocked area available for placement of any clock cells in power_domain auto-default: 228006.160um^2
[03/15 19:53:23   3063]   Top Routing info:
[03/15 19:53:23   3063]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:23   3063]     Unshielded; Mask Constraint: 0.
[03/15 19:53:23   3063]   Trunk Routing info:
[03/15 19:53:23   3063]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:23   3063]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/15 19:53:23   3063]   Leaf Routing info:
[03/15 19:53:23   3063]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:23   3063]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/15 19:53:23   3063]   Rebuilding timing graph... 
[03/15 19:53:24   3064]   Rebuilding timing graph done.
[03/15 19:53:24   3064]   For timing_corner WC:setup, late:
[03/15 19:53:24   3064]     Slew time target (leaf):    0.105ns
[03/15 19:53:24   3064]     Slew time target (trunk):   0.105ns
[03/15 19:53:24   3064]     Slew time target (top):     0.105ns
[03/15 19:53:24   3064]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/15 19:53:24   3064]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/15 19:53:24   3064]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/15 19:53:24   3064]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 19:53:24   3064]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/15 19:53:25   3064]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 19:53:25   3064]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/15 19:53:25   3064]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/15 19:53:25   3064]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/15 19:53:25   3064]   Clock tree balancer configuration for skew_group clk/CON:
[03/15 19:53:25   3064]     Sources:                     pin clk
[03/15 19:53:25   3064]     Total number of sinks:       5024
[03/15 19:53:25   3064]     Delay constrained sinks:     5024
[03/15 19:53:25   3064]     Non-leaf sinks:              0
[03/15 19:53:25   3064]     Ignore pins:                 0
[03/15 19:53:25   3064]    Timing corner WC:setup.late:
[03/15 19:53:25   3064]     Skew target:                 0.057ns
[03/15 19:53:25   3064]   
[03/15 19:53:25   3064]   Via Selection for Estimated Routes (rule default):
[03/15 19:53:25   3064]   
[03/15 19:53:25   3064]   ----------------------------------------------------------------
[03/15 19:53:25   3064]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 19:53:25   3064]   Range                    (Ohm)    (fF)     (fs)     Only
[03/15 19:53:25   3064]   ----------------------------------------------------------------
[03/15 19:53:25   3064]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/15 19:53:25   3064]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/15 19:53:25   3064]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/15 19:53:25   3064]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/15 19:53:25   3064]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/15 19:53:25   3064]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/15 19:53:25   3064]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/15 19:53:25   3064]   ----------------------------------------------------------------
[03/15 19:53:25   3064]   
[03/15 19:53:25   3064] Validating CTS configuration done.
[03/15 19:53:25   3064] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 19:53:25   3064]  * CCOpt property update_io_latency is false
[03/15 19:53:25   3064] 
[03/15 19:53:25   3064] All good
[03/15 19:53:25   3064] Executing ccopt post-processing.
[03/15 19:53:25   3064] Synthesizing clock trees with CCOpt...
[03/15 19:53:25   3064] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 19:53:25   3064] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:53:25   3064] [PSP] Started earlyGlobalRoute kernel
[03/15 19:53:25   3064] [PSP] Initial Peak syMemory usage = 1469.9 MB
[03/15 19:53:25   3064] (I)       Reading DB...
[03/15 19:53:25   3064] (I)       congestionReportName   : 
[03/15 19:53:25   3064] (I)       buildTerm2TermWires    : 1
[03/15 19:53:25   3064] (I)       doTrackAssignment      : 1
[03/15 19:53:25   3064] (I)       dumpBookshelfFiles     : 0
[03/15 19:53:25   3064] (I)       numThreads             : 1
[03/15 19:53:25   3064] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:53:25   3064] (I)       honorPin               : false
[03/15 19:53:25   3064] (I)       honorPinGuide          : true
[03/15 19:53:25   3064] (I)       honorPartition         : false
[03/15 19:53:25   3064] (I)       allowPartitionCrossover: false
[03/15 19:53:25   3064] (I)       honorSingleEntry       : true
[03/15 19:53:25   3064] (I)       honorSingleEntryStrong : true
[03/15 19:53:25   3064] (I)       handleViaSpacingRule   : false
[03/15 19:53:25   3064] (I)       PDConstraint           : none
[03/15 19:53:25   3064] (I)       expBetterNDRHandling   : false
[03/15 19:53:25   3064] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:53:25   3064] (I)       routingEffortLevel     : 3
[03/15 19:53:25   3064] [NR-eagl] minRouteLayer          : 2
[03/15 19:53:25   3064] [NR-eagl] maxRouteLayer          : 4
[03/15 19:53:25   3064] (I)       numRowsPerGCell        : 1
[03/15 19:53:25   3064] (I)       speedUpLargeDesign     : 0
[03/15 19:53:25   3064] (I)       speedUpBlkViolationClean: 0
[03/15 19:53:25   3064] (I)       multiThreadingTA       : 0
[03/15 19:53:25   3064] (I)       blockedPinEscape       : 1
[03/15 19:53:25   3064] (I)       blkAwareLayerSwitching : 0
[03/15 19:53:25   3064] (I)       betterClockWireModeling: 1
[03/15 19:53:25   3064] (I)       punchThroughDistance   : 500.00
[03/15 19:53:25   3064] (I)       scenicBound            : 1.15
[03/15 19:53:25   3064] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:53:25   3064] (I)       source-to-sink ratio   : 0.00
[03/15 19:53:25   3064] (I)       targetCongestionRatioH : 1.00
[03/15 19:53:25   3064] (I)       targetCongestionRatioV : 1.00
[03/15 19:53:25   3064] (I)       layerCongestionRatio   : 0.70
[03/15 19:53:25   3064] (I)       m1CongestionRatio      : 0.10
[03/15 19:53:25   3064] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:53:25   3064] (I)       localRouteEffort       : 1.00
[03/15 19:53:25   3064] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:53:25   3064] (I)       supplyScaleFactorH     : 1.00
[03/15 19:53:25   3064] (I)       supplyScaleFactorV     : 1.00
[03/15 19:53:25   3064] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:53:25   3064] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:53:25   3064] (I)       blockTrack             : 
[03/15 19:53:25   3064] (I)       readTROption           : true
[03/15 19:53:25   3064] (I)       extraSpacingBothSide   : false
[03/15 19:53:25   3064] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:53:25   3064] (I)       routeSelectedNetsOnly  : false
[03/15 19:53:25   3064] (I)       before initializing RouteDB syMemory usage = 1469.9 MB
[03/15 19:53:25   3064] (I)       starting read tracks
[03/15 19:53:25   3064] (I)       build grid graph
[03/15 19:53:25   3064] (I)       build grid graph start
[03/15 19:53:25   3064] [NR-eagl] Layer1 has no routable track
[03/15 19:53:25   3064] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:53:25   3064] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:53:25   3064] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:53:25   3064] (I)       build grid graph end
[03/15 19:53:25   3064] (I)       Layer1   numNetMinLayer=30805
[03/15 19:53:25   3064] (I)       Layer2   numNetMinLayer=0
[03/15 19:53:25   3064] (I)       Layer3   numNetMinLayer=0
[03/15 19:53:25   3064] (I)       Layer4   numNetMinLayer=0
[03/15 19:53:25   3064] (I)       numViaLayers=3
[03/15 19:53:25   3064] (I)       end build via table
[03/15 19:53:25   3064] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:53:25   3064] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/15 19:53:25   3064] (I)       readDataFromPlaceDB
[03/15 19:53:25   3064] (I)       Read net information..
[03/15 19:53:25   3064] [NR-eagl] Read numTotalNets=30805  numIgnoredNets=0
[03/15 19:53:25   3064] (I)       Read testcase time = 0.010 seconds
[03/15 19:53:25   3064] 
[03/15 19:53:25   3064] (I)       totalPins=104896  totalGlobalPin=101180 (96.46%)
[03/15 19:53:25   3064] (I)       Model blockage into capacity
[03/15 19:53:25   3064] (I)       Read numBlocks=6754  numPreroutedWires=0  numCapScreens=0
[03/15 19:53:25   3064] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:53:25   3064] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:53:25   3064] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:53:25   3064] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:53:25   3064] (I)       Modeling time = 0.020 seconds
[03/15 19:53:25   3064] 
[03/15 19:53:25   3064] (I)       Number of ignored nets = 0
[03/15 19:53:25   3064] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of clock nets = 1.  Ignored: No
[03/15 19:53:25   3064] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:53:25   3064] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:53:25   3064] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:53:25   3064] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/15 19:53:25   3064] (I)       Before initializing earlyGlobalRoute syMemory usage = 1469.9 MB
[03/15 19:53:25   3064] (I)       Layer1  viaCost=300.00
[03/15 19:53:25   3064] (I)       Layer2  viaCost=100.00
[03/15 19:53:25   3064] (I)       Layer3  viaCost=100.00
[03/15 19:53:25   3065] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:53:25   3065] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:53:25   3065] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:53:25   3065] (I)       Site Width          :   400  (dbu)
[03/15 19:53:25   3065] (I)       Row Height          :  3600  (dbu)
[03/15 19:53:25   3065] (I)       GCell Width         :  3600  (dbu)
[03/15 19:53:25   3065] (I)       GCell Height        :  3600  (dbu)
[03/15 19:53:25   3065] (I)       grid                :   265   265     4
[03/15 19:53:25   3065] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:53:25   3065] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:53:25   3065] (I)       Default wire width  :   180   200   200   200
[03/15 19:53:25   3065] (I)       Default wire space  :   180   200   200   200
[03/15 19:53:25   3065] (I)       Default pitch size  :   360   400   400   400
[03/15 19:53:25   3065] (I)       First Track Coord   :     0   200   400   200
[03/15 19:53:25   3065] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:53:25   3065] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:53:25   3065] (I)       Num of masks        :     1     1     1     1
[03/15 19:53:25   3065] (I)       --------------------------------------------------------
[03/15 19:53:25   3065] 
[03/15 19:53:25   3065] [NR-eagl] ============ Routing rule table ============
[03/15 19:53:25   3065] [NR-eagl] Rule id 0. Nets 30805 
[03/15 19:53:25   3065] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:53:25   3065] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:53:25   3065] [NR-eagl] ========================================
[03/15 19:53:25   3065] [NR-eagl] 
[03/15 19:53:25   3065] (I)       After initializing earlyGlobalRoute syMemory usage = 1469.9 MB
[03/15 19:53:25   3065] (I)       Loading and dumping file time : 0.35 seconds
[03/15 19:53:25   3065] (I)       ============= Initialization =============
[03/15 19:53:25   3065] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:53:25   3065] [NR-eagl] Layer group 1: route 30805 net(s) in layer range [2, 4]
[03/15 19:53:25   3065] (I)       ============  Phase 1a Route ============
[03/15 19:53:25   3065] (I)       Phase 1a runs 0.10 seconds
[03/15 19:53:25   3065] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/15 19:53:25   3065] (I)       Usage: 336206 = (154204 H, 182002 V) = (25.24% H, 16.63% V) = (2.776e+05um H, 3.276e+05um V)
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] (I)       ============  Phase 1b Route ============
[03/15 19:53:25   3065] (I)       Phase 1b runs 0.03 seconds
[03/15 19:53:25   3065] (I)       Usage: 336374 = (154325 H, 182049 V) = (25.26% H, 16.64% V) = (2.778e+05um H, 3.277e+05um V)
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.41% V. EstWL: 6.054732e+05um
[03/15 19:53:25   3065] (I)       ============  Phase 1c Route ============
[03/15 19:53:25   3065] (I)       Level2 Grid: 53 x 53
[03/15 19:53:25   3065] (I)       Phase 1c runs 0.01 seconds
[03/15 19:53:25   3065] (I)       Usage: 336374 = (154325 H, 182049 V) = (25.26% H, 16.64% V) = (2.778e+05um H, 3.277e+05um V)
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] (I)       ============  Phase 1d Route ============
[03/15 19:53:25   3065] (I)       Phase 1d runs 0.02 seconds
[03/15 19:53:25   3065] (I)       Usage: 336452 = (154380 H, 182072 V) = (25.26% H, 16.64% V) = (2.779e+05um H, 3.277e+05um V)
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] (I)       ============  Phase 1e Route ============
[03/15 19:53:25   3065] (I)       Phase 1e runs 0.01 seconds
[03/15 19:53:25   3065] (I)       Usage: 336452 = (154380 H, 182072 V) = (25.26% H, 16.64% V) = (2.779e+05um H, 3.277e+05um V)
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.30% V. EstWL: 6.056136e+05um
[03/15 19:53:25   3065] [NR-eagl] 
[03/15 19:53:25   3065] (I)       ============  Phase 1l Route ============
[03/15 19:53:25   3065] (I)       dpBasedLA: time=0.06  totalOF=2493  totalVia=198987  totalWL=336435  total(Via+WL)=535422 
[03/15 19:53:25   3065] (I)       Total Global Routing Runtime: 0.37 seconds
[03/15 19:53:25   3065] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.11% V
[03/15 19:53:25   3065] [NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.12% V
[03/15 19:53:25   3065] (I)       
[03/15 19:53:25   3065] (I)       ============= track Assignment ============
[03/15 19:53:25   3065] (I)       extract Global 3D Wires
[03/15 19:53:25   3065] (I)       Extract Global WL : time=0.01
[03/15 19:53:25   3065] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:53:25   3065] (I)       Initialization real time=0.01 seconds
[03/15 19:53:26   3065] (I)       Kernel real time=0.35 seconds
[03/15 19:53:26   3065] (I)       End Greedy Track Assignment
[03/15 19:53:26   3065] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 104655
[03/15 19:53:26   3065] [NR-eagl] Layer2(M2)(V) length: 2.414321e+05um, number of vias: 149452
[03/15 19:53:26   3065] [NR-eagl] Layer3(M3)(H) length: 2.841295e+05um, number of vias: 6869
[03/15 19:53:26   3065] [NR-eagl] Layer4(M4)(V) length: 9.796251e+04um, number of vias: 0
[03/15 19:53:26   3065] [NR-eagl] Total length: 6.235242e+05um, number of vias: 260976
[03/15 19:53:26   3065] [NR-eagl] End Peak syMemory usage = 1412.7 MB
[03/15 19:53:26   3065] [NR-eagl] Early Global Router Kernel+IO runtime : 1.32 seconds
[03/15 19:53:26   3065] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/15 19:53:26   3066] #spOpts: N=65 
[03/15 19:53:26   3066] Core basic site is core
[03/15 19:53:26   3066] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:53:26   3066] Validating CTS configuration... 
[03/15 19:53:26   3066]   Non-default CCOpt properties:
[03/15 19:53:26   3066]   cts_merge_clock_gates is set for at least one key
[03/15 19:53:26   3066]   cts_merge_clock_logic is set for at least one key
[03/15 19:53:26   3066]   preferred_extra_space is set for at least one key
[03/15 19:53:26   3066]   route_type is set for at least one key
[03/15 19:53:26   3066]   update_io_latency: 0 (default: true)
[03/15 19:53:26   3066]   Route type trimming info:
[03/15 19:53:26   3066]     No route type modifications were made.
[03/15 19:53:26   3066]   Clock tree balancer configuration for clock_tree clk:
[03/15 19:53:26   3066]   Non-default CCOpt properties for clock tree clk:
[03/15 19:53:26   3066]     cts_merge_clock_gates: true (default: false)
[03/15 19:53:26   3066]     cts_merge_clock_logic: true (default: false)
[03/15 19:53:26   3066]     route_type (leaf): default_route_type_leaf (default: default)
[03/15 19:53:26   3066]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 19:53:26   3066]     route_type (top): default_route_type_nonleaf (default: default)
[03/15 19:53:26   3066]   For power_domain auto-default and effective power_domain auto-default:
[03/15 19:53:26   3066]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 19:53:26   3066]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 19:53:26   3066]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 19:53:26   3066]     Unblocked area available for placement of any clock cells in power_domain auto-default: 228006.160um^2
[03/15 19:53:26   3066]   Top Routing info:
[03/15 19:53:26   3066]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:26   3066]     Unshielded; Mask Constraint: 0.
[03/15 19:53:26   3066]   Trunk Routing info:
[03/15 19:53:26   3066]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:26   3066]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/15 19:53:26   3066]   Leaf Routing info:
[03/15 19:53:26   3066]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 19:53:26   3066]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/15 19:53:26   3066] Updating RC grid for preRoute extraction ...
[03/15 19:53:26   3066] Initializing multi-corner capacitance tables ... 
[03/15 19:53:26   3066] Initializing multi-corner resistance tables ...
[03/15 19:53:26   3066]   Rebuilding timing graph... 
[03/15 19:53:27   3066]   Rebuilding timing graph done.
[03/15 19:53:27   3066]   For timing_corner WC:setup, late:
[03/15 19:53:27   3066]     Slew time target (leaf):    0.105ns
[03/15 19:53:27   3066]     Slew time target (trunk):   0.105ns
[03/15 19:53:27   3066]     Slew time target (top):     0.105ns
[03/15 19:53:27   3066]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/15 19:53:27   3066]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/15 19:53:27   3066]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/15 19:53:27   3066]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 19:53:27   3066]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/15 19:53:27   3067]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 19:53:27   3067]   Clock tree balancer configuration for skew_group clk/CON:
[03/15 19:53:27   3067]     Sources:                     pin clk
[03/15 19:53:27   3067]     Total number of sinks:       5024
[03/15 19:53:27   3067]     Delay constrained sinks:     5024
[03/15 19:53:27   3067]     Non-leaf sinks:              0
[03/15 19:53:27   3067]     Ignore pins:                 0
[03/15 19:53:27   3067]    Timing corner WC:setup.late:
[03/15 19:53:27   3067]     Skew target:                 0.057ns
[03/15 19:53:27   3067]   
[03/15 19:53:27   3067]   Via Selection for Estimated Routes (rule default):
[03/15 19:53:27   3067]   
[03/15 19:53:27   3067]   ----------------------------------------------------------------
[03/15 19:53:27   3067]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 19:53:27   3067]   Range                    (Ohm)    (fF)     (fs)     Only
[03/15 19:53:27   3067]   ----------------------------------------------------------------
[03/15 19:53:27   3067]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/15 19:53:27   3067]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/15 19:53:27   3067]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/15 19:53:27   3067]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/15 19:53:27   3067]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/15 19:53:27   3067]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/15 19:53:27   3067]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/15 19:53:27   3067]   ----------------------------------------------------------------
[03/15 19:53:27   3067]   
[03/15 19:53:27   3067] Validating CTS configuration done.
[03/15 19:53:27   3067] Adding driver cell for primary IO roots...
[03/15 19:53:27   3067] Maximizing clock DAG abstraction... 
[03/15 19:53:27   3067] Maximizing clock DAG abstraction done.
[03/15 19:53:27   3067] Synthesizing clock trees... #spOpts: N=65 
[03/15 19:53:27   3067] 
[03/15 19:53:27   3067]   Merging duplicate siblings in DAG... 
[03/15 19:53:27   3067]     Resynthesising clock tree into netlist... 
[03/15 19:53:27   3067]     Resynthesising clock tree into netlist done.
[03/15 19:53:27   3067]     Summary of the merge of duplicate siblings
[03/15 19:53:27   3067]     
[03/15 19:53:27   3067]     ----------------------------------------------------------
[03/15 19:53:27   3067]     Description                          Number of occurrences
[03/15 19:53:27   3067]     ----------------------------------------------------------
[03/15 19:53:27   3067]     Total clock gates                              0
[03/15 19:53:27   3067]     Globally unique enables                        0
[03/15 19:53:27   3067]     Potentially mergeable clock gates              0
[03/15 19:53:27   3067]     Actually merged                                0
[03/15 19:53:27   3067]     ----------------------------------------------------------
[03/15 19:53:27   3067]     
[03/15 19:53:27   3067]     
[03/15 19:53:27   3067]     Disconnecting clock tree from netlist... 
[03/15 19:53:27   3067]     Disconnecting clock tree from netlist done.
[03/15 19:53:27   3067]   Merging duplicate siblings in DAG done.
[03/15 19:53:27   3067]   Clustering... 
[03/15 19:53:27   3067]     Clock DAG stats before clustering:
[03/15 19:53:27   3067]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/15 19:53:27   3067]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/15 19:53:27   3067]     Clustering clock_tree clk... 
[03/15 19:53:27   3067]       Creating channel graph for ccopt_3_8... 
[03/15 19:53:27   3067]       Creating channel graph for ccopt_3_8 done.
[03/15 19:53:27   3067]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/15 19:53:27   3067]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/15 19:53:28   3067]       Rebuilding timing graph... 
[03/15 19:53:28   3067]       Rebuilding timing graph done.
[03/15 19:53:33   3072]     Clustering clock_tree clk done.
[03/15 19:53:33   3072]     Clock DAG stats after bottom-up phase:
[03/15 19:53:33   3072]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[03/15 19:53:33   3072]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[03/15 19:53:33   3072]     Legalizing clock trees... 
[03/15 19:53:33   3072]       Resynthesising clock tree into netlist... 
[03/15 19:53:33   3072]       Resynthesising clock tree into netlist done.
[03/15 19:53:33   3073] #spOpts: N=65 
[03/15 19:53:33   3073] *** Starting refinePlace (0:51:13 mem=1470.4M) ***
[03/15 19:53:33   3073] Total net bbox length = 5.216e+05 (2.327e+05 2.889e+05) (ext = 2.489e+04)
[03/15 19:53:33   3073] Starting refinePlace ...
[03/15 19:53:33   3073] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:33   3073] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 19:53:33   3073] Density distribution unevenness ratio = 0.359%
[03/15 19:53:35   3075]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:53:35   3075] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=1470.4MB) @(0:51:13 - 0:51:15).
[03/15 19:53:35   3075] Move report: preRPlace moves 23346 insts, mean move: 0.81 um, max move: 11.80 um
[03/15 19:53:35   3075] 	Max move on inst (FILLER_36229): (133.80, 245.80) --> (134.80, 235.00)
[03/15 19:53:35   3075] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/15 19:53:35   3075] wireLenOptFixPriorityInst 5024 inst fixed
[03/15 19:53:36   3075] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:36   3075] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1470.4MB) @(0:51:15 - 0:51:16).
[03/15 19:53:36   3075] Move report: Detail placement moves 23346 insts, mean move: 0.81 um, max move: 11.80 um
[03/15 19:53:36   3075] 	Max move on inst (FILLER_36229): (133.80, 245.80) --> (134.80, 235.00)
[03/15 19:53:36   3075] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 1470.4MB
[03/15 19:53:36   3075] Statistics of distance of Instance movement in refine placement:
[03/15 19:53:36   3075]   maximum (X+Y) =         8.40 um
[03/15 19:53:36   3075]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U875) with max move: (395.2, 173.8) -> (392.2, 168.4)
[03/15 19:53:36   3075]   mean    (X+Y) =         0.81 um
[03/15 19:53:36   3075] Summary Report:
[03/15 19:53:36   3075] Instances move: 7669 (out of 28957 movable)
[03/15 19:53:36   3075] Mean displacement: 0.81 um
[03/15 19:53:36   3075] Max displacement: 8.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U875) (395.2, 173.8) -> (392.2, 168.4)
[03/15 19:53:36   3075] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/15 19:53:36   3075] Total instances moved : 7669
[03/15 19:53:36   3075] Total net bbox length = 5.240e+05 (2.344e+05 2.896e+05) (ext = 2.488e+04)
[03/15 19:53:36   3075] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1470.4MB
[03/15 19:53:36   3075] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=1470.4MB) @(0:51:13 - 0:51:16).
[03/15 19:53:36   3075] *** Finished refinePlace (0:51:16 mem=1470.4M) ***
[03/15 19:53:36   3075] #spOpts: N=65 
[03/15 19:53:36   3075]       Disconnecting clock tree from netlist... 
[03/15 19:53:36   3075]       Disconnecting clock tree from netlist done.
[03/15 19:53:36   3076] #spOpts: N=65 
[03/15 19:53:36   3076]       Rebuilding timing graph... 
[03/15 19:53:36   3076]       Rebuilding timing graph done.
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]       Clock tree legalization - Histogram:
[03/15 19:53:37   3076]       ====================================
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]       --------------------------------
[03/15 19:53:37   3076]       Movement (um)    Number of cells
[03/15 19:53:37   3076]       --------------------------------
[03/15 19:53:37   3076]       [2.6,2.74)              1
[03/15 19:53:37   3076]       [2.74,2.88)             0
[03/15 19:53:37   3076]       [2.88,3.02)             0
[03/15 19:53:37   3076]       [3.02,3.16)             0
[03/15 19:53:37   3076]       [3.16,3.3)              1
[03/15 19:53:37   3076]       [3.3,3.44)              0
[03/15 19:53:37   3076]       [3.44,3.58)             0
[03/15 19:53:37   3076]       [3.58,3.72)             9
[03/15 19:53:37   3076]       [3.72,3.86)             0
[03/15 19:53:37   3076]       [3.86,4)                1
[03/15 19:53:37   3076]       --------------------------------
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]       Clock tree legalization - Top 10 Movements:
[03/15 19:53:37   3076]       ===========================================
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:53:37   3076]       Movement (um)    Desired              Achieved             Node
[03/15 19:53:37   3076]                        location             location             
[03/15 19:53:37   3076]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:53:37   3076]            4           (263.308,185.317)    (267.308,185.317)    ccl clock buffer, uid:A18bf5 (a lib_cell CKBD16) at (264.800,184.600), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (259.707,185.317)    (259.707,188.917)    ccl clock buffer, uid:A18c1b (a lib_cell CKBD16) at (257.200,188.200), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (278.707,257.317)    (278.707,260.918)    ccl clock buffer, uid:A18c11 (a lib_cell CKBD16) at (276.200,260.200), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (101.507,383.317)    (101.507,379.717)    ccl clock buffer, uid:A18bfc (a lib_cell CKBD16) at (99.000,379.000), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (110.308,257.317)    (110.308,253.718)    ccl clock buffer, uid:A18d2e (a lib_cell CKBD16) at (107.800,253.000), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (278.707,257.317)    (278.707,253.718)    ccl clock buffer, uid:A18d2b (a lib_cell CKBD16) at (276.200,253.000), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (101.507,383.317)    (101.507,386.918)    ccl clock buffer, uid:A18d29 (a lib_cell CKBD16) at (99.000,386.200), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (406.108,178.118)    (406.108,174.518)    ccl clock buffer, uid:A18cd6 (a lib_cell CKBD16) at (403.600,173.800), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (381.308,304.118)    (381.308,300.517)    ccl clock buffer, uid:A18d4d (a lib_cell CKBD16) at (378.800,299.800), in power domain auto-default
[03/15 19:53:37   3076]            3.6         (259.707,257.317)    (259.707,253.718)    ccl clock buffer, uid:A18d4c (a lib_cell CKBD16) at (257.200,253.000), in power domain auto-default
[03/15 19:53:37   3076]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:53:37   3076]       
[03/15 19:53:37   3076]     Legalizing clock trees done.
[03/15 19:53:37   3076]     Clock DAG stats after 'Clustering':
[03/15 19:53:37   3076]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[03/15 19:53:37   3076]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[03/15 19:53:37   3076]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.665pF, total=5.182pF
[03/15 19:53:37   3076]       wire capacitance : top=0.000pF, trunk=0.528pF, leaf=4.254pF, total=4.781pF
[03/15 19:53:37   3076]       wire lengths   : top=0.000um, trunk=3470.635um, leaf=23694.140um, total=27164.775um
[03/15 19:53:37   3076]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:37   3076]     Clock DAG net violations after 'Clustering':none
[03/15 19:53:37   3076]     Clock tree state after 'Clustering':
[03/15 19:53:37   3076]       clock_tree clk: worst slew is leaf(0.098),trunk(0.091),top(nil), margined worst slew is leaf(0.098),trunk(0.091),top(nil)
[03/15 19:53:37   3076]       skew_group clk/CON: insertion delay [min=0.381, max=0.459, avg=0.410, sd=0.015], skew [0.078 vs 0.057*, 90.5% {0.381, 0.406, 0.434}] (wid=0.042 ws=0.021) (gid=0.422 gs=0.071)
[03/15 19:53:37   3076]     Clock network insertion delays are now [0.381ns, 0.459ns] average 0.410ns std.dev 0.015ns
[03/15 19:53:37   3076]   Clustering done.
[03/15 19:53:37   3076]   Resynthesising clock tree into netlist... 
[03/15 19:53:37   3077]   Resynthesising clock tree into netlist done.
[03/15 19:53:37   3077]   Updating congestion map to accurately time the clock tree... 
[03/15 19:53:37   3077]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=82151 and nets=35073 using extraction engine 'preRoute' .
[03/15 19:53:37   3077] PreRoute RC Extraction called for design core.
[03/15 19:53:37   3077] RC Extraction called in multi-corner(2) mode.
[03/15 19:53:37   3077] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:53:37   3077] RCMode: PreRoute
[03/15 19:53:37   3077]       RC Corner Indexes            0       1   
[03/15 19:53:37   3077] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:53:37   3077] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:37   3077] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:37   3077] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:37   3077] Shrink Factor                : 1.00000
[03/15 19:53:37   3077] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:53:37   3077] Using capacitance table file ...
[03/15 19:53:37   3077] Updating RC grid for preRoute extraction ...
[03/15 19:53:37   3077] Initializing multi-corner capacitance tables ... 
[03/15 19:53:37   3077] Initializing multi-corner resistance tables ...
[03/15 19:53:38   3077] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1428.043M)
[03/15 19:53:38   3077] 
[03/15 19:53:38   3077]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 19:53:38   3077]   Updating congestion map to accurately time the clock tree done.
[03/15 19:53:38   3077]   Disconnecting clock tree from netlist... 
[03/15 19:53:38   3077]   Disconnecting clock tree from netlist done.
[03/15 19:53:38   3077]   Rebuilding timing graph... 
[03/15 19:53:38   3078]   Rebuilding timing graph done.
[03/15 19:53:38   3078]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/15 19:53:38   3078]   Rebuilding timing graph   cell counts    : b=94, i=0, cg=0, l=0, total=94
[03/15 19:53:38   3078]   Rebuilding timing graph   cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[03/15 19:53:38   3078]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.665pF, total=5.182pF
[03/15 19:53:38   3078]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.531pF, leaf=4.276pF, total=4.807pF
[03/15 19:53:38   3078]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3470.635um, leaf=23694.140um, total=27164.775um
[03/15 19:53:38   3078]   Rebuilding timing graph   sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:38   3078]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/15 19:53:38   3078]   Clock tree state After congestion update:
[03/15 19:53:38   3078]     clock_tree clk: worst slew is leaf(0.098),trunk(0.091),top(nil), margined worst slew is leaf(0.098),trunk(0.091),top(nil)
[03/15 19:53:38   3078]     skew_group clk/CON: insertion delay [min=0.383, max=0.460, avg=0.411, sd=0.015], skew [0.078 vs 0.057*, 90.8% {0.383, 0.407, 0.435}] (wid=0.042 ws=0.020) (gid=0.422 gs=0.071)
[03/15 19:53:38   3078]   Clock network insertion delays are now [0.383ns, 0.460ns] average 0.411ns std.dev 0.015ns
[03/15 19:53:38   3078]   Fixing clock tree slew time and max cap violations... 
[03/15 19:53:38   3078]     Fixing clock tree overload: 
[03/15 19:53:38   3078]     Fixing clock tree overload: .
[03/15 19:53:38   3078]     Fixing clock tree overload: ..
[03/15 19:53:38   3078]     Fixing clock tree overload: ...
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% 
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% .
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ..
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ...
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% 
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% .
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ..
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ...
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:53:38   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:53:38   3078]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/15 19:53:38   3078]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[03/15 19:53:38   3078]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[03/15 19:53:38   3078]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.665pF, total=5.182pF
[03/15 19:53:38   3078]       wire capacitance : top=0.000pF, trunk=0.531pF, leaf=4.276pF, total=4.807pF
[03/15 19:53:38   3078]       wire lengths   : top=0.000um, trunk=3470.635um, leaf=23694.140um, total=27164.775um
[03/15 19:53:38   3078]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:38   3078]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/15 19:53:38   3078]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/15 19:53:38   3078]       clock_tree clk: worst slew is leaf(0.098),trunk(0.091),top(nil), margined worst slew is leaf(0.098),trunk(0.091),top(nil)
[03/15 19:53:39   3078]       skew_group clk/CON: insertion delay [min=0.383, max=0.460, avg=0.411, sd=0.015], skew [0.078 vs 0.057*, 90.8% {0.383, 0.407, 0.435}] (wid=0.042 ws=0.020) (gid=0.422 gs=0.071)
[03/15 19:53:39   3078]     Clock network insertion delays are now [0.383ns, 0.460ns] average 0.411ns std.dev 0.015ns
[03/15 19:53:39   3078]   Fixing clock tree slew time and max cap violations done.
[03/15 19:53:39   3078]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/15 19:53:39   3078]     Fixing clock tree overload: 
[03/15 19:53:39   3078]     Fixing clock tree overload: .
[03/15 19:53:39   3078]     Fixing clock tree overload: ..
[03/15 19:53:39   3078]     Fixing clock tree overload: ...
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% 
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% .
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ..
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ...
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% 
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% .
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ..
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ...
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:53:39   3078]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:53:39   3078]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 19:53:39   3078]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[03/15 19:53:39   3078]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[03/15 19:53:39   3078]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.665pF, total=5.182pF
[03/15 19:53:39   3078]       wire capacitance : top=0.000pF, trunk=0.531pF, leaf=4.276pF, total=4.807pF
[03/15 19:53:39   3078]       wire lengths   : top=0.000um, trunk=3470.635um, leaf=23694.140um, total=27164.775um
[03/15 19:53:39   3078]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:39   3078]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/15 19:53:39   3078]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 19:53:39   3078]       clock_tree clk: worst slew is leaf(0.098),trunk(0.091),top(nil), margined worst slew is leaf(0.098),trunk(0.091),top(nil)
[03/15 19:53:39   3078]       skew_group clk/CON: insertion delay [min=0.383, max=0.460, avg=0.411, sd=0.015], skew [0.078 vs 0.057*, 90.8% {0.383, 0.407, 0.435}] (wid=0.042 ws=0.020) (gid=0.422 gs=0.071)
[03/15 19:53:39   3078]     Clock network insertion delays are now [0.383ns, 0.460ns] average 0.411ns std.dev 0.015ns
[03/15 19:53:39   3078]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/15 19:53:39   3078]   Removing unnecessary root buffering... 
[03/15 19:53:39   3079]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/15 19:53:39   3079]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:39   3079]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:39   3079]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:39   3079]       wire capacitance : top=0.000pF, trunk=0.555pF, leaf=4.276pF, total=4.831pF
[03/15 19:53:39   3079]       wire lengths   : top=0.000um, trunk=3638.043um, leaf=23694.140um, total=27332.182um
[03/15 19:53:39   3079]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:39   3079]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/15 19:53:39   3079]     Clock tree state after 'Removing unnecessary root buffering':
[03/15 19:53:39   3079]       clock_tree clk: worst slew is leaf(0.098),trunk(0.097),top(nil), margined worst slew is leaf(0.098),trunk(0.097),top(nil)
[03/15 19:53:39   3079]       skew_group clk/CON: insertion delay [min=0.336, max=0.408, avg=0.365, sd=0.014], skew [0.072 vs 0.057*, 90.1% {0.336, 0.360, 0.389}] (wid=0.051 ws=0.020) (gid=0.366 gs=0.070)
[03/15 19:53:39   3079]     Clock network insertion delays are now [0.336ns, 0.408ns] average 0.365ns std.dev 0.014ns
[03/15 19:53:39   3079]   Removing unnecessary root buffering done.
[03/15 19:53:39   3079]   Equalizing net lengths... 
[03/15 19:53:39   3079]     Clock DAG stats after 'Equalizing net lengths':
[03/15 19:53:39   3079]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:39   3079]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:39   3079]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:39   3079]       wire capacitance : top=0.000pF, trunk=0.555pF, leaf=4.276pF, total=4.831pF
[03/15 19:53:39   3079]       wire lengths   : top=0.000um, trunk=3638.043um, leaf=23694.140um, total=27332.182um
[03/15 19:53:39   3079]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:39   3079]     Clock DAG net violations after 'Equalizing net lengths':none
[03/15 19:53:39   3079]     Clock tree state after 'Equalizing net lengths':
[03/15 19:53:39   3079]       clock_tree clk: worst slew is leaf(0.098),trunk(0.097),top(nil), margined worst slew is leaf(0.098),trunk(0.097),top(nil)
[03/15 19:53:39   3079]       skew_group clk/CON: insertion delay [min=0.336, max=0.408, avg=0.365, sd=0.014], skew [0.072 vs 0.057*, 90.1% {0.336, 0.360, 0.389}] (wid=0.051 ws=0.020) (gid=0.366 gs=0.070)
[03/15 19:53:39   3079]     Clock network insertion delays are now [0.336ns, 0.408ns] average 0.365ns std.dev 0.014ns
[03/15 19:53:39   3079]   Equalizing net lengths done.
[03/15 19:53:39   3079]   Reducing insertion delay 1... 
[03/15 19:53:40   3079]     Clock DAG stats after 'Reducing insertion delay 1':
[03/15 19:53:40   3079]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:40   3079]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:40   3079]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:40   3079]       wire capacitance : top=0.000pF, trunk=0.555pF, leaf=4.276pF, total=4.831pF
[03/15 19:53:40   3079]       wire lengths   : top=0.000um, trunk=3638.043um, leaf=23694.140um, total=27332.182um
[03/15 19:53:40   3079]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:40   3079]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/15 19:53:40   3079]     Clock tree state after 'Reducing insertion delay 1':
[03/15 19:53:40   3079]       clock_tree clk: worst slew is leaf(0.098),trunk(0.097),top(nil), margined worst slew is leaf(0.098),trunk(0.097),top(nil)
[03/15 19:53:40   3079]       skew_group clk/CON: insertion delay [min=0.336, max=0.408, avg=0.365, sd=0.014], skew [0.072 vs 0.057*, 90.1% {0.336, 0.360, 0.389}] (wid=0.051 ws=0.020) (gid=0.366 gs=0.070)
[03/15 19:53:40   3079]     Clock network insertion delays are now [0.336ns, 0.408ns] average 0.365ns std.dev 0.014ns
[03/15 19:53:40   3079]   Reducing insertion delay 1 done.
[03/15 19:53:40   3079]   Removing longest path buffering... 
[03/15 19:53:40   3079]     Clock DAG stats after removing longest path buffering:
[03/15 19:53:40   3079]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:40   3079]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:40   3079]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:40   3079]       wire capacitance : top=0.000pF, trunk=0.555pF, leaf=4.276pF, total=4.831pF
[03/15 19:53:40   3079]       wire lengths   : top=0.000um, trunk=3638.043um, leaf=23694.140um, total=27332.182um
[03/15 19:53:40   3079]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:40   3079]     Clock DAG net violations after removing longest path buffering:none
[03/15 19:53:40   3079]     Clock tree state after removing longest path buffering:
[03/15 19:53:40   3079]       clock_tree clk: worst slew is leaf(0.098),trunk(0.097),top(nil), margined worst slew is leaf(0.098),trunk(0.097),top(nil)
[03/15 19:53:40   3080]       skew_group clk/CON: insertion delay [min=0.336, max=0.408, avg=0.365, sd=0.014], skew [0.072 vs 0.057*, 90.1% {0.336, 0.360, 0.389}] (wid=0.051 ws=0.020) (gid=0.366 gs=0.070)
[03/15 19:53:40   3080]     Clock network insertion delays are now [0.336ns, 0.408ns] average 0.365ns std.dev 0.014ns
[03/15 19:53:40   3080]     Clock DAG stats after 'Removing longest path buffering':
[03/15 19:53:40   3080]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:40   3080]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:40   3080]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:40   3080]       wire capacitance : top=0.000pF, trunk=0.555pF, leaf=4.276pF, total=4.831pF
[03/15 19:53:40   3080]       wire lengths   : top=0.000um, trunk=3638.043um, leaf=23694.140um, total=27332.182um
[03/15 19:53:40   3080]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:40   3080]     Clock DAG net violations after 'Removing longest path buffering':none
[03/15 19:53:40   3080]     Clock tree state after 'Removing longest path buffering':
[03/15 19:53:40   3080]       clock_tree clk: worst slew is leaf(0.098),trunk(0.097),top(nil), margined worst slew is leaf(0.098),trunk(0.097),top(nil)
[03/15 19:53:40   3080]       skew_group clk/CON: insertion delay [min=0.336, max=0.408, avg=0.365, sd=0.014], skew [0.072 vs 0.057*, 90.1% {0.336, 0.360, 0.389}] (wid=0.051 ws=0.020) (gid=0.366 gs=0.070)
[03/15 19:53:40   3080]     Clock network insertion delays are now [0.336ns, 0.408ns] average 0.365ns std.dev 0.014ns
[03/15 19:53:40   3080]   Removing longest path buffering done.
[03/15 19:53:40   3080]   Reducing insertion delay 2... 
[03/15 19:53:44   3083]     Path optimization required 424 stage delay updates 
[03/15 19:53:44   3083]     Clock DAG stats after 'Reducing insertion delay 2':
[03/15 19:53:44   3083]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:44   3083]       cell areas     : b=935.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=935.280um^2
[03/15 19:53:44   3083]       gate capacitance : top=0.000pF, trunk=0.510pF, leaf=4.665pF, total=5.175pF
[03/15 19:53:44   3083]       wire capacitance : top=0.000pF, trunk=0.553pF, leaf=4.282pF, total=4.835pF
[03/15 19:53:44   3083]       wire lengths   : top=0.000um, trunk=3625.720um, leaf=23737.372um, total=27363.092um
[03/15 19:53:44   3083]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:44   3083]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/15 19:53:44   3083]     Clock tree state after 'Reducing insertion delay 2':
[03/15 19:53:44   3083]       clock_tree clk: worst slew is leaf(0.098),trunk(0.092),top(nil), margined worst slew is leaf(0.098),trunk(0.092),top(nil)
[03/15 19:53:44   3083]       skew_group clk/CON: insertion delay [min=0.333, max=0.401, avg=0.362, sd=0.015], skew [0.069 vs 0.057*, 89.7% {0.333, 0.357, 0.386}] (wid=0.046 ws=0.020) (gid=0.369 gs=0.072)
[03/15 19:53:44   3083]     Clock network insertion delays are now [0.333ns, 0.401ns] average 0.362ns std.dev 0.015ns
[03/15 19:53:44   3083]   Reducing insertion delay 2 done.
[03/15 19:53:44   3083]   Reducing clock tree power 1... 
[03/15 19:53:44   3083]     Resizing gates: 
[03/15 19:53:44   3083]     Resizing gates: .
[03/15 19:53:44   3084]     Resizing gates: ..
[03/15 19:53:44   3084]     Resizing gates: ...
[03/15 19:53:44   3084]     Resizing gates: ... 20% 
[03/15 19:53:45   3084]     Resizing gates: ... 20% .
[03/15 19:53:45   3084]     Resizing gates: ... 20% ..
[03/15 19:53:45   3085]     Resizing gates: ... 20% ...
[03/15 19:53:45   3085]     Resizing gates: ... 20% ... 40% 
[03/15 19:53:45   3085]     Resizing gates: ... 20% ... 40% .
[03/15 19:53:45   3085]     Resizing gates: ... 20% ... 40% ..
[03/15 19:53:45   3085]     Resizing gates: ... 20% ... 40% ...
[03/15 19:53:46   3085]     Resizing gates: ... 20% ... 40% ... 60% 
[03/15 19:53:46   3085]     Resizing gates: ... 20% ... 40% ... 60% .
[03/15 19:53:46   3085]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:53:46   3086]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:53:46   3086]     Clock DAG stats after 'Reducing clock tree power 1':
[03/15 19:53:46   3086]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:46   3086]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:46   3086]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:46   3086]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:46   3086]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:46   3086]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:46   3086]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/15 19:53:47   3086]     Clock tree state after 'Reducing clock tree power 1':
[03/15 19:53:47   3086]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:47   3086]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:47   3086]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:47   3086]   Reducing clock tree power 1 done.
[03/15 19:53:47   3086]   Reducing clock tree power 2... 
[03/15 19:53:47   3086]     Path optimization required 0 stage delay updates 
[03/15 19:53:47   3086]     Clock DAG stats after 'Reducing clock tree power 2':
[03/15 19:53:47   3086]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:47   3086]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:47   3086]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:47   3086]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:47   3086]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:47   3086]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:47   3086]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/15 19:53:47   3086]     Clock tree state after 'Reducing clock tree power 2':
[03/15 19:53:47   3086]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:47   3086]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:47   3086]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:47   3086]   Reducing clock tree power 2 done.
[03/15 19:53:47   3086]   Approximately balancing fragments step... 
[03/15 19:53:47   3086]     Resolving skew group constraints... 
[03/15 19:53:47   3087]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 19:53:47   3087]     Resolving skew group constraints done.
[03/15 19:53:47   3087]     Approximately balancing fragments... 
[03/15 19:53:47   3087]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/15 19:53:47   3087]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/15 19:53:47   3087]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:47   3087]           cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:47   3087]           gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:47   3087]           wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:47   3087]           wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:47   3087]           sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:47   3087]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/15 19:53:47   3087]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/15 19:53:47   3087]     Approximately balancing fragments done.
[03/15 19:53:47   3087]     Clock DAG stats after 'Approximately balancing fragments step':
[03/15 19:53:47   3087]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:47   3087]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:47   3087]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:47   3087]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:47   3087]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:47   3087]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:47   3087]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/15 19:53:47   3087]     Clock tree state after 'Approximately balancing fragments step':
[03/15 19:53:47   3087]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:47   3087]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:47   3087]   Approximately balancing fragments step done.
[03/15 19:53:48   3087]   Clock DAG stats after Approximately balancing fragments:
[03/15 19:53:48   3087]     cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3087]     cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3087]     gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3087]     wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3087]     wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3087]     sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3087]   Clock DAG net violations after Approximately balancing fragments:none
[03/15 19:53:48   3087]   Clock tree state after Approximately balancing fragments:
[03/15 19:53:48   3087]     clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:48   3087]     skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:48   3087]   Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:48   3087]   Improving fragments clock skew... 
[03/15 19:53:48   3087]     Clock DAG stats after 'Improving fragments clock skew':
[03/15 19:53:48   3087]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3087]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3087]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3087]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3087]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3087]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3087]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/15 19:53:48   3087]     Clock tree state after 'Improving fragments clock skew':
[03/15 19:53:48   3087]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:48   3087]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:48   3087]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:48   3087]   Improving fragments clock skew done.
[03/15 19:53:48   3087]   Approximately balancing step... 
[03/15 19:53:48   3087]     Resolving skew group constraints... 
[03/15 19:53:48   3088]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 19:53:48   3088]     Resolving skew group constraints done.
[03/15 19:53:48   3088]     Approximately balancing... 
[03/15 19:53:48   3088]       Approximately balancing, wire and cell delays, iteration 1... 
[03/15 19:53:48   3088]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/15 19:53:48   3088]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3088]           cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3088]           gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3088]           wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3088]           wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3088]           sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3088]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/15 19:53:48   3088]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/15 19:53:48   3088]     Approximately balancing done.
[03/15 19:53:48   3088]     Clock DAG stats after 'Approximately balancing step':
[03/15 19:53:48   3088]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3088]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3088]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3088]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3088]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3088]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3088]     Clock DAG net violations after 'Approximately balancing step':none
[03/15 19:53:48   3088]     Clock tree state after 'Approximately balancing step':
[03/15 19:53:48   3088]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:48   3088]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:48   3088]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:48   3088]   Approximately balancing step done.
[03/15 19:53:48   3088]   Fixing clock tree overload... 
[03/15 19:53:48   3088]     Fixing clock tree overload: 
[03/15 19:53:48   3088]     Fixing clock tree overload: .
[03/15 19:53:48   3088]     Fixing clock tree overload: ..
[03/15 19:53:48   3088]     Fixing clock tree overload: ...
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% 
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% .
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ..
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ...
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% 
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% .
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ..
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ...
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:53:48   3088]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:53:48   3088]     Clock DAG stats after 'Fixing clock tree overload':
[03/15 19:53:48   3088]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3088]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3088]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3088]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3088]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3088]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3088]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/15 19:53:48   3088]     Clock tree state after 'Fixing clock tree overload':
[03/15 19:53:48   3088]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:48   3088]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:48   3088]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:48   3088]   Fixing clock tree overload done.
[03/15 19:53:48   3088]   Approximately balancing paths... 
[03/15 19:53:48   3088]     Added 0 buffers.
[03/15 19:53:48   3088]     Clock DAG stats after 'Approximately balancing paths':
[03/15 19:53:48   3088]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:48   3088]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:48   3088]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:48   3088]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:48   3088]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:48   3088]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:48   3088]     Clock DAG net violations after 'Approximately balancing paths':none
[03/15 19:53:48   3088]     Clock tree state after 'Approximately balancing paths':
[03/15 19:53:48   3088]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:48   3088]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.041 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:48   3088]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:48   3088]   Approximately balancing paths done.
[03/15 19:53:48   3088]   Resynthesising clock tree into netlist... 
[03/15 19:53:49   3088]   Resynthesising clock tree into netlist done.
[03/15 19:53:49   3088]   Updating congestion map to accurately time the clock tree... 
[03/15 19:53:49   3089]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=82150 and nets=35072 using extraction engine 'preRoute' .
[03/15 19:53:49   3089] PreRoute RC Extraction called for design core.
[03/15 19:53:49   3089] RC Extraction called in multi-corner(2) mode.
[03/15 19:53:49   3089] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:53:49   3089] RCMode: PreRoute
[03/15 19:53:49   3089]       RC Corner Indexes            0       1   
[03/15 19:53:49   3089] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:53:49   3089] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:49   3089] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:49   3089] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:49   3089] Shrink Factor                : 1.00000
[03/15 19:53:49   3089] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:53:49   3089] Using capacitance table file ...
[03/15 19:53:49   3089] Updating RC grid for preRoute extraction ...
[03/15 19:53:49   3089] Initializing multi-corner capacitance tables ... 
[03/15 19:53:49   3089] Initializing multi-corner resistance tables ...
[03/15 19:53:49   3089] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1428.047M)
[03/15 19:53:49   3089] 
[03/15 19:53:49   3089]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 19:53:49   3089]   Updating congestion map to accurately time the clock tree done.
[03/15 19:53:49   3089]   Disconnecting clock tree from netlist... 
[03/15 19:53:49   3089]   Disconnecting clock tree from netlist done.
[03/15 19:53:49   3089]   Rebuilding timing graph... 
[03/15 19:53:49   3089]   Rebuilding timing graph done.
[03/15 19:53:50   3089]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/15 19:53:50   3089]   Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:50   3089]   Rebuilding timing graph   cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:50   3089]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:50   3089]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:50   3089]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:50   3089]   Rebuilding timing graph   sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:50   3089]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/15 19:53:50   3089]   Clock tree state After congestion update:
[03/15 19:53:50   3089]     clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:50   3090]     skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.042 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:50   3090]   Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:50   3090]   Improving clock skew... 
[03/15 19:53:50   3090]     Clock DAG stats after 'Improving clock skew':
[03/15 19:53:50   3090]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:50   3090]       cell areas     : b=739.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=739.080um^2
[03/15 19:53:50   3090]       gate capacitance : top=0.000pF, trunk=0.407pF, leaf=4.665pF, total=5.072pF
[03/15 19:53:50   3090]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.283pF, total=4.837pF
[03/15 19:53:50   3090]       wire lengths   : top=0.000um, trunk=3626.885um, leaf=23744.025um, total=27370.910um
[03/15 19:53:50   3090]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:50   3090]     Clock DAG net violations after 'Improving clock skew':none
[03/15 19:53:50   3090]     Clock tree state after 'Improving clock skew':
[03/15 19:53:50   3090]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/15 19:53:50   3090]       skew_group clk/CON: insertion delay [min=0.371, max=0.404, avg=0.391, sd=0.008], skew [0.034 vs 0.057, 100% {0.371, 0.392, 0.404}] (wid=0.042 ws=0.016) (gid=0.375 gs=0.039)
[03/15 19:53:50   3090]     Clock network insertion delays are now [0.371ns, 0.404ns] average 0.391ns std.dev 0.008ns
[03/15 19:53:50   3090]   Improving clock skew done.
[03/15 19:53:50   3090]   Reducing clock tree power 3... 
[03/15 19:53:50   3090]     Initial gate capacitance is (rise=5.072pF fall=5.056pF).
[03/15 19:53:50   3090]     Resizing gates: 
[03/15 19:53:50   3090]     Resizing gates: .
[03/15 19:53:50   3090]     Resizing gates: ..
[03/15 19:53:50   3090]     Resizing gates: ...
[03/15 19:53:51   3090]     Resizing gates: ... 20% 
[03/15 19:53:51   3090]     Resizing gates: ... 20% .
[03/15 19:53:51   3090]     Resizing gates: ... 20% ..
[03/15 19:53:51   3091]     Resizing gates: ... 20% ...
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% 
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% .
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ..
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ...
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% 
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% .
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:53:51   3091]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:53:51   3091]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/15 19:53:51   3091]     Iteration 1: gate capacitance is (rise=5.054pF fall=5.039pF).
[03/15 19:53:51   3091]     Clock DAG stats after 'Reducing clock tree power 3':
[03/15 19:53:51   3091]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:51   3091]       cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:53:51   3091]       gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:53:51   3091]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.281pF, total=4.835pF
[03/15 19:53:51   3091]       wire lengths   : top=0.000um, trunk=3627.855um, leaf=23730.800um, total=27358.655um
[03/15 19:53:51   3091]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:51   3091]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/15 19:53:51   3091]     Clock tree state after 'Reducing clock tree power 3':
[03/15 19:53:51   3091]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:53:51   3091]       skew_group clk/CON: insertion delay [min=0.377, max=0.415, avg=0.391, sd=0.007], skew [0.038 vs 0.057, 100% {0.377, 0.389, 0.415}] (wid=0.040 ws=0.016) (gid=0.385 gs=0.044)
[03/15 19:53:51   3091]     Clock network insertion delays are now [0.377ns, 0.415ns] average 0.391ns std.dev 0.007ns
[03/15 19:53:51   3091] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 19:53:51   3091] {clk/CON,WC: 4046.86 -> 4152}
[03/15 19:53:51   3091]   Reducing clock tree power 3 done.
[03/15 19:53:51   3091]   Improving insertion delay... 
[03/15 19:53:51   3091]     Clock DAG stats after improving insertion delay:
[03/15 19:53:51   3091]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:51   3091]       cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:53:51   3091]       gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:53:51   3091]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.281pF, total=4.835pF
[03/15 19:53:51   3091]       wire lengths   : top=0.000um, trunk=3627.855um, leaf=23730.800um, total=27358.655um
[03/15 19:53:51   3091]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:51   3091]     Clock DAG net violations after improving insertion delay:none
[03/15 19:53:51   3091]     Clock tree state after improving insertion delay:
[03/15 19:53:51   3091]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:53:51   3091]       skew_group clk/CON: insertion delay [min=0.377, max=0.415, avg=0.391, sd=0.007], skew [0.038 vs 0.057, 100% {0.377, 0.389, 0.415}] (wid=0.040 ws=0.016) (gid=0.385 gs=0.044)
[03/15 19:53:51   3091]     Clock network insertion delays are now [0.377ns, 0.415ns] average 0.391ns std.dev 0.007ns
[03/15 19:53:52   3091]     Clock DAG stats after 'Improving insertion delay':
[03/15 19:53:52   3091]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:53:52   3091]       cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:53:52   3091]       gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:53:52   3091]       wire capacitance : top=0.000pF, trunk=0.554pF, leaf=4.281pF, total=4.835pF
[03/15 19:53:52   3091]       wire lengths   : top=0.000um, trunk=3627.855um, leaf=23730.800um, total=27358.655um
[03/15 19:53:52   3091]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:53:52   3091]     Clock DAG net violations after 'Improving insertion delay':none
[03/15 19:53:52   3091]     Clock tree state after 'Improving insertion delay':
[03/15 19:53:52   3091]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:53:52   3091]       skew_group clk/CON: insertion delay [min=0.377, max=0.415, avg=0.391, sd=0.007], skew [0.038 vs 0.057, 100% {0.377, 0.389, 0.415}] (wid=0.040 ws=0.016) (gid=0.385 gs=0.044)
[03/15 19:53:52   3091]     Clock network insertion delays are now [0.377ns, 0.415ns] average 0.391ns std.dev 0.007ns
[03/15 19:53:52   3091] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 19:53:52   3091] {clk/CON,WC: 4046.86 -> 4152}
[03/15 19:53:52   3091]   Improving insertion delay done.
[03/15 19:53:52   3091]   Total capacitance is (rise=9.889pF fall=9.874pF), of which (rise=4.835pF fall=4.835pF) is wire, and (rise=5.054pF fall=5.039pF) is gate.
[03/15 19:53:52   3091]   Legalizer releasing space for clock trees... 
[03/15 19:53:52   3091]   Legalizer releasing space for clock trees done.
[03/15 19:53:52   3091]   Updating netlist... 
[03/15 19:53:52   3091] *
[03/15 19:53:52   3091] * Starting clock placement refinement...
[03/15 19:53:52   3091] *
[03/15 19:53:52   3091] * First pass: Refine non-clock instances...
[03/15 19:53:52   3091] *
[03/15 19:53:52   3092] #spOpts: N=65 
[03/15 19:53:52   3092] *** Starting refinePlace (0:51:32 mem=1493.3M) ***
[03/15 19:53:52   3092] Total net bbox length = 5.242e+05 (2.346e+05 2.896e+05) (ext = 2.476e+04)
[03/15 19:53:52   3092] Starting refinePlace ...
[03/15 19:53:52   3092] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:52   3092] default core: bins with density >  0.75 = 88.6 % ( 599 / 676 )
[03/15 19:53:52   3092] Density distribution unevenness ratio = 0.483%
[03/15 19:53:52   3092]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:53:52   3092] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1493.3MB) @(0:51:32 - 0:51:33).
[03/15 19:53:52   3092] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:52   3092] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:53:53   3092] Move report: legalization moves 2598 insts, mean move: 4.65 um, max move: 175.20 um
[03/15 19:53:53   3092] 	Max move on inst (FILLER_51923): (467.20, 460.00) --> (448.60, 303.40)
[03/15 19:53:53   3092] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1493.3MB) @(0:51:33 - 0:51:33).
[03/15 19:53:53   3092] Move report: Detail placement moves 2598 insts, mean move: 4.65 um, max move: 175.20 um
[03/15 19:53:53   3092] 	Max move on inst (FILLER_51923): (467.20, 460.00) --> (448.60, 303.40)
[03/15 19:53:53   3092] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1493.3MB
[03/15 19:53:53   3093] Statistics of distance of Instance movement in refine placement:
[03/15 19:53:53   3093]   maximum (X+Y) =        45.40 um
[03/15 19:53:53   3093]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10631_0) with max move: (467.2, 190) -> (434.4, 177.4)
[03/15 19:53:53   3093]   mean    (X+Y) =         4.35 um
[03/15 19:53:53   3093] Summary Report:
[03/15 19:53:53   3093] Instances move: 400 (out of 23839 movable)
[03/15 19:53:53   3093] Mean displacement: 4.35 um
[03/15 19:53:53   3093] Max displacement: 45.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10631_0) (467.2, 190) -> (434.4, 177.4)
[03/15 19:53:53   3093] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:53:53   3093] Total instances moved : 400
[03/15 19:53:53   3093] Total net bbox length = 5.259e+05 (2.354e+05 2.904e+05) (ext = 2.476e+04)
[03/15 19:53:53   3093] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1493.3MB
[03/15 19:53:53   3093] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1493.3MB) @(0:51:32 - 0:51:33).
[03/15 19:53:53   3093] *** Finished refinePlace (0:51:33 mem=1493.3M) ***
[03/15 19:53:53   3093] *
[03/15 19:53:53   3093] * Second pass: Refine clock instances...
[03/15 19:53:53   3093] *
[03/15 19:53:53   3093] #spOpts: N=65 mergeVia=F 
[03/15 19:53:53   3093] *** Starting refinePlace (0:51:33 mem=1493.3M) ***
[03/15 19:53:53   3093] Total net bbox length = 5.259e+05 (2.354e+05 2.904e+05) (ext = 2.476e+04)
[03/15 19:53:53   3093] Starting refinePlace ...
[03/15 19:53:53   3093] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:53   3093] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 19:53:53   3093] Density distribution unevenness ratio = 0.199%
[03/15 19:53:53   3093]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:53:53   3093] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1493.3MB) @(0:51:33 - 0:51:34).
[03/15 19:53:53   3093] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:53   3093] wireLenOptFixPriorityInst 5024 inst fixed
[03/15 19:53:54   3094] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:54   3094] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1493.3MB) @(0:51:34 - 0:51:34).
[03/15 19:53:54   3094] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:53:54   3094] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1493.3MB
[03/15 19:53:54   3094] Statistics of distance of Instance movement in refine placement:
[03/15 19:53:54   3094]   maximum (X+Y) =         0.00 um
[03/15 19:53:54   3094]   mean    (X+Y) =         0.00 um
[03/15 19:53:54   3094] Summary Report:
[03/15 19:53:54   3094] Instances move: 0 (out of 28956 movable)
[03/15 19:53:54   3094] Mean displacement: 0.00 um
[03/15 19:53:54   3094] Max displacement: 0.00 um 
[03/15 19:53:54   3094] Total instances moved : 0
[03/15 19:53:54   3094] Total net bbox length = 5.259e+05 (2.354e+05 2.904e+05) (ext = 2.476e+04)
[03/15 19:53:54   3094] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1493.3MB
[03/15 19:53:54   3094] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1493.3MB) @(0:51:33 - 0:51:34).
[03/15 19:53:54   3094] *** Finished refinePlace (0:51:34 mem=1493.3M) ***
[03/15 19:53:54   3094] *
[03/15 19:53:54   3094] * No clock instances moved during refinement.
[03/15 19:53:54   3094] *
[03/15 19:53:54   3094] * Finished with clock placement refinement.
[03/15 19:53:54   3094] *
[03/15 19:53:54   3094] #spOpts: N=65 
[03/15 19:53:54   3094] 
[03/15 19:53:54   3094]     Rebuilding timing graph... 
[03/15 19:53:54   3094]     Rebuilding timing graph done.
[03/15 19:53:56   3095]     Clock implementation routing... Net route status summary:
[03/15 19:53:56   3095]   Clock:        94 (unrouted=94, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/15 19:53:56   3095]   Non-clock: 30804 (unrouted=0, trialRouted=30804, noStatus=0, routed=0, fixed=0)
[03/15 19:53:56   3095] (Not counting 4174 nets with <2 term connections)
[03/15 19:53:56   3095] 
[03/15 19:53:56   3095]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=82150 and nets=35072 using extraction engine 'preRoute' .
[03/15 19:53:56   3095] PreRoute RC Extraction called for design core.
[03/15 19:53:56   3095] RC Extraction called in multi-corner(2) mode.
[03/15 19:53:56   3095] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:53:56   3095] RCMode: PreRoute
[03/15 19:53:56   3095]       RC Corner Indexes            0       1   
[03/15 19:53:56   3095] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:53:56   3095] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:56   3095] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:56   3095] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:53:56   3095] Shrink Factor                : 1.00000
[03/15 19:53:56   3095] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:53:56   3095] Using capacitance table file ...
[03/15 19:53:56   3095] Updating RC grid for preRoute extraction ...
[03/15 19:53:56   3095] Initializing multi-corner capacitance tables ... 
[03/15 19:53:56   3096] Initializing multi-corner resistance tables ...
[03/15 19:53:56   3096] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1494.820M)
[03/15 19:53:56   3096] 
[03/15 19:53:56   3096]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 19:53:56   3096] 
[03/15 19:53:56   3096] CCOPT: Preparing to route 94 clock nets with NanoRoute.
[03/15 19:53:56   3096]   All net are default rule.
[03/15 19:53:56   3096]   Removed pre-existing routes for 94 nets.
[03/15 19:53:56   3096]   Preferred NanoRoute mode settings: Current
[03/15 19:53:56   3096] setNanoRouteMode -routeTopRoutingLayer 4
[03/15 19:53:56   3096] 
[03/15 19:53:56   3096]   drouteAutoStop = "false"
[03/15 19:53:56   3096]   drouteEndIteration = "20"
[03/15 19:53:56   3096]   drouteExpDeterministicMultiThread = "true"
[03/15 19:53:56   3096]   envHonorGlobalRoute = "false"
[03/15 19:53:56   3096]   grouteExpUseNanoRoute2 = "false"
[03/15 19:53:56   3096]   routeAllowPinAsFeedthrough = "false"
[03/15 19:53:56   3096]   routeExpDeterministicMultiThread = "true"
[03/15 19:53:56   3096]   routeSelectedNetOnly = "true"
[03/15 19:53:56   3096]   routeTopRoutingLayer = "4" (current non-default setting)
[03/15 19:53:56   3096]   routeWithEco = "true"
[03/15 19:53:56   3096]   routeWithSiDriven = "false"
[03/15 19:53:56   3096]   routeWithTimingDriven = "false"
[03/15 19:53:56   3096]       Clock detailed routing... 
[03/15 19:53:56   3096] globalDetailRoute
[03/15 19:53:56   3096] 
[03/15 19:53:56   3096] #setNanoRouteMode -drouteAutoStop false
[03/15 19:53:56   3096] #setNanoRouteMode -drouteEndIteration 20
[03/15 19:53:56   3096] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/15 19:53:56   3096] #setNanoRouteMode -routeSelectedNetOnly true
[03/15 19:53:56   3096] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 19:53:56   3096] #setNanoRouteMode -routeWithEco true
[03/15 19:53:56   3096] #setNanoRouteMode -routeWithSiDriven false
[03/15 19:53:56   3096] #setNanoRouteMode -routeWithTimingDriven false
[03/15 19:53:56   3096] #Start globalDetailRoute on Sat Mar 15 19:53:56 2025
[03/15 19:53:56   3096] #
[03/15 19:53:57   3097] ### Net info: total nets: 35072
[03/15 19:53:57   3097] ### Net info: dirty nets: 94
[03/15 19:53:57   3097] ### Net info: marked as disconnected nets: 0
[03/15 19:53:57   3097] ### Net info: fully routed nets: 0
[03/15 19:53:57   3097] ### Net info: trivial (single pin) nets: 0
[03/15 19:53:57   3097] ### Net info: unrouted nets: 35072
[03/15 19:53:57   3097] ### Net info: re-extraction nets: 0
[03/15 19:53:57   3097] ### Net info: selected nets: 94
[03/15 19:53:57   3097] ### Net info: ignored nets: 0
[03/15 19:53:57   3097] ### Net info: skip routing nets: 0
[03/15 19:53:57   3097] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 19:53:57   3097] #Start routing data preparation.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/15 19:53:57   3097] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/15 19:53:57   3097] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/15 19:53:57   3097] #Minimum voltage of a net in the design = 0.000.
[03/15 19:53:57   3097] #Maximum voltage of a net in the design = 1.100.
[03/15 19:53:57   3097] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 19:53:57   3097] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 19:53:57   3097] #Voltage range [0.000 - 1.100] has 35070 nets.
[03/15 19:54:16   3116] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 19:54:16   3116] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 19:54:16   3116] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 19:54:16   3116] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 19:54:16   3116] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 19:54:16   3116] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 19:54:16   3116] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 19:54:16   3116] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 19:54:17   3117] #Regenerating Ggrids automatically.
[03/15 19:54:17   3117] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 19:54:17   3117] #Using automatically generated G-grids.
[03/15 19:54:17   3117] #Done routing data preparation.
[03/15 19:54:17   3117] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1245.42 (MB), peak = 1278.12 (MB)
[03/15 19:54:17   3117] #Merging special wires...
[03/15 19:54:17   3117] #reading routing guides ......
[03/15 19:54:17   3117] #Number of eco nets is 0
[03/15 19:54:17   3117] #
[03/15 19:54:17   3117] #Start data preparation...
[03/15 19:54:17   3117] #
[03/15 19:54:17   3117] #Data preparation is done on Sat Mar 15 19:54:17 2025
[03/15 19:54:17   3117] #
[03/15 19:54:17   3117] #Analyzing routing resource...
[03/15 19:54:18   3118] #Routing resource analysis is done on Sat Mar 15 19:54:18 2025
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #  Resource Analysis:
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 19:54:18   3118] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 19:54:18   3118] #  --------------------------------------------------------------
[03/15 19:54:18   3118] #  Metal 1        H        2305          80       25281    92.58%
[03/15 19:54:18   3118] #  Metal 2        V        2305          84       25281     4.85%
[03/15 19:54:18   3118] #  Metal 3        H        2383           2       25281     0.14%
[03/15 19:54:18   3118] #  Metal 4        V        1977         412       25281     7.50%
[03/15 19:54:18   3118] #  --------------------------------------------------------------
[03/15 19:54:18   3118] #  Total                   8971       6.03%  101124    26.27%
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #  94 nets (0.27%) with 1 preferred extra spacing.
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #Routing guide is on.
[03/15 19:54:18   3118] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1247.75 (MB), peak = 1278.12 (MB)
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #start global routing iteration 1...
[03/15 19:54:18   3118] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1268.07 (MB), peak = 1278.12 (MB)
[03/15 19:54:18   3118] #
[03/15 19:54:18   3118] #start global routing iteration 2...
[03/15 19:54:19   3119] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.69 (MB), peak = 1278.12 (MB)
[03/15 19:54:19   3119] #
[03/15 19:54:19   3119] #start global routing iteration 3...
[03/15 19:54:20   3120] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.85 (MB), peak = 1278.12 (MB)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #start global routing iteration 4...
[03/15 19:54:20   3120] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.85 (MB), peak = 1278.12 (MB)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #Total number of trivial nets (e.g. < 2 pins) = 4174 (skipped).
[03/15 19:54:20   3120] #Total number of selected nets for routing = 94.
[03/15 19:54:20   3120] #Total number of unselected nets (but routable) for routing = 30804 (skipped).
[03/15 19:54:20   3120] #Total number of nets in the design = 35072.
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #30804 skipped nets do not have any wires.
[03/15 19:54:20   3120] #94 routable nets have only global wires.
[03/15 19:54:20   3120] #94 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #Routed net constraints summary:
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #        Rules   Pref Extra Space   Unconstrained  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #      Default                 94               0  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #        Total                 94               0  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #Routing constraints summary of the whole design:
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #        Rules   Pref Extra Space   Unconstrained  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #      Default                 94           30804  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #        Total                 94           30804  
[03/15 19:54:20   3120] #------------------------------------------------
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #                 OverCon       OverCon       OverCon          
[03/15 19:54:20   3120] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/15 19:54:20   3120] #     Layer           (1)           (2)           (3)   OverCon
[03/15 19:54:20   3120] #  ------------------------------------------------------------
[03/15 19:54:20   3120] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 19:54:20   3120] #   Metal 2    163(0.65%)     26(0.10%)     13(0.05%)   (0.80%)
[03/15 19:54:20   3120] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 19:54:20   3120] #   Metal 4      6(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
[03/15 19:54:20   3120] #  ------------------------------------------------------------
[03/15 19:54:20   3120] #     Total    169(0.22%)     26(0.03%)     13(0.02%)   (0.27%)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/15 19:54:20   3120] #  Overflow after GR: 0.00% H + 0.43% V
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #Complete Global Routing.
[03/15 19:54:20   3120] #Total number of nets with non-default rule or having extra spacing = 94
[03/15 19:54:20   3120] #Total wire length = 28266 um.
[03/15 19:54:20   3120] #Total half perimeter of net bounding box = 10822 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M1 = 3 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M2 = 1431 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M3 = 16278 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M4 = 10554 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M5 = 0 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M6 = 0 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M7 = 0 um.
[03/15 19:54:20   3120] #Total wire length on LAYER M8 = 0 um.
[03/15 19:54:20   3120] #Total number of vias = 13371
[03/15 19:54:20   3120] #Up-Via Summary (total 13371):
[03/15 19:54:20   3120] #           
[03/15 19:54:20   3120] #-----------------------
[03/15 19:54:20   3120] #  Metal 1         5210
[03/15 19:54:20   3120] #  Metal 2         4683
[03/15 19:54:20   3120] #  Metal 3         3478
[03/15 19:54:20   3120] #-----------------------
[03/15 19:54:20   3120] #                 13371 
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #Total number of involved priority nets 94
[03/15 19:54:20   3120] #Maximum src to sink distance for priority net 495.4
[03/15 19:54:20   3120] #Average of max src_to_sink distance for priority net 113.6
[03/15 19:54:20   3120] #Average of ave src_to_sink distance for priority net 68.8
[03/15 19:54:20   3120] #Max overcon = 3 tracks.
[03/15 19:54:20   3120] #Total overcon = 0.27%.
[03/15 19:54:20   3120] #Worst layer Gcell overcon rate = 0.03%.
[03/15 19:54:20   3120] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1272.89 (MB), peak = 1278.12 (MB)
[03/15 19:54:20   3120] #
[03/15 19:54:20   3120] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.66 (MB), peak = 1278.12 (MB)
[03/15 19:54:20   3120] #Start Track Assignment.
[03/15 19:54:21   3121] #Done with 3707 horizontal wires in 2 hboxes and 2989 vertical wires in 2 hboxes.
[03/15 19:54:21   3121] #Done with 45 horizontal wires in 2 hboxes and 28 vertical wires in 2 hboxes.
[03/15 19:54:21   3121] #Complete Track Assignment.
[03/15 19:54:21   3121] #Total number of nets with non-default rule or having extra spacing = 94
[03/15 19:54:21   3121] #Total wire length = 31454 um.
[03/15 19:54:21   3121] #Total half perimeter of net bounding box = 10822 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M1 = 2924 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M2 = 1404 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M3 = 16156 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M4 = 10971 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M5 = 0 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M6 = 0 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M7 = 0 um.
[03/15 19:54:21   3121] #Total wire length on LAYER M8 = 0 um.
[03/15 19:54:21   3121] #Total number of vias = 13371
[03/15 19:54:21   3121] #Up-Via Summary (total 13371):
[03/15 19:54:21   3121] #           
[03/15 19:54:21   3121] #-----------------------
[03/15 19:54:21   3121] #  Metal 1         5210
[03/15 19:54:21   3121] #  Metal 2         4683
[03/15 19:54:21   3121] #  Metal 3         3478
[03/15 19:54:21   3121] #-----------------------
[03/15 19:54:21   3121] #                 13371 
[03/15 19:54:21   3121] #
[03/15 19:54:21   3121] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.23 (MB), peak = 1278.12 (MB)
[03/15 19:54:21   3121] #
[03/15 19:54:21   3121] #Cpu time = 00:00:24
[03/15 19:54:21   3121] #Elapsed time = 00:00:24
[03/15 19:54:21   3121] #Increased memory = 47.86 (MB)
[03/15 19:54:21   3121] #Total memory = 1271.27 (MB)
[03/15 19:54:21   3121] #Peak memory = 1278.12 (MB)
[03/15 19:54:21   3122] #
[03/15 19:54:21   3122] #Start Detail Routing..
[03/15 19:54:21   3122] #start initial detail routing ...
[03/15 19:55:06   3166] # ECO: 6.7% of the total area was rechecked for DRC, and 77.4% required routing.
[03/15 19:55:06   3166] #    number of violations = 0
[03/15 19:55:06   3166] #cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1307.23 (MB), peak = 1307.48 (MB)
[03/15 19:55:06   3166] #start 1st optimization iteration ...
[03/15 19:55:06   3166] #    number of violations = 0
[03/15 19:55:06   3166] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.17 (MB), peak = 1307.58 (MB)
[03/15 19:55:06   3166] #Complete Detail Routing.
[03/15 19:55:06   3166] #Total number of nets with non-default rule or having extra spacing = 94
[03/15 19:55:06   3166] #Total wire length = 28619 um.
[03/15 19:55:06   3166] #Total half perimeter of net bounding box = 10822 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M1 = 2 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M2 = 1329 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M3 = 15256 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M4 = 12031 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M5 = 0 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M6 = 0 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M7 = 0 um.
[03/15 19:55:06   3166] #Total wire length on LAYER M8 = 0 um.
[03/15 19:55:06   3166] #Total number of vias = 15256
[03/15 19:55:06   3166] #Total number of multi-cut vias = 93 (  0.6%)
[03/15 19:55:06   3166] #Total number of single cut vias = 15163 ( 99.4%)
[03/15 19:55:06   3166] #Up-Via Summary (total 15256):
[03/15 19:55:06   3166] #                   single-cut          multi-cut      Total
[03/15 19:55:06   3166] #-----------------------------------------------------------
[03/15 19:55:06   3166] #  Metal 1        5112 ( 98.2%)        93 (  1.8%)       5205
[03/15 19:55:06   3166] #  Metal 2        5068 (100.0%)         0 (  0.0%)       5068
[03/15 19:55:06   3166] #  Metal 3        4983 (100.0%)         0 (  0.0%)       4983
[03/15 19:55:06   3166] #-----------------------------------------------------------
[03/15 19:55:06   3166] #                15163 ( 99.4%)        93 (  0.6%)      15256 
[03/15 19:55:06   3166] #
[03/15 19:55:06   3166] #Total number of DRC violations = 0
[03/15 19:55:06   3166] #Cpu time = 00:00:45
[03/15 19:55:06   3166] #Elapsed time = 00:00:45
[03/15 19:55:06   3166] #Increased memory = -8.85 (MB)
[03/15 19:55:06   3166] #Total memory = 1262.42 (MB)
[03/15 19:55:06   3166] #Peak memory = 1307.58 (MB)
[03/15 19:55:06   3166] #detailRoute Statistics:
[03/15 19:55:06   3166] #Cpu time = 00:00:45
[03/15 19:55:06   3166] #Elapsed time = 00:00:45
[03/15 19:55:06   3166] #Increased memory = -8.85 (MB)
[03/15 19:55:06   3166] #Total memory = 1262.42 (MB)
[03/15 19:55:06   3166] #Peak memory = 1307.58 (MB)
[03/15 19:55:07   3167] #
[03/15 19:55:07   3167] #globalDetailRoute statistics:
[03/15 19:55:07   3167] #Cpu time = 00:01:11
[03/15 19:55:07   3167] #Elapsed time = 00:01:11
[03/15 19:55:07   3167] #Increased memory = 49.34 (MB)
[03/15 19:55:07   3167] #Total memory = 1241.20 (MB)
[03/15 19:55:07   3167] #Peak memory = 1307.58 (MB)
[03/15 19:55:07   3167] #Number of warnings = 28
[03/15 19:55:07   3167] #Total number of warnings = 28
[03/15 19:55:07   3167] #Number of fails = 0
[03/15 19:55:07   3167] #Total number of fails = 0
[03/15 19:55:07   3167] #Complete globalDetailRoute on Sat Mar 15 19:55:07 2025
[03/15 19:55:07   3167] #
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]       Clock detailed routing done.
[03/15 19:55:07   3167] Checking guided vs. routed lengths for 94 nets...
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]       
[03/15 19:55:07   3167]       Guided max path lengths
[03/15 19:55:07   3167]       =======================
[03/15 19:55:07   3167]       
[03/15 19:55:07   3167]       ---------------------------------------
[03/15 19:55:07   3167]       From (um)    To (um)    Number of paths
[03/15 19:55:07   3167]       ---------------------------------------
[03/15 19:55:07   3167]          0.000      50.000           1
[03/15 19:55:07   3167]         50.000     100.000          71
[03/15 19:55:07   3167]        100.000     150.000          14
[03/15 19:55:07   3167]        150.000     200.000           3
[03/15 19:55:07   3167]        200.000     250.000           1
[03/15 19:55:07   3167]        250.000     300.000           3
[03/15 19:55:07   3167]        300.000     350.000           0
[03/15 19:55:07   3167]        350.000     400.000           0
[03/15 19:55:07   3167]        400.000     450.000           0
[03/15 19:55:07   3167]        450.000     500.000           1
[03/15 19:55:07   3167]       ---------------------------------------
[03/15 19:55:07   3167]       
[03/15 19:55:07   3167]       Deviation of routing from guided max path lengths
[03/15 19:55:07   3167]       =================================================
[03/15 19:55:07   3167]       
[03/15 19:55:07   3167]       --------------------------------------
[03/15 19:55:07   3167]       From (%)    To (%)     Number of paths
[03/15 19:55:07   3167]       --------------------------------------
[03/15 19:55:07   3167]       below         0.000           5
[03/15 19:55:07   3167]         0.000      20.000          54
[03/15 19:55:07   3167]        20.000      40.000          16
[03/15 19:55:07   3167]        40.000      60.000           9
[03/15 19:55:07   3167]        60.000      80.000           4
[03/15 19:55:07   3167]        80.000     100.000           4
[03/15 19:55:07   3167]       100.000     120.000           2
[03/15 19:55:07   3167]       --------------------------------------
[03/15 19:55:07   3167]       
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Top 10 notable deviations of routed length from guided length
[03/15 19:55:07   3167]     =============================================================
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_193 (85 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    79.625um, total =   382.257um
[03/15 19:55:07   3167]     Routed length:  max path =   165.600um, total =   453.560um
[03/15 19:55:07   3167]     Deviation:      max path =   107.975%,  total =    18.653%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_212 (86 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    71.618um, total =   321.723um
[03/15 19:55:07   3167]     Routed length:  max path =   148.400um, total =   392.320um
[03/15 19:55:07   3167]     Deviation:      max path =   107.212%,  total =    21.944%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_187 (57 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    67.317um, total =   249.668um
[03/15 19:55:07   3167]     Routed length:  max path =   132.000um, total =   278.380um
[03/15 19:55:07   3167]     Deviation:      max path =    96.086%,  total =    11.500%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_192 (81 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    67.362um, total =   333.005um
[03/15 19:55:07   3167]     Routed length:  max path =   130.800um, total =   377.260um
[03/15 19:55:07   3167]     Deviation:      max path =    94.173%,  total =    13.290%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_195 (79 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    67.980um, total =   343.928um
[03/15 19:55:07   3167]     Routed length:  max path =   123.800um, total =   408.920um
[03/15 19:55:07   3167]     Deviation:      max path =    82.112%,  total =    18.897%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_207 (83 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    76.390um, total =   370.647um
[03/15 19:55:07   3167]     Routed length:  max path =   138.400um, total =   392.340um
[03/15 19:55:07   3167]     Deviation:      max path =    81.176%,  total =     5.853%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_191 (87 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    90.135um, total =   375.115um
[03/15 19:55:07   3167]     Routed length:  max path =   156.400um, total =   430.360um
[03/15 19:55:07   3167]     Deviation:      max path =    73.518%,  total =    14.727%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_205 (59 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    60.110um, total =   291.225um
[03/15 19:55:07   3167]     Routed length:  max path =   104.200um, total =   331.540um
[03/15 19:55:07   3167]     Deviation:      max path =    73.349%,  total =    13.843%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_170 (101 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    86.570um, total =   385.280um
[03/15 19:55:07   3167]     Routed length:  max path =   147.400um, total =   473.440um
[03/15 19:55:07   3167]     Deviation:      max path =    70.267%,  total =    22.882%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167]     Net CTS_218 (63 terminals)
[03/15 19:55:07   3167]     Guided length:  max path =    83.315um, total =   282.288um
[03/15 19:55:07   3167]     Routed length:  max path =   137.200um, total =   337.040um
[03/15 19:55:07   3167]     Deviation:      max path =    64.676%,  total =    19.396%
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] Set FIXED routing status on 94 net(s)
[03/15 19:55:07   3167] Set FIXED placed status on 93 instance(s)
[03/15 19:55:07   3167] Net route status summary:
[03/15 19:55:07   3167]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[03/15 19:55:07   3167]   Non-clock: 30804 (unrouted=30804, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/15 19:55:07   3167] (Not counting 4174 nets with <2 term connections)
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] CCOPT: Done with clock implementation routing.
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] CCOPT: Starting congestion repair using flow wrapper.
[03/15 19:55:07   3167] Trial Route Overflow 0(H) 0(V)
[03/15 19:55:07   3167] Starting congestion repair ...
[03/15 19:55:07   3167] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/15 19:55:07   3167] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:55:07   3167] (I)       Reading DB...
[03/15 19:55:07   3167] (I)       congestionReportName   : 
[03/15 19:55:07   3167] (I)       buildTerm2TermWires    : 1
[03/15 19:55:07   3167] (I)       doTrackAssignment      : 1
[03/15 19:55:07   3167] (I)       dumpBookshelfFiles     : 0
[03/15 19:55:07   3167] (I)       numThreads             : 1
[03/15 19:55:07   3167] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:55:07   3167] (I)       honorPin               : false
[03/15 19:55:07   3167] (I)       honorPinGuide          : true
[03/15 19:55:07   3167] (I)       honorPartition         : false
[03/15 19:55:07   3167] (I)       allowPartitionCrossover: false
[03/15 19:55:07   3167] (I)       honorSingleEntry       : true
[03/15 19:55:07   3167] (I)       honorSingleEntryStrong : true
[03/15 19:55:07   3167] (I)       handleViaSpacingRule   : false
[03/15 19:55:07   3167] (I)       PDConstraint           : none
[03/15 19:55:07   3167] (I)       expBetterNDRHandling   : false
[03/15 19:55:07   3167] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:55:07   3167] (I)       routingEffortLevel     : 3
[03/15 19:55:07   3167] [NR-eagl] minRouteLayer          : 2
[03/15 19:55:07   3167] [NR-eagl] maxRouteLayer          : 4
[03/15 19:55:07   3167] (I)       numRowsPerGCell        : 1
[03/15 19:55:07   3167] (I)       speedUpLargeDesign     : 0
[03/15 19:55:07   3167] (I)       speedUpBlkViolationClean: 0
[03/15 19:55:07   3167] (I)       multiThreadingTA       : 0
[03/15 19:55:07   3167] (I)       blockedPinEscape       : 1
[03/15 19:55:07   3167] (I)       blkAwareLayerSwitching : 0
[03/15 19:55:07   3167] (I)       betterClockWireModeling: 1
[03/15 19:55:07   3167] (I)       punchThroughDistance   : 500.00
[03/15 19:55:07   3167] (I)       scenicBound            : 1.15
[03/15 19:55:07   3167] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:55:07   3167] (I)       source-to-sink ratio   : 0.00
[03/15 19:55:07   3167] (I)       targetCongestionRatioH : 1.00
[03/15 19:55:07   3167] (I)       targetCongestionRatioV : 1.00
[03/15 19:55:07   3167] (I)       layerCongestionRatio   : 0.70
[03/15 19:55:07   3167] (I)       m1CongestionRatio      : 0.10
[03/15 19:55:07   3167] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:55:07   3167] (I)       localRouteEffort       : 1.00
[03/15 19:55:07   3167] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:55:07   3167] (I)       supplyScaleFactorH     : 1.00
[03/15 19:55:07   3167] (I)       supplyScaleFactorV     : 1.00
[03/15 19:55:07   3167] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:55:07   3167] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:55:07   3167] (I)       blockTrack             : 
[03/15 19:55:07   3167] (I)       readTROption           : true
[03/15 19:55:07   3167] (I)       extraSpacingBothSide   : false
[03/15 19:55:07   3167] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:55:07   3167] (I)       routeSelectedNetsOnly  : false
[03/15 19:55:07   3167] (I)       before initializing RouteDB syMemory usage = 1500.5 MB
[03/15 19:55:07   3167] (I)       starting read tracks
[03/15 19:55:07   3167] (I)       build grid graph
[03/15 19:55:07   3167] (I)       build grid graph start
[03/15 19:55:07   3167] [NR-eagl] Layer1 has no routable track
[03/15 19:55:07   3167] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:55:07   3167] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:55:07   3167] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:55:07   3167] (I)       build grid graph end
[03/15 19:55:07   3167] (I)       Layer1   numNetMinLayer=30804
[03/15 19:55:07   3167] (I)       Layer2   numNetMinLayer=0
[03/15 19:55:07   3167] (I)       Layer3   numNetMinLayer=94
[03/15 19:55:07   3167] (I)       Layer4   numNetMinLayer=0
[03/15 19:55:07   3167] (I)       numViaLayers=3
[03/15 19:55:07   3167] (I)       end build via table
[03/15 19:55:07   3167] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:55:07   3167] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 16422
[03/15 19:55:07   3167] (I)       readDataFromPlaceDB
[03/15 19:55:07   3167] (I)       Read net information..
[03/15 19:55:07   3167] [NR-eagl] Read numTotalNets=30898  numIgnoredNets=94
[03/15 19:55:07   3167] (I)       Read testcase time = 0.010 seconds
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] (I)       totalPins=99871  totalGlobalPin=96309 (96.43%)
[03/15 19:55:07   3167] (I)       Model blockage into capacity
[03/15 19:55:07   3167] (I)       Read numBlocks=6754  numPreroutedWires=16422  numCapScreens=0
[03/15 19:55:07   3167] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:55:07   3167] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:55:07   3167] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:55:07   3167] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:55:07   3167] (I)       Modeling time = 0.020 seconds
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] (I)       Number of ignored nets = 94
[03/15 19:55:07   3167] (I)       Number of fixed nets = 94.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of clock nets = 94.  Ignored: No
[03/15 19:55:07   3167] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:55:07   3167] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:55:07   3167] (I)       Before initializing earlyGlobalRoute syMemory usage = 1500.5 MB
[03/15 19:55:07   3167] (I)       Layer1  viaCost=300.00
[03/15 19:55:07   3167] (I)       Layer2  viaCost=100.00
[03/15 19:55:07   3167] (I)       Layer3  viaCost=100.00
[03/15 19:55:07   3167] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:55:07   3167] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:55:07   3167] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:55:07   3167] (I)       Site Width          :   400  (dbu)
[03/15 19:55:07   3167] (I)       Row Height          :  3600  (dbu)
[03/15 19:55:07   3167] (I)       GCell Width         :  3600  (dbu)
[03/15 19:55:07   3167] (I)       GCell Height        :  3600  (dbu)
[03/15 19:55:07   3167] (I)       grid                :   265   265     4
[03/15 19:55:07   3167] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:55:07   3167] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:55:07   3167] (I)       Default wire width  :   180   200   200   200
[03/15 19:55:07   3167] (I)       Default wire space  :   180   200   200   200
[03/15 19:55:07   3167] (I)       Default pitch size  :   360   400   400   400
[03/15 19:55:07   3167] (I)       First Track Coord   :     0   200   400   200
[03/15 19:55:07   3167] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:55:07   3167] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:55:07   3167] (I)       Num of masks        :     1     1     1     1
[03/15 19:55:07   3167] (I)       --------------------------------------------------------
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] [NR-eagl] ============ Routing rule table ============
[03/15 19:55:07   3167] [NR-eagl] Rule id 0. Nets 0 
[03/15 19:55:07   3167] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/15 19:55:07   3167] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/15 19:55:07   3167] [NR-eagl] Rule id 1. Nets 30804 
[03/15 19:55:07   3167] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:55:07   3167] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:55:07   3167] [NR-eagl] ========================================
[03/15 19:55:07   3167] [NR-eagl] 
[03/15 19:55:07   3167] (I)       After initializing earlyGlobalRoute syMemory usage = 1500.5 MB
[03/15 19:55:07   3167] (I)       Loading and dumping file time : 0.35 seconds
[03/15 19:55:07   3167] (I)       free getNanoCongMap()->getMpool()
[03/15 19:55:07   3167] (I)       ============= Initialization =============
[03/15 19:55:07   3167] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:55:07   3167] [NR-eagl] Layer group 1: route 30804 net(s) in layer range [2, 4]
[03/15 19:55:07   3167] (I)       ============  Phase 1a Route ============
[03/15 19:55:07   3167] (I)       Phase 1a runs 0.09 seconds
[03/15 19:55:07   3167] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/15 19:55:07   3167] (I)       Usage: 327196 = (150133 H, 177063 V) = (24.57% H, 16.18% V) = (2.702e+05um H, 3.187e+05um V)
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] (I)       ============  Phase 1b Route ============
[03/15 19:55:07   3167] (I)       Phase 1b runs 0.02 seconds
[03/15 19:55:07   3167] (I)       Usage: 327379 = (150253 H, 177126 V) = (24.59% H, 16.19% V) = (2.705e+05um H, 3.188e+05um V)
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.47% V. EstWL: 5.892822e+05um
[03/15 19:55:07   3167] (I)       ============  Phase 1c Route ============
[03/15 19:55:07   3167] (I)       Level2 Grid: 53 x 53
[03/15 19:55:07   3167] (I)       Phase 1c runs 0.01 seconds
[03/15 19:55:07   3167] (I)       Usage: 327379 = (150253 H, 177126 V) = (24.59% H, 16.19% V) = (2.705e+05um H, 3.188e+05um V)
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] (I)       ============  Phase 1d Route ============
[03/15 19:55:07   3167] (I)       Phase 1d runs 0.02 seconds
[03/15 19:55:07   3167] (I)       Usage: 327459 = (150303 H, 177156 V) = (24.60% H, 16.19% V) = (2.705e+05um H, 3.189e+05um V)
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] (I)       ============  Phase 1e Route ============
[03/15 19:55:07   3167] (I)       Phase 1e runs 0.01 seconds
[03/15 19:55:07   3167] (I)       Usage: 327459 = (150303 H, 177156 V) = (24.60% H, 16.19% V) = (2.705e+05um H, 3.189e+05um V)
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.37% V. EstWL: 5.894262e+05um
[03/15 19:55:07   3167] [NR-eagl] 
[03/15 19:55:07   3167] (I)       ============  Phase 1l Route ============
[03/15 19:55:07   3167] (I)       dpBasedLA: time=0.05  totalOF=2984  totalVia=189821  totalWL=327452  total(Via+WL)=517273 
[03/15 19:55:07   3167] (I)       Total Global Routing Runtime: 0.32 seconds
[03/15 19:55:07   3167] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.13% V
[03/15 19:55:07   3167] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.14% V
[03/15 19:55:07   3167] (I)       
[03/15 19:55:07   3167] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 19:55:07   3167] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] ** np local hotspot detection info verbose **
[03/15 19:55:07   3167] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:55:07   3167] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:55:07   3167] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:55:07   3167] 
[03/15 19:55:07   3167] describeCongestion: hCong = 0.00 vCong = 0.00
[03/15 19:55:07   3167] Skipped repairing congestion.
[03/15 19:55:07   3167] (I)       ============= track Assignment ============
[03/15 19:55:07   3167] (I)       extract Global 3D Wires
[03/15 19:55:07   3167] (I)       Extract Global WL : time=0.01
[03/15 19:55:07   3167] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:55:07   3167] (I)       Initialization real time=0.01 seconds
[03/15 19:55:08   3168] (I)       Kernel real time=0.31 seconds
[03/15 19:55:08   3168] (I)       End Greedy Track Assignment
[03/15 19:55:08   3168] [NR-eagl] Layer1(M1)(F) length: 2.200000e+00um, number of vias: 104836
[03/15 19:55:08   3168] [NR-eagl] Layer2(M2)(V) length: 2.331025e+05um, number of vias: 146306
[03/15 19:55:08   3168] [NR-eagl] Layer3(M3)(H) length: 2.913908e+05um, number of vias: 11770
[03/15 19:55:08   3168] [NR-eagl] Layer4(M4)(V) length: 1.105457e+05um, number of vias: 0
[03/15 19:55:08   3168] [NR-eagl] Total length: 6.350412e+05um, number of vias: 262912
[03/15 19:55:08   3168] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[03/15 19:55:08   3168] 
[03/15 19:55:08   3168] CCOPT: Done with congestion repair using flow wrapper.
[03/15 19:55:08   3168] 
[03/15 19:55:08   3168] #spOpts: N=65 
[03/15 19:55:08   3168] Core basic site is core
[03/15 19:55:08   3168] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 19:55:08   3168]     Clock implementation routing done.
[03/15 19:55:08   3168]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=82150 and nets=35072 using extraction engine 'preRoute' .
[03/15 19:55:08   3168] PreRoute RC Extraction called for design core.
[03/15 19:55:08   3168] RC Extraction called in multi-corner(2) mode.
[03/15 19:55:08   3168] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:55:08   3168] RCMode: PreRoute
[03/15 19:55:08   3168]       RC Corner Indexes            0       1   
[03/15 19:55:08   3168] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:55:08   3168] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:08   3168] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:08   3168] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:08   3168] Shrink Factor                : 1.00000
[03/15 19:55:08   3168] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:55:08   3168] Using capacitance table file ...
[03/15 19:55:08   3168] Updating RC grid for preRoute extraction ...
[03/15 19:55:08   3168] Initializing multi-corner capacitance tables ... 
[03/15 19:55:08   3168] Initializing multi-corner resistance tables ...
[03/15 19:55:09   3169] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1474.418M)
[03/15 19:55:09   3169] 
[03/15 19:55:09   3169]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 19:55:09   3169]     Rebuilding timing graph... 
[03/15 19:55:09   3169]     Rebuilding timing graph done.
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Routing Correlation Report
[03/15 19:55:10   3170]     ==========================
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top/Trunk Low-Fanout (<=5) Routes:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/15 19:55:10   3170]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Gate Delay           ns          0.075        0.076      1.025       0.000        0.000      1.000      1.000         1.000
[03/15 19:55:10   3170]     S->S Wire Len.       um        244.918      250.600      1.023     128.248      134.869      1.000      1.051         0.950
[03/15 19:55:10   3170]     S->S Wire Res.       Ohm       275.279      291.715      1.060     140.592      152.726      0.999      1.086         0.920
[03/15 19:55:10   3170]     S->S Wire Res./um    Ohm         1.004        1.040      1.036       0.377        0.391      1.000      1.036         0.965
[03/15 19:55:10   3170]     Total Wire Len.      um        261.008      274.733      1.053     236.905      249.437      1.000      1.053         0.950
[03/15 19:55:10   3170]     Trans. Time          ns          0.062        0.065      1.053       0.037        0.039      1.000      1.035         0.966
[03/15 19:55:10   3170]     Wire Cap.            fF         38.761       41.303      1.066      34.979       37.263      1.000      1.065         0.939
[03/15 19:55:10   3170]     Wire Cap./um         fF          0.099        0.100      1.013       0.086        0.087      1.000      1.013         0.988
[03/15 19:55:10   3170]     Wire Delay           ns          0.012        0.013      1.110       0.005        0.005      0.997      1.127         0.883
[03/15 19:55:10   3170]     Wire Skew            ns          0.002        0.003      1.147       0.003        0.003      1.000      1.160         0.862
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top/Trunk High-Fanout (>5) Routes:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/15 19:55:10   3170]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Gate Delay           ns          0.090        0.092      1.021       0.010        0.010      0.998      1.013         0.983
[03/15 19:55:10   3170]     S->S Wire Len.       um         98.012      103.473      1.056      77.119       79.681      0.997      1.030         0.964
[03/15 19:55:10   3170]     S->S Wire Res.       Ohm       118.870      127.559      1.073      85.273       90.254      0.994      1.052         0.939
[03/15 19:55:10   3170]     S->S Wire Res./um    Ohm         1.414        1.405      0.994       0.437        0.384      0.976      0.858         1.110
[03/15 19:55:10   3170]     Total Wire Len.      um        316.092      341.022      1.079     146.083      154.763      0.997      1.056         0.941
[03/15 19:55:10   3170]     Trans. Time          ns          0.088        0.091      1.039       0.007        0.006      0.977      0.924         1.033
[03/15 19:55:10   3170]     Wire Cap.            fF         48.657       52.223      1.073      22.049       23.262      0.997      1.052         0.945
[03/15 19:55:10   3170]     Wire Cap./um         fF          0.154        0.154      0.995       0.002        0.002      0.946      0.884         1.013
[03/15 19:55:10   3170]     Wire Delay           ns          0.005        0.006      1.120       0.005        0.005      0.990      1.076         0.912
[03/15 19:55:10   3170]     Wire Skew            ns          0.005        0.005      1.131       0.003        0.003      0.972      1.047         0.903
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Leaf Routes:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/15 19:55:10   3170]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Gate Delay           ns          0.097        0.097      0.997      0.005         0.005      0.955      1.002         0.911
[03/15 19:55:10   3170]     S->S Wire Len.       um         47.679       60.458      1.268     22.572        30.396      0.808      1.088         0.600
[03/15 19:55:10   3170]     S->S Wire Res.       Ohm        73.928       85.735      1.160     30.946        39.999      0.782      1.010         0.605
[03/15 19:55:10   3170]     S->S Wire Res./um    Ohm         1.625        1.469      0.904      0.277         0.183      0.824      0.542         1.252
[03/15 19:55:10   3170]     Total Wire Len.      um        285.913      297.894      1.042     69.401        73.540      0.990      1.049         0.934
[03/15 19:55:10   3170]     Trans. Time          ns          0.091        0.092      1.011      0.007         0.008      0.972      1.063         0.889
[03/15 19:55:10   3170]     Wire Cap.            fF         51.577       51.017      0.989     13.155        12.945      0.992      0.976         1.008
[03/15 19:55:10   3170]     Wire Cap./um         fF          0.180        0.171      0.950      0.006         0.004      0.946      0.628         1.424
[03/15 19:55:10   3170]     Wire Delay           ns          0.004        0.006      1.458      0.002         0.004      0.757      1.221         0.469
[03/15 19:55:10   3170]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ------------------------------------------------------------------------
[03/15 19:55:10   3170]     Route Sink Pin                                            Difference (%)
[03/15 19:55:10   3170]     ------------------------------------------------------------------------
[03/15 19:55:10   3170]     CTS_ccl_BUF_CLOCK_NODE_UID_A18d4c/I                          -14.744
[03/15 19:55:10   3170]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18d4d/I       -14.634
[03/15 19:55:10   3170]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18d4b/I       -14.159
[03/15 19:55:10   3170]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18cdf/I        -9.091
[03/15 19:55:10   3170]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18cd9/I        -8.824
[03/15 19:55:10   3170]     ------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -----------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/15 19:55:10   3170]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/15 19:55:10   3170]     -----------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                             0.000um     17.400um        1.599         0.282         0.451
[03/15 19:55:10   3170]     M3                           433.683um    457.000um        1.599         0.282         0.451
[03/15 19:55:10   3170]     M4                           349.342um    349.800um        1.599         0.282         0.451
[03/15 19:55:10   3170]     Preferred Layer Adherence    100.000%      97.889%           -             -             -
[03/15 19:55:10   3170]     -----------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     No transition time violation increases to report
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -----------------------------------------------------------------------
[03/15 19:55:10   3170]     Route Sink Pin                                           Difference (%)
[03/15 19:55:10   3170]     -----------------------------------------------------------------------
[03/15 19:55:10   3170]     CTS_ccl_BUF_CLOCK_NODE_UID_A18c02/I                         -100.000
[03/15 19:55:10   3170]     psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18c0b/I        -68.000
[03/15 19:55:10   3170]     CTS_ccl_BUF_CLOCK_NODE_UID_A18bf6/I                          -66.667
[03/15 19:55:10   3170]     CTS_ccl_BUF_CLOCK_NODE_UID_A18c0e/I                          -64.000
[03/15 19:55:10   3170]     psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18c17/I        -62.069
[03/15 19:55:10   3170]     -----------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/15 19:55:10   3170]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                              0.000um      12.600um       1.599         0.282         0.451
[03/15 19:55:10   3170]     M3                           1519.730um    1620.600um       1.599         0.282         0.451
[03/15 19:55:10   3170]     M4                           1325.100um    1436.000um       1.599         0.282         0.451
[03/15 19:55:10   3170]     Preferred Layer Adherence     100.000%       99.589%          -             -             -
[03/15 19:55:10   3170]     ------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
[03/15 19:55:10   3170]     =============================================================
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: mac_array_instance/CTS_43:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um       7             0.000um          7
[03/15 19:55:10   3170]     M3                   237.640um       7           238.000um          7
[03/15 19:55:10   3170]     M4                   118.900um      10           132.600um         13
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               355.000um      24           370.000um         27
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.102ns       0.106ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.      292.502um     267.600um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.      333.412Ohm    308.554Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             55.953fF      57.793fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink:
[03/15 19:55:10   3170]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18cdc/I.
[03/15 19:55:10   3170]     Post-route worst sink:
[03/15 19:55:10   3170]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
[03/15 19:55:10   3170]     8cd6/I.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18d4b.
[03/15 19:55:10   3170]     Driver fanout: 6.
[03/15 19:55:10   3170]     Driver cell: CKBD8.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top Wire Delay Differences (Leaf routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------
[03/15 19:55:10   3170]     Route Sink Pin                                       Difference (%)
[03/15 19:55:10   3170]     -------------------------------------------------------------------
[03/15 19:55:10   3170]     qmem_instance/Q_reg_27_/CP                             -2033.333
[03/15 19:55:10   3170]     qmem_instance/memory1_reg_1_/CP                        -2000.000
[03/15 19:55:10   3170]     ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/CP      -1850.000
[03/15 19:55:10   3170]     kmem_instance/memory1_reg_6_/CP                        -1475.000
[03/15 19:55:10   3170]     ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/CP      -1070.000
[03/15 19:55:10   3170]     -------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Clock Tree Layer Assignment (Leaf Routes):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/15 19:55:10   3170]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     M1                               0.000um        2.200um       1.787         0.272         0.487
[03/15 19:55:10   3170]     M2                               0.000um     1299.000um       1.599         0.282         0.451
[03/15 19:55:10   3170]     M3                           11543.845um    13178.400um       1.599         0.282         0.451
[03/15 19:55:10   3170]     M4                           12186.955um    10245.600um       1.599         0.282         0.451
[03/15 19:55:10   3170]     Preferred Layer Adherence      100.000%        94.737%          -             -             -
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Top 5 Transition Time Violating Nets (Leaf Routes)
[03/15 19:55:10   3170]     ==================================================
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: CTS_195:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um      79            15.400um         79
[03/15 19:55:10   3170]     M3                   151.205um      79           207.200um         79
[03/15 19:55:10   3170]     M4                   192.722um     124           151.200um         71
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               343.000um     282           373.000um        229
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.003ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.102ns       0.108ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.       22.317um      90.600um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.       36.294Ohm    124.875Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             62.058fF      63.559fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink: ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/CP.
[03/15 19:55:10   3170]     Post-route worst sink: ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/CP.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18bfd.
[03/15 19:55:10   3170]     Driver fanout: 78.
[03/15 19:55:10   3170]     Driver cell: CKBD12.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: psum_mem_instance/CTS_44:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um      85            21.200um         84
[03/15 19:55:10   3170]     M3                   150.525um      85           190.400um         82
[03/15 19:55:10   3170]     M4                   187.048um     126           139.800um         72
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               337.000um     296           350.000um        238
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.       28.630um      63.800um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.       49.166Ohm     89.701Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             62.255fF      61.398fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink: psum_mem_instance/memory1_reg_82_/CP.
[03/15 19:55:10   3170]     Post-route worst sink: psum_mem_instance/memory1_reg_105_/CP.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18c11.
[03/15 19:55:10   3170]     Driver fanout: 84.
[03/15 19:55:10   3170]     Driver cell: CKBD12.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: CTS_169:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um      55            11.000um         55
[03/15 19:55:10   3170]     M3                   111.370um      55           118.400um         56
[03/15 19:55:10   3170]     M4                   142.745um      83           133.600um         50
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               253.000um     193           262.000um        161
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.       17.648um      71.400um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.       34.211Ohm    103.975Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             45.355fF      44.190fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink: kmem_instance/Q_reg_6_/CP.
[03/15 19:55:10   3170]     Post-route worst sink: kmem_instance/Q_reg_6_/CP.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18beb.
[03/15 19:55:10   3170]     Driver fanout: 54.
[03/15 19:55:10   3170]     Driver cell: CKBD8.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: CTS_180:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um      41            12.200um         41
[03/15 19:55:10   3170]     M3                    75.203um      41           100.800um         39
[03/15 19:55:10   3170]     M4                   118.695um      66            91.600um         38
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               193.000um     148           203.000um        118
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.       24.808um      84.200um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.       39.005Ohm    120.908Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             34.236fF      34.426fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink: psum_mem_instance/Q_reg_138_/CP.
[03/15 19:55:10   3170]     Post-route worst sink: psum_mem_instance/memory1_reg_148_/CP.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18bf4.
[03/15 19:55:10   3170]     Driver fanout: 40.
[03/15 19:55:10   3170]     Driver cell: CKBD6.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Net: CTS_192:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/15 19:55:10   3170]                          Length        Via Count     Length        Via Count
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     M2                     0.000um      81            17.400um         80
[03/15 19:55:10   3170]     M3                   169.058um      81           162.800um         78
[03/15 19:55:10   3170]     M4                   163.947um     123           159.800um         78
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Totals               332.000um     285           338.000um        236
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Quantity             Pre-Route     Post-Route        -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/15 19:55:10   3170]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/15 19:55:10   3170]     S->WS Wire Len.       38.547um     101.400um         -             -
[03/15 19:55:10   3170]     S->WS Wire Res.       62.962Ohm    145.632Ohm        -             -
[03/15 19:55:10   3170]     Wire Cap.             61.345fF      58.567fF         -             -
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Pre-route worst sink: psum_mem_instance/memory1_reg_118_/CP.
[03/15 19:55:10   3170]     Post-route worst sink: psum_mem_instance/memory1_reg_118_/CP.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18bef.
[03/15 19:55:10   3170]     Driver fanout: 80.
[03/15 19:55:10   3170]     Driver cell: CKBD12.
[03/15 19:55:10   3170]     -------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Via Selection for Estimated Routes (rule default):
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     ----------------------------------------------------------------
[03/15 19:55:10   3170]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 19:55:10   3170]     Range                    (Ohm)    (fF)     (fs)     Only
[03/15 19:55:10   3170]     ----------------------------------------------------------------
[03/15 19:55:10   3170]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/15 19:55:10   3170]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/15 19:55:10   3170]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/15 19:55:10   3170]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/15 19:55:10   3170]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/15 19:55:10   3170]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/15 19:55:10   3170]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/15 19:55:10   3170]     ----------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Post-Route Via Usage Statistics:
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/15 19:55:10   3170]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/15 19:55:10   3170]                                                             Count                          Count                            Count                 
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       3          0%        -        -           -           -        -          -         -
[03/15 19:55:10   3170]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5016         98%       ER        93         90%        ER         -          -         -
[03/15 19:55:10   3170]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      60          1%        -         5          5%          -        -          -         -
[03/15 19:55:10   3170]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      23          0%        -         5          5%          -        -          -         -
[03/15 19:55:10   3170]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4964        100%       ER       104        100%        ER         -          -         -
[03/15 19:55:10   3170]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4761        100%       ER       222        100%        ER         -          -         -
[03/15 19:55:10   3170]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Tag Key:
[03/15 19:55:10   3170]     	E=Used for route estimates;
[03/15 19:55:10   3170]     	R=Most frequently used by router for this net type and layer transition.
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     
[03/15 19:55:10   3170]     Clock DAG stats after routing clock trees:
[03/15 19:55:10   3170]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:10   3170]       cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:55:10   3170]       gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:55:10   3170]       wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:10   3170]       wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:10   3170]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:10   3170]     Clock DAG net violations after routing clock trees:
[03/15 19:55:10   3170]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/15 19:55:10   3170]       Transition  : {count=7, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/15 19:55:10   3170]     Clock tree state after routing clock trees:
[03/15 19:55:10   3170]       clock_tree clk: worst slew is leaf(0.108),trunk(0.106),top(nil), margined worst slew is leaf(0.108),trunk(0.106),top(nil)
[03/15 19:55:11   3171]       skew_group clk/CON: insertion delay [min=0.386, max=0.422, avg=0.401, sd=0.007], skew [0.036 vs 0.057, 100% {0.386, 0.399, 0.422}] (wid=0.049 ws=0.023) (gid=0.388 gs=0.042)
[03/15 19:55:11   3171]     Clock network insertion delays are now [0.386ns, 0.422ns] average 0.401ns std.dev 0.007ns
[03/15 19:55:11   3171]     Legalizer reserving space for clock trees... 
[03/15 19:55:11   3171]     Legalizer reserving space for clock trees done.
[03/15 19:55:11   3171]     PostConditioning... 
[03/15 19:55:11   3171]       Update timing... 
[03/15 19:55:11   3171]         Updating timing graph... 
[03/15 19:55:11   3171]           
[03/15 19:55:11   3171] #################################################################################
[03/15 19:55:11   3171] # Design Stage: PreRoute
[03/15 19:55:11   3171] # Design Name: core
[03/15 19:55:11   3171] # Design Mode: 65nm
[03/15 19:55:11   3171] # Analysis Mode: MMMC Non-OCV 
[03/15 19:55:11   3171] # Parasitics Mode: No SPEF/RCDB
[03/15 19:55:11   3171] # Signoff Settings: SI Off 
[03/15 19:55:11   3171] #################################################################################
[03/15 19:55:12   3172] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:55:12   3172] Calculate delays in BcWc mode...
[03/15 19:55:12   3172] Topological Sorting (CPU = 0:00:00.1, MEM = 1539.2M, InitMEM = 1539.2M)
[03/15 19:55:15   3176] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:55:15   3176] End delay calculation. (MEM=1613.08 CPU=0:00:03.4 REAL=0:00:03.0)
[03/15 19:55:16   3176] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1613.1M) ***
[03/15 19:55:16   3176]         Updating timing graph done.
[03/15 19:55:16   3176]         Updating latch analysis... 
[03/15 19:55:16   3176]         Updating latch analysis done.
[03/15 19:55:16   3176]       Update timing done.
[03/15 19:55:16   3176]       Invalidating timing
[03/15 19:55:16   3176]       PostConditioning active optimizations:
[03/15 19:55:16   3176]        - DRV fixing with cell sizing
[03/15 19:55:16   3176]       
[03/15 19:55:16   3176]       Currently running CTS, using active skew data
[03/15 19:55:16   3176]       Rebuilding timing graph... 
[03/15 19:55:16   3176]       Rebuilding timing graph done.
[03/15 19:55:16   3176]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/15 19:55:16   3176]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:16   3176]       Rebuilding timing graph   cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:55:16   3176]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:55:16   3176]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:16   3176]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:16   3176]       Rebuilding timing graph   sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:16   3176]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/15 19:55:16   3176]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/15 19:55:16   3176]       Rebuilding timing graph   Transition  : {count=7, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/15 19:55:16   3177]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/15 19:55:17   3177]       Clock DAG stats PostConditioning initial state:
[03/15 19:55:17   3177]         cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:17   3177]         cell areas     : b=705.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=705.960um^2
[03/15 19:55:17   3177]         gate capacitance : top=0.000pF, trunk=0.389pF, leaf=4.665pF, total=5.054pF
[03/15 19:55:17   3177]         wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:17   3177]         wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:17   3177]         sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:17   3177]       Clock DAG net violations PostConditioning initial state:
[03/15 19:55:17   3177]         Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/15 19:55:17   3177]         Transition  : {count=7, worst=[0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns
[03/15 19:55:17   3177]       Recomputing CTS skew targets... 
[03/15 19:55:17   3177]         Resolving skew group constraints... 
[03/15 19:55:17   3177]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/15 19:55:17   3177]         Resolving skew group constraints done.
[03/15 19:55:17   3177]       Recomputing CTS skew targets done.
[03/15 19:55:17   3177]       Fixing DRVs... 
[03/15 19:55:17   3177]         Fixing clock tree DRVs: 
[03/15 19:55:17   3177]         Fixing clock tree DRVs: .
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ..
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ...
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% 
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% .
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% ..
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% ...
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/15 19:55:17   3177]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/15 19:55:18   3178]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/15 19:55:18   3178]         CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 8, cannot run: 1, attempted: 7, failed: 0, sized: 7
[03/15 19:55:18   3178]         
[03/15 19:55:18   3178]         PRO Statistics: Fix DRVs (cell sizing):
[03/15 19:55:18   3178]         =======================================
[03/15 19:55:18   3178]         
[03/15 19:55:18   3178]         Cell changes by Net Type:
[03/15 19:55:18   3178]         
[03/15 19:55:18   3178]         ------------------------------
[03/15 19:55:18   3178]         Net Type    Attempted    Sized
[03/15 19:55:18   3178]         ------------------------------
[03/15 19:55:18   3178]         top             0          0
[03/15 19:55:18   3178]         trunk           1          1
[03/15 19:55:18   3178]         leaf            6          6
[03/15 19:55:18   3178]         ------------------------------
[03/15 19:55:18   3178]         Total           7          7
[03/15 19:55:18   3178]         ------------------------------
[03/15 19:55:18   3178]         
[03/15 19:55:18   3178]         Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 14.400um^2
[03/15 19:55:18   3178]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/15 19:55:18   3178]         
[03/15 19:55:18   3178]         Clock DAG stats PostConditioning after DRV fixing:
[03/15 19:55:18   3178]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:18   3178]           cell areas     : b=720.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.360um^2
[03/15 19:55:18   3178]           gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.665pF, total=5.062pF
[03/15 19:55:18   3178]           wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:18   3178]           wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:18   3178]           sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:18   3178]         Clock DAG net violations PostConditioning after DRV fixing:
[03/15 19:55:18   3178]           Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/15 19:55:18   3178]         Clock tree state PostConditioning after DRV fixing:
[03/15 19:55:18   3178]           clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:55:18   3178]           skew_group clk/CON: insertion delay [min=0.380, max=0.422, avg=0.400, sd=0.006], skew [0.041 vs 0.057, 100% {0.380, 0.399, 0.422}] (wid=0.049 ws=0.023) (gid=0.378 gs=0.033)
[03/15 19:55:18   3178]         Clock network insertion delays are now [0.380ns, 0.422ns] average 0.400ns std.dev 0.006ns
[03/15 19:55:18   3178]       Fixing DRVs done.
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       Slew Diagnostics: After DRV fixing
[03/15 19:55:18   3178]       ==================================
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       Global Causes:
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       -------------------------------------
[03/15 19:55:18   3178]       Cause
[03/15 19:55:18   3178]       -------------------------------------
[03/15 19:55:18   3178]       DRV fixing with buffering is disabled
[03/15 19:55:18   3178]       -------------------------------------
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       Top 5 overslews:
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       ---------------------------------
[03/15 19:55:18   3178]       Overslew    Causes    Driving Pin
[03/15 19:55:18   3178]       ---------------------------------
[03/15 19:55:18   3178]         (empty table)
[03/15 19:55:18   3178]       ---------------------------------
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       Slew Diagnostics Counts:
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       -------------------
[03/15 19:55:18   3178]       Cause    Occurences
[03/15 19:55:18   3178]       -------------------
[03/15 19:55:18   3178]         (empty table)
[03/15 19:55:18   3178]       -------------------
[03/15 19:55:18   3178]       
[03/15 19:55:18   3178]       Reconnecting optimized routes... 
[03/15 19:55:18   3178]       Reconnecting optimized routes done.
[03/15 19:55:18   3178]       Refining placement... 
[03/15 19:55:18   3178] *
[03/15 19:55:18   3178] * Starting clock placement refinement...
[03/15 19:55:18   3178] *
[03/15 19:55:18   3178] * First pass: Refine non-clock instances...
[03/15 19:55:18   3178] *
[03/15 19:55:18   3179] #spOpts: N=65 
[03/15 19:55:19   3179] *** Starting refinePlace (0:52:59 mem=1484.1M) ***
[03/15 19:55:19   3179] Total net bbox length = 5.259e+05 (2.354e+05 2.904e+05) (ext = 2.476e+04)
[03/15 19:55:19   3179] Starting refinePlace ...
[03/15 19:55:19   3179] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:19   3179] default core: bins with density >  0.75 = 88.6 % ( 599 / 676 )
[03/15 19:55:19   3179] Density distribution unevenness ratio = 0.470%
[03/15 19:55:19   3179]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:55:19   3179] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1507.0MB) @(0:52:59 - 0:52:59).
[03/15 19:55:19   3179] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:19   3179] wireLenOptFixPriorityInst 0 inst fixed
[03/15 19:55:19   3179] Move report: legalization moves 377 insts, mean move: 3.60 um, max move: 175.80 um
[03/15 19:55:19   3179] 	Max move on inst (FILLER_49655): (467.20, 460.00) --> (448.00, 303.40)
[03/15 19:55:19   3179] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1507.0MB) @(0:52:59 - 0:53:00).
[03/15 19:55:19   3179] Move report: Detail placement moves 377 insts, mean move: 3.60 um, max move: 175.80 um
[03/15 19:55:19   3179] 	Max move on inst (FILLER_49655): (467.20, 460.00) --> (448.00, 303.40)
[03/15 19:55:19   3179] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1507.0MB
[03/15 19:55:19   3179] Statistics of distance of Instance movement in refine placement:
[03/15 19:55:19   3179]   maximum (X+Y) =        34.20 um
[03/15 19:55:19   3179]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11095_0) with max move: (467.2, 197.2) -> (467.2, 231.4)
[03/15 19:55:19   3179]   mean    (X+Y) =         3.74 um
[03/15 19:55:19   3179] Summary Report:
[03/15 19:55:19   3179] Instances move: 25 (out of 23839 movable)
[03/15 19:55:19   3179] Mean displacement: 3.74 um
[03/15 19:55:19   3179] Max displacement: 34.20 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11095_0) (467.2, 197.2) -> (467.2, 231.4)
[03/15 19:55:19   3179] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:55:19   3179] Total instances moved : 25
[03/15 19:55:19   3179] Total net bbox length = 5.259e+05 (2.354e+05 2.905e+05) (ext = 2.476e+04)
[03/15 19:55:19   3179] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1507.0MB
[03/15 19:55:19   3179] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1507.0MB) @(0:52:59 - 0:53:00).
[03/15 19:55:19   3179] *** Finished refinePlace (0:53:00 mem=1507.0M) ***
[03/15 19:55:19   3179] *
[03/15 19:55:19   3179] * Second pass: Refine clock instances...
[03/15 19:55:19   3179] *
[03/15 19:55:19   3180] #spOpts: N=65 mergeVia=F 
[03/15 19:55:20   3180] *** Starting refinePlace (0:53:00 mem=1507.0M) ***
[03/15 19:55:20   3180] Total net bbox length = 5.259e+05 (2.354e+05 2.905e+05) (ext = 2.476e+04)
[03/15 19:55:20   3180] Starting refinePlace ...
[03/15 19:55:20   3180] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:20   3180] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 19:55:20   3180] Density distribution unevenness ratio = 0.194%
[03/15 19:55:20   3180]   Spread Effort: high, standalone mode, useDDP on.
[03/15 19:55:20   3180] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1507.0MB) @(0:53:00 - 0:53:01).
[03/15 19:55:20   3180] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:20   3180] wireLenOptFixPriorityInst 5024 inst fixed
[03/15 19:55:20   3180] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:20   3180] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1507.0MB) @(0:53:01 - 0:53:01).
[03/15 19:55:20   3180] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:20   3180] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1507.0MB
[03/15 19:55:20   3181] Statistics of distance of Instance movement in refine placement:
[03/15 19:55:20   3181]   maximum (X+Y) =         0.00 um
[03/15 19:55:20   3181]   mean    (X+Y) =         0.00 um
[03/15 19:55:20   3181] Summary Report:
[03/15 19:55:20   3181] Instances move: 0 (out of 28956 movable)
[03/15 19:55:20   3181] Mean displacement: 0.00 um
[03/15 19:55:20   3181] Max displacement: 0.00 um 
[03/15 19:55:20   3181] Total instances moved : 0
[03/15 19:55:20   3181] Total net bbox length = 5.259e+05 (2.354e+05 2.905e+05) (ext = 2.476e+04)
[03/15 19:55:20   3181] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1507.0MB
[03/15 19:55:20   3181] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1507.0MB) @(0:53:00 - 0:53:01).
[03/15 19:55:20   3181] *** Finished refinePlace (0:53:01 mem=1507.0M) ***
[03/15 19:55:20   3181] *
[03/15 19:55:20   3181] * No clock instances moved during refinement.
[03/15 19:55:20   3181] *
[03/15 19:55:20   3181] * Finished with clock placement refinement.
[03/15 19:55:20   3181] *
[03/15 19:55:20   3181] #spOpts: N=65 
[03/15 19:55:21   3181] 
[03/15 19:55:21   3181]       Refining placement done.
[03/15 19:55:21   3181]       Set dirty flag on 154 insts, 22 nets
[03/15 19:55:21   3181]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=82150 and nets=35072 using extraction engine 'preRoute' .
[03/15 19:55:21   3181] PreRoute RC Extraction called for design core.
[03/15 19:55:21   3181] RC Extraction called in multi-corner(2) mode.
[03/15 19:55:21   3181] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:55:21   3181] RCMode: PreRoute
[03/15 19:55:21   3181]       RC Corner Indexes            0       1   
[03/15 19:55:21   3181] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:55:21   3181] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:21   3181] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:21   3181] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:55:21   3181] Shrink Factor                : 1.00000
[03/15 19:55:21   3181] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:55:21   3181] Using capacitance table file ...
[03/15 19:55:21   3181] Updating RC grid for preRoute extraction ...
[03/15 19:55:21   3181] Initializing multi-corner capacitance tables ... 
[03/15 19:55:21   3181] Initializing multi-corner resistance tables ...
[03/15 19:55:21   3181] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1484.551M)
[03/15 19:55:21   3181] 
[03/15 19:55:21   3181]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 19:55:21   3181]       Rebuilding timing graph... 
[03/15 19:55:22   3182]       Rebuilding timing graph done.
[03/15 19:55:22   3183]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/15 19:55:22   3183]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:22   3183]       Rebuilding timing graph   cell areas     : b=720.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.360um^2
[03/15 19:55:22   3183]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.665pF, total=5.062pF
[03/15 19:55:22   3183]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:22   3183]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:22   3183]       Rebuilding timing graph   sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:22   3183]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/15 19:55:22   3183]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/15 19:55:22   3183]     PostConditioning done.
[03/15 19:55:22   3183] Net route status summary:
[03/15 19:55:22   3183]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[03/15 19:55:22   3183]   Non-clock: 30804 (unrouted=0, trialRouted=30804, noStatus=0, routed=0, fixed=0)
[03/15 19:55:22   3183] (Not counting 4174 nets with <2 term connections)
[03/15 19:55:22   3183]     Clock DAG stats after post-conditioning:
[03/15 19:55:22   3183]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:22   3183]       cell areas     : b=720.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.360um^2
[03/15 19:55:22   3183]       gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.665pF, total=5.062pF
[03/15 19:55:22   3183]       wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:22   3183]       wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:22   3183]       sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:22   3183]     Clock DAG net violations after post-conditioning:
[03/15 19:55:22   3183]       Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/15 19:55:22   3183]     Clock tree state after post-conditioning:
[03/15 19:55:22   3183]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:55:23   3183]       skew_group clk/CON: insertion delay [min=0.380, max=0.422, avg=0.400, sd=0.006], skew [0.041 vs 0.057, 100% {0.380, 0.399, 0.422}] (wid=0.049 ws=0.023) (gid=0.378 gs=0.033)
[03/15 19:55:23   3183]     Clock network insertion delays are now [0.380ns, 0.422ns] average 0.400ns std.dev 0.006ns
[03/15 19:55:23   3183]   Updating netlist done.
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock DAG stats at end of CTS:
[03/15 19:55:23   3183]   ==============================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   -------------------------------
[03/15 19:55:23   3183]   Cell type      Count    Area
[03/15 19:55:23   3183]   -------------------------------
[03/15 19:55:23   3183]   Buffers         93      720.360
[03/15 19:55:23   3183]   Inverters        0        0.000
[03/15 19:55:23   3183]   Clock Gates      0        0.000
[03/15 19:55:23   3183]   Clock Logic      0        0.000
[03/15 19:55:23   3183]   All             93      720.360
[03/15 19:55:23   3183]   -------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock DAG wire lengths at end of CTS:
[03/15 19:55:23   3183]   =====================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   --------------------
[03/15 19:55:23   3183]   Type     Wire Length
[03/15 19:55:23   3183]   --------------------
[03/15 19:55:23   3183]   Top           0.000
[03/15 19:55:23   3183]   Trunk      3893.400
[03/15 19:55:23   3183]   Leaf      24725.200
[03/15 19:55:23   3183]   Total     28618.600
[03/15 19:55:23   3183]   --------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock DAG capacitances at end of CTS:
[03/15 19:55:23   3183]   =====================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   --------------------------------
[03/15 19:55:23   3183]   Type     Gate     Wire     Total
[03/15 19:55:23   3183]   --------------------------------
[03/15 19:55:23   3183]   Top      0.000    0.000    0.000
[03/15 19:55:23   3183]   Trunk    0.397    0.594    0.991
[03/15 19:55:23   3183]   Leaf     4.665    4.234    8.899
[03/15 19:55:23   3183]   Total    5.062    4.828    9.890
[03/15 19:55:23   3183]   --------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock DAG sink capacitances at end of CTS:
[03/15 19:55:23   3183]   ==========================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   --------------------------------------------------------
[03/15 19:55:23   3183]   Count    Total    Average    Std. Dev.    Min      Max
[03/15 19:55:23   3183]   --------------------------------------------------------
[03/15 19:55:23   3183]   5024     4.664     0.001       0.000      0.001    0.001
[03/15 19:55:23   3183]   --------------------------------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock DAG net violations at end of CTS:
[03/15 19:55:23   3183]   =======================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   --------------------------------------------------------------------------
[03/15 19:55:23   3183]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[03/15 19:55:23   3183]   --------------------------------------------------------------------------
[03/15 19:55:23   3183]   Capacitance    pF         1       0.001       0.000      [0.001]
[03/15 19:55:23   3183]   --------------------------------------------------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock tree summary at end of CTS:
[03/15 19:55:23   3183]   =================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   -----------------------------------------------------
[03/15 19:55:23   3183]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/15 19:55:23   3183]   -----------------------------------------------------
[03/15 19:55:23   3183]   clock_tree clk         0.102               0.105
[03/15 19:55:23   3183]   -----------------------------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Skew group summary at end of CTS:
[03/15 19:55:23   3183]   =================================
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:23   3183]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/15 19:55:23   3183]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:23   3183]   WC:setup.late    clk/CON       0.380     0.422     0.041       0.057         0.023           0.015           0.400        0.006     100% {0.380, 0.399, 0.422}
[03/15 19:55:23   3183]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Clock network insertion delays are now [0.380ns, 0.422ns] average 0.400ns std.dev 0.006ns
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183]   Found a total of 0 clock tree pins with a slew violation.
[03/15 19:55:23   3183]   
[03/15 19:55:23   3183] Synthesizing clock trees done.
[03/15 19:55:23   3183] Connecting clock gate test enables... 
[03/15 19:55:23   3183] Connecting clock gate test enables done.
[03/15 19:55:23   3183] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 19:55:23   3183]  * CCOpt property update_io_latency is false
[03/15 19:55:23   3183] 
[03/15 19:55:23   3183] Setting all clocks to propagated mode.
[03/15 19:55:23   3183] Resetting all latency settings from fanout cone of clock 'clk'
[03/15 19:55:23   3183] Resetting all latency settings from fanout cone of clock 'clk'
[03/15 19:55:24   3184] Clock DAG stats after update timingGraph:
[03/15 19:55:24   3184]   cell counts    : b=93, i=0, cg=0, l=0, total=93
[03/15 19:55:24   3184]   cell areas     : b=720.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=720.360um^2
[03/15 19:55:24   3184]   gate capacitance : top=0.000pF, trunk=0.397pF, leaf=4.665pF, total=5.062pF
[03/15 19:55:24   3184]   wire capacitance : top=0.000pF, trunk=0.594pF, leaf=4.234pF, total=4.828pF
[03/15 19:55:24   3184]   wire lengths   : top=0.000um, trunk=3893.400um, leaf=24725.200um, total=28618.600um
[03/15 19:55:24   3184]   sink capacitance : count=5024, total=4.664pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 19:55:24   3184] Clock DAG net violations after update timingGraph:
[03/15 19:55:24   3184]   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/15 19:55:24   3184] Clock tree state after update timingGraph:
[03/15 19:55:24   3184]   clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/15 19:55:24   3184]   skew_group clk/CON: insertion delay [min=0.380, max=0.422, avg=0.400, sd=0.006], skew [0.041 vs 0.057, 100% {0.380, 0.399, 0.422}] (wid=0.049 ws=0.023) (gid=0.378 gs=0.033)
[03/15 19:55:24   3184] Clock network insertion delays are now [0.380ns, 0.422ns] average 0.400ns std.dev 0.006ns
[03/15 19:55:24   3184] Logging CTS constraint violations... 
[03/15 19:55:24   3184]   Clock tree clk has 1 max_capacitance violation.
[03/15 19:55:24   3184] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,55.000), in power domain auto-default. Achieved capacitance of 0.086pF.
[03/15 19:55:24   3184] Type 'man IMPCCOPT-1033' for more detail.
[03/15 19:55:24   3184] Logging CTS constraint violations done.
[03/15 19:55:24   3184] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 19:55:24   3184] Synthesizing clock trees with CCOpt done.
[03/15 19:55:24   3184] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 19:55:24   3184] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 19:55:24   3184] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 19:55:24   3184] -setupDynamicPowerViewAsDefaultView false
[03/15 19:55:24   3184]                                            # bool, default=false, private
[03/15 19:55:24   3184] #spOpts: N=65 
[03/15 19:55:25   3185] #spOpts: N=65 mergeVia=F 
[03/15 19:55:25   3185] GigaOpt running with 1 threads.
[03/15 19:55:25   3185] Info: 1 threads available for lower-level modules during optimization.
[03/15 19:55:25   3185] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 19:55:25   3185] 	Cell FILL1_LL, site bcore.
[03/15 19:55:25   3185] 	Cell FILL_NW_HH, site bcore.
[03/15 19:55:25   3185] 	Cell FILL_NW_LL, site bcore.
[03/15 19:55:25   3185] 	Cell GFILL, site gacore.
[03/15 19:55:25   3185] 	Cell GFILL10, site gacore.
[03/15 19:55:25   3185] 	Cell GFILL2, site gacore.
[03/15 19:55:25   3185] 	Cell GFILL3, site gacore.
[03/15 19:55:25   3185] 	Cell GFILL4, site gacore.
[03/15 19:55:25   3185] 	Cell LVLLHCD1, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHCD2, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHCD4, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHCD8, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHD1, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHD2, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHD4, site bcore.
[03/15 19:55:25   3185] 	Cell LVLLHD8, site bcore.
[03/15 19:55:25   3185] .
[03/15 19:55:26   3186] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1475.9M, totSessionCpu=0:53:07 **
[03/15 19:55:26   3186] *** optDesign -postCTS ***
[03/15 19:55:26   3186] DRC Margin: user margin 0.0; extra margin 0.2
[03/15 19:55:26   3186] Hold Target Slack: user slack 0
[03/15 19:55:26   3186] Setup Target Slack: user slack 0; extra slack 0.1
[03/15 19:55:26   3186] setUsefulSkewMode -noEcoRoute
[03/15 19:55:26   3186] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 19:55:26   3186] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 19:55:26   3186] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 19:55:26   3186] -setupDynamicPowerViewAsDefaultView false
[03/15 19:55:26   3186]                                            # bool, default=false, private
[03/15 19:55:26   3186] Start to check current routing status for nets...
[03/15 19:55:26   3186] Using hname+ instead name for net compare
[03/15 19:55:26   3187] All nets are already routed correctly.
[03/15 19:55:26   3187] End to check current routing status for nets (mem=1475.9M)
[03/15 19:55:26   3187] ** Profile ** Start :  cpu=0:00:00.0, mem=1475.9M
[03/15 19:55:27   3187] ** Profile ** Other data :  cpu=0:00:00.1, mem=1475.9M
[03/15 19:55:27   3187] #################################################################################
[03/15 19:55:27   3187] # Design Stage: PreRoute
[03/15 19:55:27   3187] # Design Name: core
[03/15 19:55:27   3187] # Design Mode: 65nm
[03/15 19:55:27   3187] # Analysis Mode: MMMC Non-OCV 
[03/15 19:55:27   3187] # Parasitics Mode: No SPEF/RCDB
[03/15 19:55:27   3187] # Signoff Settings: SI Off 
[03/15 19:55:27   3187] #################################################################################
[03/15 19:55:27   3187] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:55:27   3187] Calculate delays in BcWc mode...
[03/15 19:55:27   3187] Topological Sorting (CPU = 0:00:00.1, MEM = 1478.3M, InitMEM = 1473.9M)
[03/15 19:55:31   3191] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 19:55:31   3191] End delay calculation. (MEM=1552.23 CPU=0:00:03.5 REAL=0:00:04.0)
[03/15 19:55:31   3191] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1552.2M) ***
[03/15 19:55:31   3191] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:53:12 mem=1552.2M)
[03/15 19:55:31   3191] ** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1552.2M
[03/15 19:55:32   3192] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1552.2M
[03/15 19:55:32   3192] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.694  |
|           TNS (ns):|-617.213 |
|    Violating Paths:|  1213   |
|          All Paths:|  9176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.077%
       (98.587% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1552.2M
[03/15 19:55:32   3192] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1491.7M, totSessionCpu=0:53:12 **
[03/15 19:55:32   3192] ** INFO : this run is activating low effort ccoptDesign flow
[03/15 19:55:32   3192] PhyDesignGrid: maxLocalDensity 0.98
[03/15 19:55:32   3192] #spOpts: N=65 mergeVia=F 
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192] Type 'man IMPOPT-3663' for more detail.
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192] Power view               = WC_VIEW
[03/15 19:55:32   3192] Number of VT partitions  = 2
[03/15 19:55:32   3192] Standard cells in design = 811
[03/15 19:55:32   3192] Instances in design      = 28956
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192] Instance distribution across the VT partitions:
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192]  LVT : inst = 14058 (48.5%), cells = 335 (41%)
[03/15 19:55:32   3192]    Lib tcbn65gpluswc        : inst = 14058 (48.5%)
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192]  HVT : inst = 14898 (51.5%), cells = 457 (56%)
[03/15 19:55:32   3192]    Lib tcbn65gpluswc        : inst = 14898 (51.5%)
[03/15 19:55:32   3192] 
[03/15 19:55:32   3192] Reporting took 0 sec
[03/15 19:55:33   3193] *** Starting optimizing excluded clock nets MEM= 1491.7M) ***
[03/15 19:55:33   3193] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1491.7M) ***
[03/15 19:55:33   3193] *** Starting optimizing excluded clock nets MEM= 1491.7M) ***
[03/15 19:55:33   3193] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1491.7M) ***
[03/15 19:55:33   3193] Include MVT Delays for Hold Opt
[03/15 19:55:34   3194] *** Timing NOT met, worst failing slack is -0.694
[03/15 19:55:34   3194] *** Check timing (0:00:00.0)
[03/15 19:55:34   3194] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:55:34   3194] optDesignOneStep: Leakage Power Flow
[03/15 19:55:34   3194] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:55:34   3194] Begin: GigaOpt Optimization in TNS mode
[03/15 19:55:34   3194] Info: 94 nets with fixed/cover wires excluded.
[03/15 19:55:34   3194] Info: 94 clock nets excluded from IPO operation.
[03/15 19:55:34   3194] PhyDesignGrid: maxLocalDensity 0.95
[03/15 19:55:34   3194] #spOpts: N=65 
[03/15 19:55:38   3198] *info: 94 clock nets excluded
[03/15 19:55:38   3198] *info: 2 special nets excluded.
[03/15 19:55:38   3198] *info: 150 no-driver nets excluded.
[03/15 19:55:38   3198] *info: 94 nets with fixed/cover wires excluded.
[03/15 19:55:39   3199] Effort level <high> specified for reg2reg path_group
[03/15 19:55:41   3201] ** GigaOpt Optimizer WNS Slack -0.694 TNS Slack -617.212 Density 98.59
[03/15 19:55:41   3201] Optimizer TNS Opt
[03/15 19:55:41   3201] Active Path Group: reg2reg  
[03/15 19:55:41   3201] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:55:41   3201] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:55:41   3201] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:55:41   3201] |  -0.694|   -0.694|-617.212| -617.212|    98.59%|   0:00:00.0| 1672.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/15 19:55:45   3206] |  -0.692|   -0.692|-616.919| -616.919|    98.58%|   0:00:04.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 19:55:46   3206] |  -0.692|   -0.692|-616.767| -616.767|    98.58%|   0:00:01.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
[03/15 19:55:47   3208] |  -0.692|   -0.692|-616.767| -616.767|    98.58%|   0:00:01.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_7_/D    |
[03/15 19:55:48   3208] |  -0.692|   -0.692|-616.719| -616.719|    98.58%|   0:00:01.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/15 19:55:48   3209] |  -0.692|   -0.692|-616.719| -616.719|    98.58%|   0:00:00.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/D    |
[03/15 19:55:49   3209] |  -0.692|   -0.692|-616.719| -616.719|    98.58%|   0:00:01.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/15 19:55:49   3209] |  -0.692|   -0.692|-616.122| -616.122|    98.58%|   0:00:00.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
[03/15 19:55:49   3210] |  -0.692|   -0.692|-615.973| -615.973|    98.58%|   0:00:00.0| 1679.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_2_/D    |
[03/15 19:55:50   3211] |  -0.692|   -0.692|-615.973| -615.973|    98.58%|   0:00:01.0| 1699.1M|   WC_VIEW|  reg2reg| psum_mem_instance/memory2_reg_5_/D                 |
[03/15 19:55:50   3211] |  -0.692|   -0.692|-615.973| -615.973|    98.58%|   0:00:00.0| 1699.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/15 19:55:50   3211] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:55:50   3211] 
[03/15 19:55:50   3211] *** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:09.0 mem=1699.1M) ***
[03/15 19:55:50   3211] 
[03/15 19:55:50   3211] *** Finished Optimize Step Cumulative (cpu=0:00:09.5 real=0:00:09.0 mem=1699.1M) ***
[03/15 19:55:51   3211] ** GigaOpt Optimizer WNS Slack -0.692 TNS Slack -615.973 Density 98.58
[03/15 19:55:51   3211] *** Starting refinePlace (0:53:32 mem=1715.1M) ***
[03/15 19:55:51   3211] Total net bbox length = 5.259e+05 (2.354e+05 2.905e+05) (ext = 2.476e+04)
[03/15 19:55:51   3211] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:55:51   3211] Density distribution unevenness ratio = 0.376%
[03/15 19:55:51   3211] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1715.1MB) @(0:53:32 - 0:53:32).
[03/15 19:55:51   3211] Starting refinePlace ...
[03/15 19:55:51   3211] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:51   3211] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 19:55:51   3211] Density distribution unevenness ratio = 0.361%
[03/15 19:55:51   3211]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:55:51   3211] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1722.6MB) @(0:53:32 - 0:53:32).
[03/15 19:55:51   3211] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:51   3211] wireLenOptFixPriorityInst 5024 inst fixed
[03/15 19:55:52   3212] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:52   3212] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1722.6MB) @(0:53:32 - 0:53:32).
[03/15 19:55:52   3212] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:55:52   3212] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1722.6MB
[03/15 19:55:52   3212] Statistics of distance of Instance movement in refine placement:
[03/15 19:55:52   3212]   maximum (X+Y) =         0.00 um
[03/15 19:55:52   3212]   mean    (X+Y) =         0.00 um
[03/15 19:55:52   3212] Summary Report:
[03/15 19:55:52   3212] Instances move: 0 (out of 28859 movable)
[03/15 19:55:52   3212] Mean displacement: 0.00 um
[03/15 19:55:52   3212] Max displacement: 0.00 um 
[03/15 19:55:52   3212] Total instances moved : 0
[03/15 19:55:52   3212] Total net bbox length = 5.259e+05 (2.354e+05 2.905e+05) (ext = 2.476e+04)
[03/15 19:55:52   3212] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1722.6MB
[03/15 19:55:52   3212] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1722.6MB) @(0:53:32 - 0:53:32).
[03/15 19:55:52   3212] *** Finished refinePlace (0:53:32 mem=1722.6M) ***
[03/15 19:55:52   3212] Finished re-routing un-routed nets (0:00:00.0 1722.6M)
[03/15 19:55:52   3212] 
[03/15 19:55:52   3212] 
[03/15 19:55:52   3212] Density : 0.9858
[03/15 19:55:52   3212] Max route overflow : 0.0014
[03/15 19:55:52   3212] 
[03/15 19:55:52   3212] 
[03/15 19:55:52   3212] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1722.6M) ***
[03/15 19:55:52   3212] ** GigaOpt Optimizer WNS Slack -0.692 TNS Slack -615.823 Density 98.58
[03/15 19:55:52   3213] 
[03/15 19:55:52   3213] *** Finish post-CTS Setup Fixing (cpu=0:00:13.3 real=0:00:13.0 mem=1722.6M) ***
[03/15 19:55:52   3213] 
[03/15 19:55:52   3213] End: GigaOpt Optimization in TNS mode
[03/15 19:55:52   3213] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:55:52   3213] optDesignOneStep: Leakage Power Flow
[03/15 19:55:52   3213] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:55:52   3213] Begin: GigaOpt Optimization in WNS mode
[03/15 19:55:52   3213] Info: 94 nets with fixed/cover wires excluded.
[03/15 19:55:52   3213] Info: 94 clock nets excluded from IPO operation.
[03/15 19:55:52   3213] PhyDesignGrid: maxLocalDensity 1.00
[03/15 19:55:52   3213] #spOpts: N=65 
[03/15 19:55:56   3216] *info: 94 clock nets excluded
[03/15 19:55:56   3216] *info: 2 special nets excluded.
[03/15 19:55:56   3216] *info: 150 no-driver nets excluded.
[03/15 19:55:56   3216] *info: 94 nets with fixed/cover wires excluded.
[03/15 19:55:57   3217] ** GigaOpt Optimizer WNS Slack -0.692 TNS Slack -615.823 Density 98.58
[03/15 19:55:57   3217] Optimizer WNS Pass 0
[03/15 19:55:57   3217] Active Path Group: reg2reg  
[03/15 19:55:57   3217] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:55:57   3217] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:55:57   3217] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:55:57   3217] |  -0.692|   -0.692|-615.823| -615.823|    98.58%|   0:00:00.0| 1678.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/15 19:55:58   3218] |  -0.683|   -0.683|-614.642| -614.642|    98.58%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
[03/15 19:55:59   3220] |  -0.678|   -0.678|-613.961| -613.961|    98.58%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_14_/D   |
[03/15 19:56:03   3224] |  -0.678|   -0.678|-612.857| -612.857|    98.58%|   0:00:04.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 19:56:04   3224] |  -0.677|   -0.677|-612.612| -612.612|    98.57%|   0:00:01.0| 1682.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/15 19:56:11   3231] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:11   3231] **INFO: Starting Blocking QThread with 1 CPU
[03/15 19:56:11   3231]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 19:56:11   3231] #################################################################################
[03/15 19:56:11   3231] # Design Stage: PreRoute
[03/15 19:56:11   3231] # Design Name: core
[03/15 19:56:11   3231] # Design Mode: 65nm
[03/15 19:56:11   3231] # Analysis Mode: MMMC Non-OCV 
[03/15 19:56:11   3231] # Parasitics Mode: No SPEF/RCDB
[03/15 19:56:11   3231] # Signoff Settings: SI Off 
[03/15 19:56:11   3231] #################################################################################
[03/15 19:56:11   3231] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:56:11   3231] Calculate delays in BcWc mode...
[03/15 19:56:11   3231] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 19:56:11   3231] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 19:56:11   3231] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 19:56:11   3231] End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[03/15 19:56:11   3231] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[03/15 19:56:11   3231] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.015 } { 0 } { 6326 } } } }
[03/15 19:56:17   3236]  
_______________________________________________________________________
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3043_CTS_221 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3044_CTS_222 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3045_CTS_192 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3046_CTS_221 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3047_CTS_206 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3048_CTS_205 (CKBD1)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3049_CTS_204 (CKBD1)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3050_CTS_189 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3051_CTS_186 (CKBD1)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3052_CTS_189 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3053_CTS_186 (CKBD1)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3054_CTS_211 (CKBD8)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3055_CTS_210 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3056_CTS_209 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3057_CTS_211 (CKBD8)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3058_CTS_206 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3059_CTS_207 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3060_CTS_195 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/FE_USKC3061_CTS_4 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3062_CTS_192 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3063_CTS_4 (CKBD8)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3064_CTS_208 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3065_CTS_210 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3066_CTS_201 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3067_CTS_176 (CKBD6)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3068_CTS_184 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3069_CTS_13 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3070_CTS_196 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3071_CTS_200 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3072_CTS_183 (CKBD8)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3073_CTS_181 (BUFFD12)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3074_CTS_188 (CKBD8)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3075_CTS_185 (CKBD6)
[03/15 19:56:23   3242] skewClock has inserted FE_USKC3076_CTS_209 (CKBD16)
[03/15 19:56:23   3242] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3077_CTS_14 (CKBD4)
[03/15 19:56:23   3242] skewClock sized 0 and inserted 35 insts
[03/15 19:56:24   3244] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:24   3244] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:56:24   3244] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:25   3244] |  -0.586|   -0.586|-499.199| -501.100|    98.57%|   0:00:21.0| 1721.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
[03/15 19:56:27   3246] |  -0.582|   -0.582|-498.938| -500.839|    98.57%|   0:00:02.0| 1721.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
[03/15 19:56:28   3248] |  -0.582|   -0.582|-498.571| -500.473|    98.57%|   0:00:01.0| 1721.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
[03/15 19:56:33   3252] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:38   3258] skewClock has sized ofifo_inst/CTS_ccl_BUF_clk_G0_L4_50 (CKBD3)
[03/15 19:56:38   3258] skewClock has sized CTS_ccl_BUF_clk_G0_L4_45 (CKBD3)
[03/15 19:56:38   3258] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3078_CTS_215 (CKBD1)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3079_CTS_221 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3080_CTS_221 (BUFFD6)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3081_CTS_221 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3082_CTS_220 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3083_CTS_186 (CKBD1)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3084_CTS_189 (BUFFD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3085_CTS_189 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3086_CTS_189 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3087_CTS_186 (CKBD1)
[03/15 19:56:38   3258] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3088_CTS_186 (CKBD1)
[03/15 19:56:38   3258] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3089_CTS_186 (CKBD1)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3090_CTS_211 (BUFFD4)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3091_CTS_211 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3092_CTS_211 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted mac_array_instance/FE_USKC3093_CTS_43 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3094_CTS_195 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3095_CTS_207 (CKBD16)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3096_CTS_195 (CKBD16)
[03/15 19:56:38   3258] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3097_CTS_15 (CKBD16)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3098_CTS_206 (BUFFD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3099_CTS_206 (CKBD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3100_CTS_206 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3101_CTS_192 (BUFFD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3102_CTS_192 (BUFFD8)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3103_CTS_192 (CKBD16)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3104_CTS_208 (BUFFD6)
[03/15 19:56:38   3258] skewClock has inserted FE_USKC3105_CTS_208 (BUFFD12)
[03/15 19:56:38   3258] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3106_CTS_13 (BUFFD6)
[03/15 19:56:38   3258] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3107_CTS_13 (BUFFD12)
[03/15 19:56:38   3258] skewClock sized 2 and inserted 30 insts
[03/15 19:56:39   3259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:39   3259] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:56:39   3259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:42   3261] |  -0.460|   -0.460|-460.869| -494.998|    98.57%|   0:00:14.0| 1736.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/15 19:56:43   3262] |  -0.460|   -0.460|-460.850| -494.978|    98.56%|   0:00:01.0| 1736.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/15 19:56:43   3262] |  -0.460|   -0.460|-460.850| -494.978|    98.56%|   0:00:00.0| 1736.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/D   |
[03/15 19:56:43   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:43   3262] 
[03/15 19:56:43   3262] *** Finish Core Optimize Step (cpu=0:00:44.9 real=0:00:46.0 mem=1736.8M) ***
[03/15 19:56:43   3262] Active Path Group: default 
[03/15 19:56:43   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:43   3262] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:56:43   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:43   3262] |  -0.348|   -0.460| -34.129| -494.978|    98.56%|   0:00:00.0| 1736.8M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:56:43   3262] |  -0.348|   -0.460| -34.129| -494.978|    98.56%|   0:00:00.0| 1736.8M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:56:43   3262] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:56:43   3262] 
[03/15 19:56:43   3262] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1736.8M) ***
[03/15 19:56:43   3263] 
[03/15 19:56:43   3263] *** Finished Optimize Step Cumulative (cpu=0:00:45.2 real=0:00:46.0 mem=1736.8M) ***
[03/15 19:56:43   3263] ** GigaOpt Optimizer WNS Slack -0.460 TNS Slack -494.978 Density 98.56
[03/15 19:56:44   3263] *** Starting refinePlace (0:54:23 mem=1752.8M) ***
[03/15 19:56:44   3263] Total net bbox length = 5.278e+05 (2.364e+05 2.914e+05) (ext = 2.476e+04)
[03/15 19:56:44   3263] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:56:44   3263] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:56:44   3263] Density distribution unevenness ratio = 0.431%
[03/15 19:56:44   3263] RPlace IncrNP: Rollback Lev = -3
[03/15 19:56:44   3263] RPlace: Density =1.128889, incremental np is triggered.
[03/15 19:56:44   3263] nrCritNet: 1.96% ( 605 / 30942 ) cutoffSlk: -458.3ps stdDelay: 14.2ps
[03/15 19:56:58   3278] default core: bins with density >  0.75 = 99.7 % ( 674 / 676 )
[03/15 19:56:58   3278] Density distribution unevenness ratio = 2.422%
[03/15 19:56:58   3278] RPlace postIncrNP: Density = 1.128889 -> 1.223333.
[03/15 19:56:58   3278] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:56:58   3278] [1.10+      ] :	 1 (0.15%) -> 31 (4.59%)
[03/15 19:56:58   3278] [1.05 - 1.10] :	 5 (0.74%) -> 59 (8.73%)
[03/15 19:56:58   3278] [1.00 - 1.05] :	 15 (2.22%) -> 158 (23.37%)
[03/15 19:56:58   3278] [0.95 - 1.00] :	 650 (96.15%) -> 248 (36.69%)
[03/15 19:56:58   3278] [0.90 - 0.95] :	 5 (0.74%) -> 107 (15.83%)
[03/15 19:56:58   3278] [0.85 - 0.90] :	 0 (0.00%) -> 51 (7.54%)
[03/15 19:56:58   3278] [0.80 - 0.85] :	 0 (0.00%) -> 16 (2.37%)
[03/15 19:56:58   3278] [CPU] RefinePlace/IncrNP (cpu=0:00:14.6, real=0:00:14.0, mem=1793.3MB) @(0:54:23 - 0:54:38).
[03/15 19:56:58   3278] Move report: incrNP moves 80560 insts, mean move: 4.17 um, max move: 85.80 um
[03/15 19:56:58   3278] 	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/FE_USKC3089_CTS_186): (262.00, 130.60) --> (331.60, 146.80)
[03/15 19:56:58   3278] Move report: Timing Driven Placement moves 80560 insts, mean move: 4.17 um, max move: 85.80 um
[03/15 19:56:58   3278] 	Max move on inst (ofifo_inst/col_idx_6__fifo_instance/FE_USKC3089_CTS_186): (262.00, 130.60) --> (331.60, 146.80)
[03/15 19:56:58   3278] 	Runtime: CPU: 0:00:14.6 REAL: 0:00:14.0 MEM: 1793.3MB
[03/15 19:56:58   3278] Starting refinePlace ...
[03/15 19:56:58   3278] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:56:59   3278] default core: bins with density >  0.75 = 92.3 % ( 624 / 676 )
[03/15 19:56:59   3278] Density distribution unevenness ratio = 2.425%
[03/15 19:57:01   3280]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:57:01   3280] [CPU] RefinePlace/preRPlace (cpu=0:00:02.9, real=0:00:03.0, mem=1793.3MB) @(0:54:38 - 0:54:41).
[03/15 19:57:01   3280] Move report: preRPlace moves 74070 insts, mean move: 2.47 um, max move: 43.20 um
[03/15 19:57:01   3280] 	Max move on inst (FILLER_37650): (466.40, 292.60) --> (466.40, 335.80)
[03/15 19:57:01   3280] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/15 19:57:01   3280] Move report: Detail placement moves 74070 insts, mean move: 2.47 um, max move: 43.20 um
[03/15 19:57:01   3280] 	Max move on inst (FILLER_37650): (466.40, 292.60) --> (466.40, 335.80)
[03/15 19:57:01   3280] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1793.3MB
[03/15 19:57:01   3280] Statistics of distance of Instance movement in refine placement:
[03/15 19:57:01   3280]   maximum (X+Y) =        87.80 um
[03/15 19:57:01   3280]   inst (FE_USKC3070_CTS_196) with max move: (378.8, 299.8) -> (328.8, 262)
[03/15 19:57:01   3280]   mean    (X+Y) =         5.44 um
[03/15 19:57:01   3280] Total instances flipped for legalization: 114
[03/15 19:57:01   3280] Summary Report:
[03/15 19:57:01   3280] Instances move: 28698 (out of 28909 movable)
[03/15 19:57:01   3280] Mean displacement: 5.44 um
[03/15 19:57:01   3280] Max displacement: 87.80 um (Instance: FE_USKC3070_CTS_196) (378.8, 299.8) -> (328.8, 262)
[03/15 19:57:01   3280] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[03/15 19:57:01   3280] Total instances moved : 28698
[03/15 19:57:01   3280] Total net bbox length = 5.174e+05 (2.452e+05 2.722e+05) (ext = 2.557e+04)
[03/15 19:57:01   3280] Runtime: CPU: 0:00:17.6 REAL: 0:00:17.0 MEM: 1793.3MB
[03/15 19:57:01   3280] [CPU] RefinePlace/total (cpu=0:00:17.6, real=0:00:17.0, mem=1793.3MB) @(0:54:23 - 0:54:41).
[03/15 19:57:01   3280] *** Finished refinePlace (0:54:41 mem=1793.3M) ***
[03/15 19:57:02   3281] Finished re-routing un-routed nets (0:00:00.1 1793.3M)
[03/15 19:57:02   3281] 
[03/15 19:57:03   3282] 
[03/15 19:57:03   3282] Density : 0.9876
[03/15 19:57:03   3282] Max route overflow : 0.0014
[03/15 19:57:03   3282] 
[03/15 19:57:03   3282] 
[03/15 19:57:03   3282] *** Finish Physical Update (cpu=0:00:19.6 real=0:00:20.0 mem=1793.3M) ***
[03/15 19:57:03   3283] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -500.632 Density 98.76
[03/15 19:57:03   3283] Skipped Place ECO bump recovery (WNS opt)
[03/15 19:57:03   3283] Optimizer WNS Pass 1
[03/15 19:57:04   3283] Active Path Group: reg2reg  
[03/15 19:57:04   3283] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:04   3283] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:04   3283] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:04   3283] |  -0.495|   -0.495|-466.423| -500.632|    98.76%|   0:00:00.0| 1793.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_19_/D   |
[03/15 19:57:04   3283] |  -0.459|   -0.459|-465.010| -499.219|    98.76%|   0:00:00.0| 1793.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 19:57:05   3284] |  -0.455|   -0.455|-464.498| -498.707|    98.76%|   0:00:01.0| 1793.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 19:57:07   3286] |  -0.455|   -0.455|-464.464| -498.673|    98.76%|   0:00:02.0| 1793.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 19:57:09   3288] |  -0.455|   -0.455|-464.304| -498.513|    98.75%|   0:00:02.0| 1773.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/15 19:57:09   3289] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:15   3294] skewClock has sized FE_USKC3086_CTS_189 (BUFFD8)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3108_CTS_191 (CKBD2)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3109_CTS_221 (BUFFD8)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3110_CTS_186 (CKBD2)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3111_CTS_186 (CKBD2)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3112_CTS_186 (CKBD2)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3113_CTS_186 (CKBD2)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3114_CTS_211 (CKBD4)
[03/15 19:57:15   3294] skewClock has inserted mac_array_instance/FE_USKC3115_CTS_43 (CKBD4)
[03/15 19:57:15   3294] skewClock has inserted mac_array_instance/FE_USKC3116_CTS_43 (BUFFD12)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3117_CTS_195 (BUFFD6)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3118_CTS_195 (CKBD4)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3119_CTS_207 (BUFFD8)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3120_CTS_207 (CKBD3)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3121_CTS_207 (CKBD16)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3122_CTS_4 (CKBD6)
[03/15 19:57:15   3294] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3123_CTS_4 (CKBD8)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3124_CTS_192 (BUFFD8)
[03/15 19:57:15   3294] skewClock has inserted FE_USKC3125_CTS_192 (CKBD4)
[03/15 19:57:15   3294] skewClock sized 1 and inserted 18 insts
[03/15 19:57:16   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:16   3295] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:16   3295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:16   3296] |  -0.427|   -0.427|-438.047| -479.158|    98.75%|   0:00:07.0| 1769.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/15 19:57:17   3296] |  -0.427|   -0.427|-437.917| -479.028|    98.75%|   0:00:01.0| 1769.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/15 19:57:17   3296] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:24   3303] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3126_CTS_191 (CKBD2)
[03/15 19:57:24   3303] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3127_CTS_191 (CKBD2)
[03/15 19:57:24   3303] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3128_CTS_191 (CKBD2)
[03/15 19:57:24   3303] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3129_CTS_191 (CKBD2)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3130_CTS_193 (CKBD16)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3131_CTS_195 (CKBD8)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3132_CTS_208 (CKBD8)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3133_CTS_208 (CKBD4)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3134_CTS_208 (CKBD4)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3135_CTS_208 (BUFFD12)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3136_CTS_176 (BUFFD3)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3137_CTS_176 (CKBD6)
[03/15 19:57:24   3303] skewClock has inserted FE_USKC3138_CTS_184 (CKBD4)
[03/15 19:57:24   3303] skewClock sized 0 and inserted 13 insts
[03/15 19:57:24   3303] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:24   3303] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:24   3303] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:25   3304] |  -0.419|   -0.419|-428.072| -470.168|    98.75%|   0:00:08.0| 1771.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 19:57:26   3305] |  -0.419|   -0.419|-428.053| -470.149|    98.75%|   0:00:01.0| 1771.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 19:57:26   3305] |  -0.418|   -0.418|-428.053| -470.149|    98.75%|   0:00:00.0| 1771.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 19:57:26   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:26   3305] 
[03/15 19:57:26   3305] *** Finish Core Optimize Step (cpu=0:00:22.4 real=0:00:22.0 mem=1771.6M) ***
[03/15 19:57:26   3305] Active Path Group: default 
[03/15 19:57:26   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:26   3305] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:26   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:26   3305] |  -0.406|   -0.418| -42.096| -470.149|    98.75%|   0:00:00.0| 1771.6M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:57:26   3305] |  -0.406|   -0.418| -42.096| -470.149|    98.75%|   0:00:00.0| 1771.6M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:57:26   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:26   3305] 
[03/15 19:57:26   3305] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1771.6M) ***
[03/15 19:57:26   3305] 
[03/15 19:57:26   3305] *** Finished Optimize Step Cumulative (cpu=0:00:22.7 real=0:00:22.0 mem=1771.6M) ***
[03/15 19:57:26   3305] ** GigaOpt Optimizer WNS Slack -0.418 TNS Slack -470.149 Density 98.75
[03/15 19:57:27   3306] *** Starting refinePlace (0:55:06 mem=1771.6M) ***
[03/15 19:57:27   3306] Total net bbox length = 5.188e+05 (2.457e+05 2.732e+05) (ext = 2.557e+04)
[03/15 19:57:27   3306] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:57:27   3306] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:57:27   3306] Density distribution unevenness ratio = 0.837%
[03/15 19:57:27   3306] RPlace IncrNP: Rollback Lev = -3
[03/15 19:57:27   3306] RPlace: Density =1.058889, incremental np is triggered.
[03/15 19:57:27   3306] nrCritNet: 2.00% ( 619 / 30962 ) cutoffSlk: -421.7ps stdDelay: 14.2ps
[03/15 19:57:42   3321] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:57:42   3321] Density distribution unevenness ratio = 2.022%
[03/15 19:57:42   3321] RPlace postIncrNP: Density = 1.058889 -> 1.143333.
[03/15 19:57:42   3321] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:57:42   3321] [1.10+      ] :	 0 (0.00%) -> 15 (2.22%)
[03/15 19:57:42   3321] [1.05 - 1.10] :	 1 (0.15%) -> 66 (9.76%)
[03/15 19:57:42   3321] [1.00 - 1.05] :	 9 (1.33%) -> 156 (23.08%)
[03/15 19:57:42   3321] [0.95 - 1.00] :	 604 (89.35%) -> 285 (42.16%)
[03/15 19:57:42   3321] [0.90 - 0.95] :	 41 (6.07%) -> 102 (15.09%)
[03/15 19:57:42   3321] [0.85 - 0.90] :	 11 (1.63%) -> 39 (5.77%)
[03/15 19:57:42   3321] [0.80 - 0.85] :	 7 (1.04%) -> 12 (1.78%)
[03/15 19:57:42   3321] [CPU] RefinePlace/IncrNP (cpu=0:00:15.0, real=0:00:15.0, mem=1814.3MB) @(0:55:06 - 0:55:21).
[03/15 19:57:42   3321] Move report: incrNP moves 78686 insts, mean move: 2.85 um, max move: 85.40 um
[03/15 19:57:42   3321] 	Max move on inst (FE_USKC3124_CTS_192): (352.80, 233.20) --> (294.40, 260.20)
[03/15 19:57:42   3321] Move report: Timing Driven Placement moves 78686 insts, mean move: 2.85 um, max move: 85.40 um
[03/15 19:57:42   3321] 	Max move on inst (FE_USKC3124_CTS_192): (352.80, 233.20) --> (294.40, 260.20)
[03/15 19:57:42   3321] 	Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 1814.3MB
[03/15 19:57:42   3321] Starting refinePlace ...
[03/15 19:57:42   3321] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:57:42   3321] default core: bins with density >  0.75 = 92.9 % ( 628 / 676 )
[03/15 19:57:42   3321] Density distribution unevenness ratio = 2.028%
[03/15 19:57:45   3324]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:57:45   3324] [CPU] RefinePlace/preRPlace (cpu=0:00:03.1, real=0:00:03.0, mem=1814.3MB) @(0:55:21 - 0:55:25).
[03/15 19:57:45   3324] Move report: preRPlace moves 72735 insts, mean move: 1.85 um, max move: 54.80 um
[03/15 19:57:45   3324] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10821_0): (186.00, 294.40) --> (192.20, 245.80)
[03/15 19:57:45   3324] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:57:45   3324] Move report: Detail placement moves 72735 insts, mean move: 1.85 um, max move: 54.80 um
[03/15 19:57:45   3324] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10821_0): (186.00, 294.40) --> (192.20, 245.80)
[03/15 19:57:45   3324] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1814.3MB
[03/15 19:57:45   3324] Statistics of distance of Instance movement in refine placement:
[03/15 19:57:45   3324]   maximum (X+Y) =        85.20 um
[03/15 19:57:45   3324]   inst (FE_USKC3124_CTS_192) with max move: (352.8, 233.2) -> (294.6, 260.2)
[03/15 19:57:45   3324]   mean    (X+Y) =         4.18 um
[03/15 19:57:45   3324] Summary Report:
[03/15 19:57:45   3324] Instances move: 28576 (out of 28929 movable)
[03/15 19:57:45   3324] Mean displacement: 4.18 um
[03/15 19:57:45   3324] Max displacement: 85.20 um (Instance: FE_USKC3124_CTS_192) (352.8, 233.2) -> (294.6, 260.2)
[03/15 19:57:45   3324] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/15 19:57:45   3324] Total instances moved : 28576
[03/15 19:57:45   3324] Total net bbox length = 5.290e+05 (2.466e+05 2.824e+05) (ext = 2.562e+04)
[03/15 19:57:45   3324] Runtime: CPU: 0:00:18.3 REAL: 0:00:18.0 MEM: 1814.3MB
[03/15 19:57:45   3324] [CPU] RefinePlace/total (cpu=0:00:18.3, real=0:00:18.0, mem=1814.3MB) @(0:55:06 - 0:55:25).
[03/15 19:57:45   3324] *** Finished refinePlace (0:55:25 mem=1814.3M) ***
[03/15 19:57:45   3324] Finished re-routing un-routed nets (0:00:00.2 1814.3M)
[03/15 19:57:45   3324] 
[03/15 19:57:47   3326] 
[03/15 19:57:47   3326] Density : 0.9881
[03/15 19:57:47   3326] Max route overflow : 0.0014
[03/15 19:57:47   3326] 
[03/15 19:57:47   3326] 
[03/15 19:57:47   3326] *** Finish Physical Update (cpu=0:00:20.7 real=0:00:21.0 mem=1814.3M) ***
[03/15 19:57:48   3327] ** GigaOpt Optimizer WNS Slack -0.690 TNS Slack -534.207 Density 98.81
[03/15 19:57:48   3327] Skipped Place ECO bump recovery (WNS opt)
[03/15 19:57:48   3327] Optimizer WNS Pass 2
[03/15 19:57:48   3327] Active Path Group: reg2reg  
[03/15 19:57:48   3327] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:48   3327] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:48   3327] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:48   3327] |  -0.690|   -0.690|-492.061| -534.207|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:48   3327] |  -0.667|   -0.667|-489.619| -531.765|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:48   3327] |  -0.653|   -0.653|-488.261| -530.407|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:48   3327] |  -0.650|   -0.650|-487.817| -529.964|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:48   3327] |  -0.622|   -0.622|-485.094| -527.240|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:48   3328] |  -0.582|   -0.582|-480.686| -522.833|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:49   3328] |  -0.577|   -0.577|-479.509| -521.656|    98.81%|   0:00:01.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:49   3328] |  -0.572|   -0.572|-479.001| -521.147|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:49   3329] |  -0.572|   -0.572|-478.879| -521.025|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:51   3330] |  -0.572|   -0.572|-478.765| -520.911|    98.82%|   0:00:02.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:51   3330] |  -0.572|   -0.572|-478.765| -520.911|    98.82%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:57:51   3330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:51   3330] 
[03/15 19:57:51   3330] *** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1814.3M) ***
[03/15 19:57:51   3330] Active Path Group: default 
[03/15 19:57:51   3330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:51   3330] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:57:51   3330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:51   3330] |  -0.406|   -0.572| -42.146| -520.911|    98.82%|   0:00:00.0| 1814.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:57:51   3330] |  -0.406|   -0.572| -42.146| -520.911|    98.82%|   0:00:00.0| 1814.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:57:51   3330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:57:51   3330] 
[03/15 19:57:51   3330] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1814.3M) ***
[03/15 19:57:51   3330] 
[03/15 19:57:51   3330] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=1814.3M) ***
[03/15 19:57:51   3330] ** GigaOpt Optimizer WNS Slack -0.572 TNS Slack -520.911 Density 98.82
[03/15 19:57:52   3331] *** Starting refinePlace (0:55:31 mem=1814.3M) ***
[03/15 19:57:52   3331] Total net bbox length = 5.289e+05 (2.466e+05 2.823e+05) (ext = 2.562e+04)
[03/15 19:57:52   3331] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:57:52   3331] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:57:52   3331] Density distribution unevenness ratio = 0.713%
[03/15 19:57:52   3331] RPlace IncrNP: Rollback Lev = -3
[03/15 19:57:52   3331] RPlace: Density =1.021111, incremental np is triggered.
[03/15 19:57:52   3331] nrCritNet: 2.00% ( 619 / 30959 ) cutoffSlk: -499.0ps stdDelay: 14.2ps
[03/15 19:58:07   3346] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:58:07   3346] Density distribution unevenness ratio = 2.101%
[03/15 19:58:07   3346] RPlace postIncrNP: Density = 1.021111 -> 1.174444.
[03/15 19:58:07   3346] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:58:07   3346] [1.10+      ] :	 0 (0.00%) -> 22 (3.25%)
[03/15 19:58:07   3346] [1.05 - 1.10] :	 0 (0.00%) -> 62 (9.17%)
[03/15 19:58:07   3346] [1.00 - 1.05] :	 6 (0.89%) -> 147 (21.75%)
[03/15 19:58:07   3346] [0.95 - 1.00] :	 618 (91.42%) -> 273 (40.38%)
[03/15 19:58:07   3346] [0.90 - 0.95] :	 34 (5.03%) -> 128 (18.93%)
[03/15 19:58:07   3346] [0.85 - 0.90] :	 12 (1.78%) -> 42 (6.21%)
[03/15 19:58:07   3346] [0.80 - 0.85] :	 6 (0.89%) -> 2 (0.30%)
[03/15 19:58:07   3346] [CPU] RefinePlace/IncrNP (cpu=0:00:14.7, real=0:00:15.0, mem=1818.1MB) @(0:55:31 - 0:55:46).
[03/15 19:58:07   3346] Move report: incrNP moves 76962 insts, mean move: 2.60 um, max move: 70.00 um
[03/15 19:58:07   3346] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC2267_n1134): (155.40, 350.20) --> (173.20, 298.00)
[03/15 19:58:07   3346] Move report: Timing Driven Placement moves 76962 insts, mean move: 2.60 um, max move: 70.00 um
[03/15 19:58:07   3346] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC2267_n1134): (155.40, 350.20) --> (173.20, 298.00)
[03/15 19:58:07   3346] 	Runtime: CPU: 0:00:14.8 REAL: 0:00:15.0 MEM: 1818.1MB
[03/15 19:58:07   3346] Starting refinePlace ...
[03/15 19:58:07   3346] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:58:07   3346] default core: bins with density >  0.75 = 92.6 % ( 626 / 676 )
[03/15 19:58:07   3346] Density distribution unevenness ratio = 2.105%
[03/15 19:58:10   3349]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:58:10   3349] [CPU] RefinePlace/preRPlace (cpu=0:00:03.0, real=0:00:03.0, mem=1818.1MB) @(0:55:46 - 0:55:49).
[03/15 19:58:10   3349] Move report: preRPlace moves 71654 insts, mean move: 1.90 um, max move: 68.20 um
[03/15 19:58:10   3349] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7150_0): (91.80, 290.80) --> (97.00, 353.80)
[03/15 19:58:10   3349] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D1
[03/15 19:58:10   3349] wireLenOptFixPriorityInst 5026 inst fixed
[03/15 19:58:10   3349] Placement tweakage begins.
[03/15 19:58:10   3349] wire length = 6.296e+05
[03/15 19:58:12   3351] wire length = 5.936e+05
[03/15 19:58:12   3351] Placement tweakage ends.
[03/15 19:58:12   3351] Move report: tweak moves 13967 insts, mean move: 2.14 um, max move: 16.80 um
[03/15 19:58:12   3351] 	Max move on inst (FILLER_46191): (324.40, 375.40) --> (341.20, 375.40)
[03/15 19:58:12   3351] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:02.0, mem=1818.1MB) @(0:55:49 - 0:55:52).
[03/15 19:58:13   3352] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:58:13   3352] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=1818.1MB) @(0:55:52 - 0:55:52).
[03/15 19:58:13   3352] Move report: Detail placement moves 72089 insts, mean move: 2.08 um, max move: 68.20 um
[03/15 19:58:13   3352] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7150_0): (91.80, 290.80) --> (97.00, 353.80)
[03/15 19:58:13   3352] 	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 1818.1MB
[03/15 19:58:13   3352] Statistics of distance of Instance movement in refine placement:
[03/15 19:58:13   3352]   maximum (X+Y) =       114.00 um
[03/15 19:58:13   3352]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U381) with max move: (175.8, 242.2) -> (185.4, 346.6)
[03/15 19:58:13   3352]   mean    (X+Y) =         4.36 um
[03/15 19:58:13   3352] Total instances flipped for WireLenOpt: 2888
[03/15 19:58:13   3352] Total instances flipped, including legalization: 296
[03/15 19:58:13   3352] Summary Report:
[03/15 19:58:13   3352] Instances move: 28504 (out of 28926 movable)
[03/15 19:58:13   3352] Mean displacement: 4.36 um
[03/15 19:58:13   3352] Max displacement: 114.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U381) (175.8, 242.2) -> (185.4, 346.6)
[03/15 19:58:13   3352] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/15 19:58:13   3352] Total instances moved : 28504
[03/15 19:58:13   3352] Total net bbox length = 4.949e+05 (2.099e+05 2.851e+05) (ext = 2.530e+04)
[03/15 19:58:13   3352] Runtime: CPU: 0:00:21.0 REAL: 0:00:21.0 MEM: 1818.1MB
[03/15 19:58:13   3352] [CPU] RefinePlace/total (cpu=0:00:21.0, real=0:00:21.0, mem=1818.1MB) @(0:55:31 - 0:55:52).
[03/15 19:58:13   3352] *** Finished refinePlace (0:55:52 mem=1818.1M) ***
[03/15 19:58:13   3352] Finished re-routing un-routed nets (0:00:00.2 1818.1M)
[03/15 19:58:13   3352] 
[03/15 19:58:15   3354] 
[03/15 19:58:15   3354] Density : 0.9882
[03/15 19:58:15   3354] Max route overflow : 0.0014
[03/15 19:58:15   3354] 
[03/15 19:58:15   3354] 
[03/15 19:58:15   3354] *** Finish Physical Update (cpu=0:00:23.8 real=0:00:24.0 mem=1818.1M) ***
[03/15 19:58:16   3355] ** GigaOpt Optimizer WNS Slack -0.907 TNS Slack -588.317 Density 98.82
[03/15 19:58:16   3355] Recovering Place ECO bump
[03/15 19:58:16   3355] Active Path Group: reg2reg  
[03/15 19:58:16   3355] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:16   3355] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:58:16   3355] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:16   3355] |  -0.907|   -0.907|-546.166| -588.317|    98.82%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:58:16   3355] |  -0.900|   -0.900|-545.565| -587.716|    98.82%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_19_/D   |
[03/15 19:58:16   3355] |  -0.868|   -0.868|-542.841| -584.992|    98.82%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:58:16   3355] |  -0.821|   -0.821|-537.490| -579.641|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:58:16   3355] |  -0.805|   -0.805|-535.676| -577.827|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:58:16   3356] |  -0.750|   -0.750|-528.183| -570.334|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:16   3356] |  -0.738|   -0.738|-524.641| -566.792|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/15 19:58:16   3356] |  -0.718|   -0.718|-516.492| -558.643|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:17   3356] |  -0.714|   -0.714|-515.950| -558.101|    98.81%|   0:00:01.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:17   3356] |  -0.714|   -0.714|-515.950| -558.101|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:17   3356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:17   3356] 
[03/15 19:58:17   3356] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1818.1M) ***
[03/15 19:58:17   3356] Active Path Group: default 
[03/15 19:58:17   3357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:17   3357] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:58:17   3357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:17   3357] |  -0.406|   -0.714| -42.151| -558.101|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:58:17   3357] |  -0.406|   -0.714| -42.151| -558.101|    98.81%|   0:00:00.0| 1818.1M|   WC_VIEW|  default| out[64]                                            |
[03/15 19:58:17   3357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:17   3357] 
[03/15 19:58:17   3357] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1818.1M) ***
[03/15 19:58:17   3357] 
[03/15 19:58:17   3357] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1818.1M) ***
[03/15 19:58:18   3357] *** Starting refinePlace (0:55:57 mem=1818.1M) ***
[03/15 19:58:18   3357] Total net bbox length = 4.946e+05 (2.099e+05 2.847e+05) (ext = 2.530e+04)
[03/15 19:58:18   3357] Starting refinePlace ...
[03/15 19:58:18   3357] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:58:18   3358] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:58:18   3358] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1818.1MB) @(0:55:58 - 0:55:58).
[03/15 19:58:18   3358] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:58:18   3358] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1818.1MB
[03/15 19:58:18   3358] Statistics of distance of Instance movement in refine placement:
[03/15 19:58:18   3358]   maximum (X+Y) =         0.00 um
[03/15 19:58:18   3358]   mean    (X+Y) =         0.00 um
[03/15 19:58:18   3358] Summary Report:
[03/15 19:58:18   3358] Instances move: 0 (out of 28922 movable)
[03/15 19:58:18   3358] Mean displacement: 0.00 um
[03/15 19:58:18   3358] Max displacement: 0.00 um 
[03/15 19:58:18   3358] Total instances moved : 0
[03/15 19:58:18   3358] Total net bbox length = 4.946e+05 (2.099e+05 2.847e+05) (ext = 2.530e+04)
[03/15 19:58:18   3358] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1818.1MB
[03/15 19:58:18   3358] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1818.1MB) @(0:55:57 - 0:55:58).
[03/15 19:58:18   3358] *** Finished refinePlace (0:55:58 mem=1818.1M) ***
[03/15 19:58:18   3358] Finished re-routing un-routed nets (0:00:00.0 1818.1M)
[03/15 19:58:18   3358] 
[03/15 19:58:19   3358] 
[03/15 19:58:19   3358] Density : 0.9881
[03/15 19:58:19   3358] Max route overflow : 0.0014
[03/15 19:58:19   3358] 
[03/15 19:58:19   3358] 
[03/15 19:58:19   3358] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1818.1M) ***
[03/15 19:58:19   3358] ** GigaOpt Optimizer WNS Slack -0.714 TNS Slack -558.101 Density 98.81
[03/15 19:58:19   3358] 
[03/15 19:58:19   3358] *** Finish post-CTS Setup Fixing (cpu=0:02:21 real=0:02:22 mem=1818.1M) ***
[03/15 19:58:19   3358] 
[03/15 19:58:19   3358] End: GigaOpt Optimization in WNS mode
[03/15 19:58:19   3358] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:58:19   3358] optDesignOneStep: Leakage Power Flow
[03/15 19:58:19   3358] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 19:58:19   3358] Begin: GigaOpt Optimization in TNS mode
[03/15 19:58:19   3358] Info: 94 nets with fixed/cover wires excluded.
[03/15 19:58:19   3358] Info: 190 clock nets excluded from IPO operation.
[03/15 19:58:19   3358] PhyDesignGrid: maxLocalDensity 0.95
[03/15 19:58:19   3358] #spOpts: N=65 
[03/15 19:58:23   3362] *info: 190 clock nets excluded
[03/15 19:58:23   3362] *info: 2 special nets excluded.
[03/15 19:58:23   3362] *info: 150 no-driver nets excluded.
[03/15 19:58:23   3362] *info: 94 nets with fixed/cover wires excluded.
[03/15 19:58:24   3363] ** GigaOpt Optimizer WNS Slack -0.714 TNS Slack -558.101 Density 98.81
[03/15 19:58:24   3363] Optimizer TNS Opt
[03/15 19:58:24   3363] Active Path Group: reg2reg  
[03/15 19:58:24   3363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:24   3363] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:58:24   3363] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:58:24   3363] |  -0.714|   -0.714|-515.950| -558.101|    98.81%|   0:00:00.0| 1753.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:24   3364] |  -0.697|   -0.697|-514.380| -556.531|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:25   3364] |  -0.696|   -0.696|-513.473| -555.624|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:58:25   3365] |  -0.695|   -0.695|-513.160| -555.311|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:25   3365] |  -0.695|   -0.695|-513.154| -555.304|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:58:27   3366] |  -0.695|   -0.695|-513.106| -555.257|    98.81%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_19_/D   |
[03/15 19:58:28   3367] |  -0.695|   -0.695|-513.015| -555.166|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/15 19:58:28   3367] |  -0.695|   -0.695|-512.869| -555.020|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/15 19:58:29   3368] |  -0.695|   -0.695|-512.834| -554.985|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/15 19:58:30   3369] |  -0.695|   -0.695|-510.813| -552.964|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 19:58:31   3370] |  -0.695|   -0.695|-509.174| -551.324|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D    |
[03/15 19:58:31   3370] |  -0.695|   -0.695|-509.005| -551.155|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_12_/D   |
[03/15 19:58:32   3371] |  -0.695|   -0.695|-508.865| -551.015|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
[03/15 19:58:34   3373] |  -0.695|   -0.695|-508.746| -550.897|    98.81%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/15 19:58:35   3375] |  -0.695|   -0.695|-507.674| -549.825|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:37   3376] |  -0.695|   -0.695|-507.374| -549.524|    98.81%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:39   3378] |  -0.695|   -0.695|-505.823| -547.974|    98.82%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/15 19:58:39   3379] |  -0.695|   -0.695|-505.782| -547.933|    98.82%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_17_/D   |
[03/15 19:58:43   3382] |  -0.695|   -0.695|-503.465| -545.616|    98.82%|   0:00:04.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/15 19:58:43   3383] |  -0.695|   -0.695|-498.776| -540.927|    98.82%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/15 19:58:44   3383] |  -0.695|   -0.695|-497.085| -539.236|    98.82%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 19:58:45   3384] |  -0.695|   -0.695|-497.023| -539.174|    98.82%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/15 19:58:47   3386] |  -0.695|   -0.695|-496.962| -539.112|    98.81%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/15 19:58:48   3388] |  -0.695|   -0.695|-496.929| -539.080|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/15 19:58:51   3390] |  -0.695|   -0.695|-496.909| -539.060|    98.81%|   0:00:03.0| 1755.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 19:58:51   3390] |        |         |        |         |          |            |        |          |         | _reg_14_/E                                         |
[03/15 19:58:51   3391] |  -0.695|   -0.695|-496.230| -538.381|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
[03/15 19:58:52   3391] |  -0.695|   -0.695|-495.974| -538.125|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 19:58:52   3391] |        |         |        |         |          |            |        |          |         | eg_40_/D                                           |
[03/15 19:58:53   3392] |  -0.695|   -0.695|-494.287| -536.438|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
[03/15 19:58:54   3393] |  -0.695|   -0.695|-490.354| -532.504|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:54   3393] |  -0.695|   -0.695|-489.679| -531.830|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:55   3394] |  -0.695|   -0.695|-488.652| -530.803|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:55   3394] |  -0.695|   -0.695|-487.289| -529.440|    98.81%|   0:00:00.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
[03/15 19:58:59   3399] |  -0.695|   -0.695|-485.260| -527.411|    98.81%|   0:00:04.0| 1755.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 19:58:59   3399] |        |         |        |         |          |            |        |          |         | eg_48_/E                                           |
[03/15 19:59:00   3399] |  -0.695|   -0.695|-485.260| -527.410|    98.81%|   0:00:01.0| 1755.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 19:59:00   3399] |        |         |        |         |          |            |        |          |         | eg_48_/E                                           |
[03/15 19:59:03   3403] |  -0.695|   -0.695|-484.586| -526.737|    98.81%|   0:00:03.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 19:59:03   3403] |        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
[03/15 19:59:06   3405] |  -0.695|   -0.695|-483.209| -525.360|    98.82%|   0:00:03.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 19:59:06   3405] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/15 19:59:06   3406] |  -0.695|   -0.695|-482.989| -525.140|    98.81%|   0:00:00.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 19:59:06   3406] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/15 19:59:08   3408] |  -0.695|   -0.695|-481.630| -523.781|    98.81%|   0:00:02.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/15 19:59:08   3408] |        |         |        |         |          |            |        |          |         | _reg_53_/E                                         |
[03/15 19:59:11   3410] |  -0.695|   -0.695|-479.582| -521.733|    98.81%|   0:00:03.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 19:59:11   3410] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/15 19:59:14   3413] |  -0.695|   -0.695|-477.159| -519.310|    98.81%|   0:00:03.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 19:59:14   3413] |        |         |        |         |          |            |        |          |         | _reg_31_/E                                         |
[03/15 19:59:15   3414] |  -0.695|   -0.695|-477.125| -519.276|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 19:59:15   3414] |        |         |        |         |          |            |        |          |         | _reg_60_/E                                         |
[03/15 19:59:17   3416] |  -0.695|   -0.695|-476.951| -519.102|    98.81%|   0:00:02.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/15 19:59:18   3417] |  -0.695|   -0.695|-474.942| -517.093|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 19:59:18   3417] |        |         |        |         |          |            |        |          |         | _reg_29_/E                                         |
[03/15 19:59:18   3417] |  -0.695|   -0.695|-474.845| -516.996|    98.81%|   0:00:00.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 19:59:18   3417] |        |         |        |         |          |            |        |          |         | _reg_37_/E                                         |
[03/15 19:59:18   3418] |  -0.695|   -0.695|-474.173| -516.324|    98.81%|   0:00:00.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/15 19:59:19   3419] |  -0.695|   -0.695|-474.056| -516.207|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_50_/D                |
[03/15 19:59:20   3419] |  -0.695|   -0.695|-473.032| -515.183|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D   |
[03/15 19:59:21   3421] |  -0.695|   -0.695|-472.924| -515.075|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D    |
[03/15 19:59:22   3421] |  -0.695|   -0.695|-472.395| -514.546|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 19:59:22   3421] |        |         |        |         |          |            |        |          |         | eg_5_/E                                            |
[03/15 19:59:22   3422] |  -0.695|   -0.695|-472.358| -514.509|    98.81%|   0:00:00.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_2_/ |
[03/15 19:59:22   3422] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 19:59:24   3423] |  -0.695|   -0.695|-471.901| -514.052|    98.81%|   0:00:02.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/15 19:59:25   3424] |  -0.695|   -0.695|-471.801| -513.951|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
[03/15 19:59:25   3424] |  -0.695|   -0.695|-471.788| -513.938|    98.81%|   0:00:00.0| 1774.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D    |
[03/15 19:59:26   3425] |  -0.695|   -0.695|-471.785| -513.936|    98.81%|   0:00:01.0| 1774.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_135_/D               |
[03/15 19:59:28   3427] |  -0.695|   -0.695|-471.786| -513.936|    98.81%|   0:00:02.0| 1755.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
[03/15 19:59:28   3427] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:59:28   3427] 
[03/15 19:59:28   3427] *** Finish Core Optimize Step (cpu=0:01:04 real=0:01:04 mem=1755.5M) ***
[03/15 19:59:28   3427] 
[03/15 19:59:28   3427] *** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:04 mem=1755.5M) ***
[03/15 19:59:28   3427] ** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -513.936 Density 98.81
[03/15 19:59:28   3428] *** Starting refinePlace (0:57:08 mem=1771.5M) ***
[03/15 19:59:28   3428] Total net bbox length = 4.947e+05 (2.099e+05 2.848e+05) (ext = 2.530e+04)
[03/15 19:59:28   3428] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:28   3428] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:59:28   3428] Density distribution unevenness ratio = 0.676%
[03/15 19:59:28   3428] RPlace IncrNP: Rollback Lev = -3
[03/15 19:59:28   3428] RPlace: Density =1.015556, incremental np is triggered.
[03/15 19:59:29   3428] nrCritNet: 1.99% ( 615 / 30939 ) cutoffSlk: -601.4ps stdDelay: 14.2ps
[03/15 19:59:41   3440] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 19:59:41   3440] Density distribution unevenness ratio = 1.914%
[03/15 19:59:41   3440] RPlace postIncrNP: Density = 1.015556 -> 1.190000.
[03/15 19:59:41   3440] RPlace postIncrNP Info: Density distribution changes:
[03/15 19:59:41   3440] [1.10+      ] :	 0 (0.00%) -> 17 (2.51%)
[03/15 19:59:41   3440] [1.05 - 1.10] :	 0 (0.00%) -> 53 (7.84%)
[03/15 19:59:41   3440] [1.00 - 1.05] :	 10 (1.48%) -> 159 (23.52%)
[03/15 19:59:41   3440] [0.95 - 1.00] :	 624 (92.31%) -> 290 (42.90%)
[03/15 19:59:41   3440] [0.90 - 0.95] :	 32 (4.73%) -> 121 (17.90%)
[03/15 19:59:41   3440] [0.85 - 0.90] :	 9 (1.33%) -> 33 (4.88%)
[03/15 19:59:41   3440] [0.80 - 0.85] :	 1 (0.15%) -> 3 (0.44%)
[03/15 19:59:41   3440] [CPU] RefinePlace/IncrNP (cpu=0:00:12.7, real=0:00:13.0, mem=1814.3MB) @(0:57:08 - 0:57:21).
[03/15 19:59:41   3440] Move report: incrNP moves 72860 insts, mean move: 1.99 um, max move: 80.20 um
[03/15 19:59:41   3440] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6396_0): (162.20, 352.00) --> (166.80, 276.40)
[03/15 19:59:41   3440] Move report: Timing Driven Placement moves 72860 insts, mean move: 1.99 um, max move: 80.20 um
[03/15 19:59:41   3440] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6396_0): (162.20, 352.00) --> (166.80, 276.40)
[03/15 19:59:41   3440] 	Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 1814.3MB
[03/15 19:59:41   3440] Starting refinePlace ...
[03/15 19:59:41   3440] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:41   3440] default core: bins with density >  0.75 = 92.6 % ( 626 / 676 )
[03/15 19:59:41   3440] Density distribution unevenness ratio = 1.917%
[03/15 19:59:44   3443]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 19:59:44   3443] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:03.0, mem=1814.3MB) @(0:57:21 - 0:57:24).
[03/15 19:59:44   3443] Move report: preRPlace moves 69637 insts, mean move: 1.64 um, max move: 63.20 um
[03/15 19:59:44   3443] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10825_0): (188.40, 283.60) --> (195.80, 227.80)
[03/15 19:59:44   3443] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 19:59:44   3443] wireLenOptFixPriorityInst 5026 inst fixed
[03/15 19:59:44   3443] Placement tweakage begins.
[03/15 19:59:44   3443] wire length = 6.245e+05
[03/15 19:59:46   3446] wire length = 5.890e+05
[03/15 19:59:46   3446] Placement tweakage ends.
[03/15 19:59:46   3446] Move report: tweak moves 13432 insts, mean move: 2.10 um, max move: 16.00 um
[03/15 19:59:46   3446] 	Max move on inst (FILLER_39137): (402.40, 280.00) --> (418.40, 280.00)
[03/15 19:59:46   3446] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1814.3MB) @(0:57:24 - 0:57:26).
[03/15 19:59:47   3446] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:47   3446] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=1814.3MB) @(0:57:26 - 0:57:27).
[03/15 19:59:47   3446] Move report: Detail placement moves 70075 insts, mean move: 1.82 um, max move: 63.20 um
[03/15 19:59:47   3446] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10825_0): (188.40, 283.60) --> (195.80, 227.80)
[03/15 19:59:47   3446] 	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 1814.3MB
[03/15 19:59:47   3446] Statistics of distance of Instance movement in refine placement:
[03/15 19:59:47   3446]   maximum (X+Y) =       114.00 um
[03/15 19:59:47   3446]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3580_0) with max move: (81.6, 235) -> (85.8, 344.8)
[03/15 19:59:47   3446]   mean    (X+Y) =         3.81 um
[03/15 19:59:47   3446] Total instances flipped for WireLenOpt: 3003
[03/15 19:59:47   3446] Total instances flipped, including legalization: 112
[03/15 19:59:47   3446] Summary Report:
[03/15 19:59:47   3446] Instances move: 28231 (out of 28906 movable)
[03/15 19:59:47   3446] Mean displacement: 3.81 um
[03/15 19:59:47   3446] Max displacement: 114.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3580_0) (81.6, 235) -> (85.8, 344.8)
[03/15 19:59:47   3446] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/15 19:59:47   3446] Total instances moved : 28231
[03/15 19:59:47   3446] Total net bbox length = 4.917e+05 (2.076e+05 2.842e+05) (ext = 2.529e+04)
[03/15 19:59:47   3446] Runtime: CPU: 0:00:18.9 REAL: 0:00:19.0 MEM: 1814.3MB
[03/15 19:59:47   3446] [CPU] RefinePlace/total (cpu=0:00:18.9, real=0:00:19.0, mem=1814.3MB) @(0:57:08 - 0:57:27).
[03/15 19:59:47   3446] *** Finished refinePlace (0:57:27 mem=1814.3M) ***
[03/15 19:59:47   3447] Finished re-routing un-routed nets (0:00:00.1 1814.3M)
[03/15 19:59:47   3447] 
[03/15 19:59:49   3448] 
[03/15 19:59:49   3448] Density : 0.9881
[03/15 19:59:49   3448] Max route overflow : 0.0014
[03/15 19:59:49   3448] 
[03/15 19:59:49   3448] 
[03/15 19:59:49   3448] *** Finish Physical Update (cpu=0:00:21.1 real=0:00:21.0 mem=1814.3M) ***
[03/15 19:59:49   3449] ** GigaOpt Optimizer WNS Slack -0.771 TNS Slack -542.086 Density 98.81
[03/15 19:59:49   3449] Recovering Place ECO bump
[03/15 19:59:50   3449] Active Path Group: reg2reg  
[03/15 19:59:50   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:59:50   3449] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 19:59:50   3449] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:59:50   3449] |  -0.771|   -0.771|-499.934| -542.086|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 19:59:50   3449] |  -0.704|   -0.704|-492.582| -534.734|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 19:59:50   3449] |  -0.698|   -0.698|-492.065| -534.217|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:59:50   3450] |  -0.691|   -0.691|-491.153| -533.305|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:59:50   3450] |  -0.682|   -0.682|-490.592| -532.744|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 19:59:51   3450] |  -0.679|   -0.679|-486.009| -528.161|    98.81%|   0:00:01.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 19:59:51   3450] |  -0.679|   -0.679|-486.009| -528.160|    98.81%|   0:00:00.0| 1814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 19:59:51   3450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 19:59:51   3450] 
[03/15 19:59:51   3450] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1814.3M) ***
[03/15 19:59:51   3450] 
[03/15 19:59:51   3450] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1814.3M) ***
[03/15 19:59:51   3450] ** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -528.160 Density 98.81
[03/15 19:59:51   3451] *** Starting refinePlace (0:57:31 mem=1814.3M) ***
[03/15 19:59:51   3451] Total net bbox length = 4.917e+05 (2.076e+05 2.841e+05) (ext = 2.529e+04)
[03/15 19:59:51   3451] Starting refinePlace ...
[03/15 19:59:51   3451] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:52   3451] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:52   3451] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1814.3MB) @(0:57:31 - 0:57:32).
[03/15 19:59:52   3451] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 19:59:52   3451] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1814.3MB
[03/15 19:59:52   3451] Statistics of distance of Instance movement in refine placement:
[03/15 19:59:52   3451]   maximum (X+Y) =         0.00 um
[03/15 19:59:52   3451]   mean    (X+Y) =         0.00 um
[03/15 19:59:52   3451] Summary Report:
[03/15 19:59:52   3451] Instances move: 0 (out of 28906 movable)
[03/15 19:59:52   3451] Mean displacement: 0.00 um
[03/15 19:59:52   3451] Max displacement: 0.00 um 
[03/15 19:59:52   3451] Total instances moved : 0
[03/15 19:59:52   3451] Total net bbox length = 4.917e+05 (2.076e+05 2.841e+05) (ext = 2.529e+04)
[03/15 19:59:52   3451] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1814.3MB
[03/15 19:59:52   3451] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1814.3MB) @(0:57:31 - 0:57:32).
[03/15 19:59:52   3451] *** Finished refinePlace (0:57:32 mem=1814.3M) ***
[03/15 19:59:52   3451] Finished re-routing un-routed nets (0:00:00.0 1814.3M)
[03/15 19:59:52   3451] 
[03/15 19:59:52   3452] 
[03/15 19:59:52   3452] Density : 0.9881
[03/15 19:59:52   3452] Max route overflow : 0.0014
[03/15 19:59:52   3452] 
[03/15 19:59:52   3452] 
[03/15 19:59:52   3452] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1814.3M) ***
[03/15 19:59:52   3452] ** GigaOpt Optimizer WNS Slack -0.679 TNS Slack -528.160 Density 98.81
[03/15 19:59:52   3452] 
[03/15 19:59:52   3452] *** Finish post-CTS Setup Fixing (cpu=0:01:29 real=0:01:29 mem=1814.3M) ***
[03/15 19:59:52   3452] 
[03/15 19:59:52   3452] End: GigaOpt Optimization in TNS mode
[03/15 19:59:52   3452] Info: 94 nets with fixed/cover wires excluded.
[03/15 19:59:52   3452] Info: 190 clock nets excluded from IPO operation.
[03/15 19:59:53   3452] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 19:59:53   3452] [PSP] Started earlyGlobalRoute kernel
[03/15 19:59:53   3452] [PSP] Initial Peak syMemory usage = 1619.5 MB
[03/15 19:59:53   3452] (I)       Reading DB...
[03/15 19:59:53   3453] (I)       congestionReportName   : 
[03/15 19:59:53   3453] (I)       buildTerm2TermWires    : 1
[03/15 19:59:53   3453] (I)       doTrackAssignment      : 1
[03/15 19:59:53   3453] (I)       dumpBookshelfFiles     : 0
[03/15 19:59:53   3453] (I)       numThreads             : 1
[03/15 19:59:53   3453] [NR-eagl] honorMsvRouteConstraint: false
[03/15 19:59:53   3453] (I)       honorPin               : false
[03/15 19:59:53   3453] (I)       honorPinGuide          : true
[03/15 19:59:53   3453] (I)       honorPartition         : false
[03/15 19:59:53   3453] (I)       allowPartitionCrossover: false
[03/15 19:59:53   3453] (I)       honorSingleEntry       : true
[03/15 19:59:53   3453] (I)       honorSingleEntryStrong : true
[03/15 19:59:53   3453] (I)       handleViaSpacingRule   : false
[03/15 19:59:53   3453] (I)       PDConstraint           : none
[03/15 19:59:53   3453] (I)       expBetterNDRHandling   : false
[03/15 19:59:53   3453] [NR-eagl] honorClockSpecNDR      : 0
[03/15 19:59:53   3453] (I)       routingEffortLevel     : 3
[03/15 19:59:53   3453] [NR-eagl] minRouteLayer          : 2
[03/15 19:59:53   3453] [NR-eagl] maxRouteLayer          : 4
[03/15 19:59:53   3453] (I)       numRowsPerGCell        : 1
[03/15 19:59:53   3453] (I)       speedUpLargeDesign     : 0
[03/15 19:59:53   3453] (I)       speedUpBlkViolationClean: 0
[03/15 19:59:53   3453] (I)       multiThreadingTA       : 0
[03/15 19:59:53   3453] (I)       blockedPinEscape       : 1
[03/15 19:59:53   3453] (I)       blkAwareLayerSwitching : 0
[03/15 19:59:53   3453] (I)       betterClockWireModeling: 1
[03/15 19:59:53   3453] (I)       punchThroughDistance   : 500.00
[03/15 19:59:53   3453] (I)       scenicBound            : 1.15
[03/15 19:59:53   3453] (I)       maxScenicToAvoidBlk    : 100.00
[03/15 19:59:53   3453] (I)       source-to-sink ratio   : 0.00
[03/15 19:59:53   3453] (I)       targetCongestionRatioH : 1.00
[03/15 19:59:53   3453] (I)       targetCongestionRatioV : 1.00
[03/15 19:59:53   3453] (I)       layerCongestionRatio   : 0.70
[03/15 19:59:53   3453] (I)       m1CongestionRatio      : 0.10
[03/15 19:59:53   3453] (I)       m2m3CongestionRatio    : 0.70
[03/15 19:59:53   3453] (I)       localRouteEffort       : 1.00
[03/15 19:59:53   3453] (I)       numSitesBlockedByOneVia: 8.00
[03/15 19:59:53   3453] (I)       supplyScaleFactorH     : 1.00
[03/15 19:59:53   3453] (I)       supplyScaleFactorV     : 1.00
[03/15 19:59:53   3453] (I)       highlight3DOverflowFactor: 0.00
[03/15 19:59:53   3453] (I)       doubleCutViaModelingRatio: 0.00
[03/15 19:59:53   3453] (I)       blockTrack             : 
[03/15 19:59:53   3453] (I)       readTROption           : true
[03/15 19:59:53   3453] (I)       extraSpacingBothSide   : false
[03/15 19:59:53   3453] [NR-eagl] numTracksPerClockWire  : 0
[03/15 19:59:53   3453] (I)       routeSelectedNetsOnly  : false
[03/15 19:59:53   3453] (I)       before initializing RouteDB syMemory usage = 1658.8 MB
[03/15 19:59:53   3453] (I)       starting read tracks
[03/15 19:59:53   3453] (I)       build grid graph
[03/15 19:59:53   3453] (I)       build grid graph start
[03/15 19:59:53   3453] [NR-eagl] Layer1 has no routable track
[03/15 19:59:53   3453] [NR-eagl] Layer2 has single uniform track structure
[03/15 19:59:53   3453] [NR-eagl] Layer3 has single uniform track structure
[03/15 19:59:53   3453] [NR-eagl] Layer4 has single uniform track structure
[03/15 19:59:53   3453] (I)       build grid graph end
[03/15 19:59:53   3453] (I)       Layer1   numNetMinLayer=30749
[03/15 19:59:53   3453] (I)       Layer2   numNetMinLayer=0
[03/15 19:59:53   3453] (I)       Layer3   numNetMinLayer=190
[03/15 19:59:53   3453] (I)       Layer4   numNetMinLayer=0
[03/15 19:59:53   3453] (I)       numViaLayers=3
[03/15 19:59:53   3453] (I)       end build via table
[03/15 19:59:53   3453] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6754 numBumpBlks=0 numBoundaryFakeBlks=0
[03/15 19:59:53   3453] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 16480
[03/15 19:59:53   3453] (I)       readDataFromPlaceDB
[03/15 19:59:53   3453] (I)       Read net information..
[03/15 19:59:53   3453] [NR-eagl] Read numTotalNets=30939  numIgnoredNets=94
[03/15 19:59:53   3453] (I)       Read testcase time = 0.010 seconds
[03/15 19:59:53   3453] 
[03/15 19:59:53   3453] (I)       totalPins=99952  totalGlobalPin=93147 (93.19%)
[03/15 19:59:53   3453] (I)       Model blockage into capacity
[03/15 19:59:53   3453] (I)       Read numBlocks=6754  numPreroutedWires=16480  numCapScreens=0
[03/15 19:59:53   3453] (I)       blocked area on Layer1 : 0  (0.00%)
[03/15 19:59:53   3453] (I)       blocked area on Layer2 : 55747880000  (6.11%)
[03/15 19:59:53   3453] (I)       blocked area on Layer3 : 25166400000  (2.76%)
[03/15 19:59:53   3453] (I)       blocked area on Layer4 : 174397152000  (19.12%)
[03/15 19:59:53   3453] (I)       Modeling time = 0.030 seconds
[03/15 19:59:53   3453] 
[03/15 19:59:53   3453] (I)       Number of ignored nets = 94
[03/15 19:59:53   3453] (I)       Number of fixed nets = 94.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of clock nets = 190.  Ignored: No
[03/15 19:59:53   3453] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 19:59:53   3453] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 19:59:53   3453] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 19:59:53   3453] [NR-eagl] There are 96 clock nets ( 96 with NDR ).
[03/15 19:59:53   3453] (I)       Before initializing earlyGlobalRoute syMemory usage = 1658.8 MB
[03/15 19:59:53   3453] (I)       Layer1  viaCost=300.00
[03/15 19:59:53   3453] (I)       Layer2  viaCost=100.00
[03/15 19:59:53   3453] (I)       Layer3  viaCost=100.00
[03/15 19:59:53   3453] (I)       ---------------------Grid Graph Info--------------------
[03/15 19:59:53   3453] (I)       routing area        :  (0, 0) - (955600, 954400)
[03/15 19:59:53   3453] (I)       core area           :  (20000, 20000) - (935600, 934400)
[03/15 19:59:53   3453] (I)       Site Width          :   400  (dbu)
[03/15 19:59:53   3453] (I)       Row Height          :  3600  (dbu)
[03/15 19:59:53   3453] (I)       GCell Width         :  3600  (dbu)
[03/15 19:59:53   3453] (I)       GCell Height        :  3600  (dbu)
[03/15 19:59:53   3453] (I)       grid                :   265   265     4
[03/15 19:59:53   3453] (I)       vertical capacity   :     0  3600     0  3600
[03/15 19:59:53   3453] (I)       horizontal capacity :     0     0  3600     0
[03/15 19:59:53   3453] (I)       Default wire width  :   180   200   200   200
[03/15 19:59:53   3453] (I)       Default wire space  :   180   200   200   200
[03/15 19:59:53   3453] (I)       Default pitch size  :   360   400   400   400
[03/15 19:59:53   3453] (I)       First Track Coord   :     0   200   400   200
[03/15 19:59:53   3453] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/15 19:59:53   3453] (I)       Total num of tracks :     0  2389  2385  2389
[03/15 19:59:53   3453] (I)       Num of masks        :     1     1     1     1
[03/15 19:59:53   3453] (I)       --------------------------------------------------------
[03/15 19:59:53   3453] 
[03/15 19:59:53   3453] [NR-eagl] ============ Routing rule table ============
[03/15 19:59:53   3453] [NR-eagl] Rule id 0. Nets 30749 
[03/15 19:59:53   3453] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/15 19:59:53   3453] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/15 19:59:53   3453] [NR-eagl] Rule id 1. Nets 96 
[03/15 19:59:53   3453] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/15 19:59:53   3453] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/15 19:59:53   3453] [NR-eagl] ========================================
[03/15 19:59:53   3453] [NR-eagl] 
[03/15 19:59:53   3453] (I)       After initializing earlyGlobalRoute syMemory usage = 1658.8 MB
[03/15 19:59:53   3453] (I)       Loading and dumping file time : 0.39 seconds
[03/15 19:59:53   3453] (I)       ============= Initialization =============
[03/15 19:59:53   3453] (I)       total 2D Cap : 1136774 = (611061 H, 525713 V)
[03/15 19:59:53   3453] [NR-eagl] Layer group 1: route 96 net(s) in layer range [3, 4]
[03/15 19:59:53   3453] (I)       ============  Phase 1a Route ============
[03/15 19:59:53   3453] (I)       Phase 1a runs 0.00 seconds
[03/15 19:59:53   3453] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=6
[03/15 19:59:53   3453] (I)       Usage: 272 = (97 H, 175 V) = (0.02% H, 0.03% V) = (1.746e+02um H, 3.150e+02um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1b Route ============
[03/15 19:59:53   3453] (I)       Phase 1b runs 0.00 seconds
[03/15 19:59:53   3453] (I)       Usage: 272 = (97 H, 175 V) = (0.02% H, 0.03% V) = (1.746e+02um H, 3.150e+02um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.896000e+02um
[03/15 19:59:53   3453] (I)       ============  Phase 1c Route ============
[03/15 19:59:53   3453] (I)       Level2 Grid: 53 x 53
[03/15 19:59:53   3453] (I)       Phase 1c runs 0.00 seconds
[03/15 19:59:53   3453] (I)       Usage: 272 = (97 H, 175 V) = (0.02% H, 0.03% V) = (1.746e+02um H, 3.150e+02um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1d Route ============
[03/15 19:59:53   3453] (I)       Phase 1d runs 0.00 seconds
[03/15 19:59:53   3453] (I)       Usage: 272 = (97 H, 175 V) = (0.02% H, 0.03% V) = (1.746e+02um H, 3.150e+02um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1e Route ============
[03/15 19:59:53   3453] (I)       Phase 1e runs 0.00 seconds
[03/15 19:59:53   3453] (I)       Usage: 272 = (97 H, 175 V) = (0.02% H, 0.03% V) = (1.746e+02um H, 3.150e+02um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.896000e+02um
[03/15 19:59:53   3453] [NR-eagl] 
[03/15 19:59:53   3453] (I)       dpBasedLA: time=0.00  totalOF=244  totalVia=540  totalWL=272  total(Via+WL)=812 
[03/15 19:59:53   3453] (I)       total 2D Cap : 1705219 = (611061 H, 1094158 V)
[03/15 19:59:53   3453] [NR-eagl] Layer group 2: route 30749 net(s) in layer range [2, 4]
[03/15 19:59:53   3453] (I)       ============  Phase 1a Route ============
[03/15 19:59:53   3453] (I)       Phase 1a runs 0.09 seconds
[03/15 19:59:53   3453] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=3
[03/15 19:59:53   3453] (I)       Usage: 301590 = (131440 H, 170150 V) = (21.51% H, 15.55% V) = (2.366e+05um H, 3.063e+05um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1b Route ============
[03/15 19:59:53   3453] (I)       Phase 1b runs 0.03 seconds
[03/15 19:59:53   3453] (I)       Usage: 301931 = (131618 H, 170313 V) = (21.54% H, 15.57% V) = (2.369e+05um H, 3.066e+05um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       earlyGlobalRoute overflow of layer group 2: 0.19% H + 1.50% V. EstWL: 5.429862e+05um
[03/15 19:59:53   3453] (I)       ============  Phase 1c Route ============
[03/15 19:59:53   3453] (I)       Level2 Grid: 53 x 53
[03/15 19:59:53   3453] (I)       Phase 1c runs 0.02 seconds
[03/15 19:59:53   3453] (I)       Usage: 301966 = (131652 H, 170314 V) = (21.54% H, 15.57% V) = (2.370e+05um H, 3.066e+05um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1d Route ============
[03/15 19:59:53   3453] (I)       Phase 1d runs 0.02 seconds
[03/15 19:59:53   3453] (I)       Usage: 302006 = (131691 H, 170315 V) = (21.55% H, 15.57% V) = (2.370e+05um H, 3.066e+05um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] (I)       ============  Phase 1e Route ============
[03/15 19:59:53   3453] (I)       Phase 1e runs 0.01 seconds
[03/15 19:59:53   3453] (I)       Usage: 302006 = (131691 H, 170315 V) = (21.55% H, 15.57% V) = (2.370e+05um H, 3.066e+05um V)
[03/15 19:59:53   3453] (I)       
[03/15 19:59:53   3453] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.19% H + 1.26% V. EstWL: 5.431212e+05um
[03/15 19:59:53   3453] [NR-eagl] 
[03/15 19:59:54   3453] (I)       dpBasedLA: time=0.05  totalOF=4197  totalVia=179183  totalWL=301713  total(Via+WL)=480896 
[03/15 19:59:54   3453] (I)       ============  Phase 1l Route ============
[03/15 19:59:54   3453] (I)       Total Global Routing Runtime: 0.42 seconds
[03/15 19:59:54   3453] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.50% V
[03/15 19:59:54   3453] [NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.63% V
[03/15 19:59:54   3453] (I)       
[03/15 19:59:54   3453] (I)       ============= track Assignment ============
[03/15 19:59:54   3453] (I)       extract Global 3D Wires
[03/15 19:59:54   3453] (I)       Extract Global WL : time=0.01
[03/15 19:59:54   3453] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 19:59:54   3453] (I)       Initialization real time=0.01 seconds
[03/15 19:59:54   3454] (I)       Kernel real time=0.31 seconds
[03/15 19:59:54   3454] (I)       End Greedy Track Assignment
[03/15 19:59:54   3454] [NR-eagl] Layer1(M1)(F) length: 2.200000e+00um, number of vias: 104917
[03/15 19:59:54   3454] [NR-eagl] Layer2(M2)(V) length: 2.096670e+05um, number of vias: 141569
[03/15 19:59:54   3454] [NR-eagl] Layer3(M3)(H) length: 2.578896e+05um, number of vias: 13272
[03/15 19:59:54   3454] [NR-eagl] Layer4(M4)(V) length: 1.224041e+05um, number of vias: 0
[03/15 19:59:54   3454] [NR-eagl] Total length: 5.899629e+05um, number of vias: 259758
[03/15 19:59:54   3454] [NR-eagl] End Peak syMemory usage = 1608.7 MB
[03/15 19:59:54   3454] [NR-eagl] Early Global Router Kernel+IO runtime : 1.60 seconds
[03/15 19:59:54   3454] Extraction called for design 'core' of instances=82191 and nets=31091 using extraction engine 'preRoute' .
[03/15 19:59:54   3454] PreRoute RC Extraction called for design core.
[03/15 19:59:54   3454] RC Extraction called in multi-corner(2) mode.
[03/15 19:59:54   3454] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 19:59:54   3454] RCMode: PreRoute
[03/15 19:59:54   3454]       RC Corner Indexes            0       1   
[03/15 19:59:54   3454] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 19:59:54   3454] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 19:59:54   3454] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 19:59:54   3454] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 19:59:54   3454] Shrink Factor                : 1.00000
[03/15 19:59:54   3454] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 19:59:54   3454] Using capacitance table file ...
[03/15 19:59:54   3454] Updating RC grid for preRoute extraction ...
[03/15 19:59:54   3454] Initializing multi-corner capacitance tables ... 
[03/15 19:59:55   3454] Initializing multi-corner resistance tables ...
[03/15 19:59:55   3454] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1603.707M)
[03/15 19:59:56   3455] Compute RC Scale Done ...
[03/15 19:59:56   3455] Local HotSpot Analysis: normalized max congestion hotspot area = 5.84, normalized total congestion hotspot area = 7.93 (area is in unit of 4 std-cell row bins)
[03/15 19:59:56   3455] Local HotSpot Analysis: normalized congestion hotspot area = 5.84/7.93 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/15 19:59:56   3455] HotSpot [1] box (67.60 298.00 110.80 355.60)
[03/15 19:59:56   3455] HotSpot [1] area 5.84
[03/15 19:59:56   3455] HotSpot [2] box (10.00 269.20 38.80 326.80)
[03/15 19:59:56   3455] HotSpot [2] area 1.31
[03/15 19:59:56   3455] HotSpot [3] box (67.60 240.40 110.80 283.60)
[03/15 19:59:56   3455] HotSpot [3] area 0.52
[03/15 19:59:56   3455] HotSpot [4] box (10.00 254.80 38.80 283.60)
[03/15 19:59:56   3455] HotSpot [4] area 0.52
[03/15 19:59:56   3455] HotSpot [5] box (312.40 283.60 341.20 312.40)
[03/15 19:59:56   3455] HotSpot [5] area 0.26
[03/15 19:59:56   3455] Top 5 hotspots total area: 8.46
[03/15 19:59:56   3455] 
[03/15 19:59:56   3455] ** np local hotspot detection info verbose **
[03/15 19:59:56   3455] level 0: max group area = 6.00 (0.00%) total group area = 6.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/15 19:59:56   3455] level 1: max group area = 13.00 (0.00%) total group area = 13.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/15 19:59:56   3455] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/15 19:59:56   3455] 
[03/15 19:59:56   3455] #################################################################################
[03/15 19:59:56   3455] # Design Stage: PreRoute
[03/15 19:59:56   3455] # Design Name: core
[03/15 19:59:56   3455] # Design Mode: 65nm
[03/15 19:59:56   3455] # Analysis Mode: MMMC Non-OCV 
[03/15 19:59:56   3455] # Parasitics Mode: No SPEF/RCDB
[03/15 19:59:56   3455] # Signoff Settings: SI Off 
[03/15 19:59:56   3455] #################################################################################
[03/15 19:59:57   3456] AAE_INFO: 1 threads acquired from CTE.
[03/15 19:59:57   3456] Calculate delays in BcWc mode...
[03/15 19:59:57   3457] Topological Sorting (CPU = 0:00:00.1, MEM = 1658.9M, InitMEM = 1658.9M)
[03/15 20:00:01   3460] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:00:01   3460] End delay calculation. (MEM=1694.67 CPU=0:00:03.6 REAL=0:00:04.0)
[03/15 20:00:01   3460] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 1694.7M) ***
[03/15 20:00:01   3461] Begin: GigaOpt postEco DRV Optimization
[03/15 20:00:01   3461] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:01   3461] Info: 190 clock nets excluded from IPO operation.
[03/15 20:00:01   3461] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:00:01   3461] #spOpts: N=65 mergeVia=F 
[03/15 20:00:02   3461] Core basic site is core
[03/15 20:00:02   3461] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:00:05   3465] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:00:05   3465] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/15 20:00:05   3465] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:00:05   3465] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 20:00:05   3465] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:00:05   3465] DEBUG: @coeDRVCandCache::init.
[03/15 20:00:06   3465] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:00:06   3465] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |          0|          0|          0|  98.81  |            |           |
[03/15 20:00:06   3465] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:00:06   3465] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |          0|          0|          0|  98.81  |   0:00:00.0|    1771.0M|
[03/15 20:00:06   3465] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:00:06   3465] 
[03/15 20:00:06   3465] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1771.0M) ***
[03/15 20:00:06   3465] 
[03/15 20:00:06   3465] DEBUG: @coeDRVCandCache::cleanup.
[03/15 20:00:06   3465] End: GigaOpt postEco DRV Optimization
[03/15 20:00:06   3466] GigaOpt: WNS changes after routing: -0.679 -> -0.735 (bump = 0.056)
[03/15 20:00:06   3466] Begin: GigaOpt postEco optimization
[03/15 20:00:06   3466] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:06   3466] Info: 190 clock nets excluded from IPO operation.
[03/15 20:00:06   3466] PhyDesignGrid: maxLocalDensity 1.00
[03/15 20:00:06   3466] #spOpts: N=65 mergeVia=F 
[03/15 20:00:09   3468] *info: 190 clock nets excluded
[03/15 20:00:09   3468] *info: 2 special nets excluded.
[03/15 20:00:09   3468] *info: 150 no-driver nets excluded.
[03/15 20:00:09   3468] *info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:10   3470] ** GigaOpt Optimizer WNS Slack -0.735 TNS Slack -506.813 Density 98.81
[03/15 20:00:10   3470] Optimizer WNS Pass 0
[03/15 20:00:10   3470] Active Path Group: reg2reg  
[03/15 20:00:10   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:10   3470] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:10   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:10   3470] |  -0.735|   -0.735|-469.044| -506.813|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/15 20:00:10   3470] |  -0.661|   -0.661|-460.390| -498.159|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:11   3470] |  -0.661|   -0.661|-460.467| -498.236|    98.81%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:11   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:11   3470] 
[03/15 20:00:11   3470] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1786.3M) ***
[03/15 20:00:11   3470] Active Path Group: default 
[03/15 20:00:11   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:11   3470] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:11   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:11   3470] |  -0.362|   -0.661| -37.769| -498.236|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:11   3470] |  -0.362|   -0.661| -37.769| -498.236|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:11   3470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:11   3470] 
[03/15 20:00:11   3470] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1786.3M) ***
[03/15 20:00:11   3471] 
[03/15 20:00:11   3471] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1786.3M) ***
[03/15 20:00:11   3471] ** GigaOpt Optimizer WNS Slack -0.661 TNS Slack -498.236 Density 98.81
[03/15 20:00:11   3471] *** Starting refinePlace (0:57:51 mem=1786.3M) ***
[03/15 20:00:11   3471] Total net bbox length = 4.916e+05 (2.076e+05 2.839e+05) (ext = 2.529e+04)
[03/15 20:00:11   3471] Starting refinePlace ...
[03/15 20:00:11   3471] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:12   3471] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:12   3471] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1786.3MB) @(0:57:51 - 0:57:52).
[03/15 20:00:12   3471] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:12   3471] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1786.3MB
[03/15 20:00:12   3471] Statistics of distance of Instance movement in refine placement:
[03/15 20:00:12   3471]   maximum (X+Y) =         0.00 um
[03/15 20:00:12   3471]   mean    (X+Y) =         0.00 um
[03/15 20:00:12   3471] Summary Report:
[03/15 20:00:12   3471] Instances move: 0 (out of 28906 movable)
[03/15 20:00:12   3471] Mean displacement: 0.00 um
[03/15 20:00:12   3471] Max displacement: 0.00 um 
[03/15 20:00:12   3471] Total instances moved : 0
[03/15 20:00:12   3471] Total net bbox length = 4.916e+05 (2.076e+05 2.839e+05) (ext = 2.529e+04)
[03/15 20:00:12   3471] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1786.3MB
[03/15 20:00:12   3471] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1786.3MB) @(0:57:51 - 0:57:52).
[03/15 20:00:12   3471] *** Finished refinePlace (0:57:52 mem=1786.3M) ***
[03/15 20:00:12   3472] Finished re-routing un-routed nets (0:00:00.0 1786.3M)
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] Density : 0.9881
[03/15 20:00:12   3472] Max route overflow : 0.0063
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1786.3M) ***
[03/15 20:00:12   3472] ** GigaOpt Optimizer WNS Slack -0.661 TNS Slack -498.236 Density 98.81
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:02.0 mem=1786.3M) ***
[03/15 20:00:12   3472] 
[03/15 20:00:12   3472] End: GigaOpt postEco optimization
[03/15 20:00:13   3472] GigaOpt: WNS changes after postEco optimization: -0.679 -> -0.661 (bump = -0.018)
[03/15 20:00:13   3472] GigaOpt: Skipping nonLegal postEco optimization
[03/15 20:00:13   3473] Design TNS changes after trial route: -528.061 -> -498.137
[03/15 20:00:13   3473] Begin: GigaOpt TNS recovery
[03/15 20:00:13   3473] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:13   3473] Info: 190 clock nets excluded from IPO operation.
[03/15 20:00:13   3473] PhyDesignGrid: maxLocalDensity 1.00
[03/15 20:00:13   3473] #spOpts: N=65 
[03/15 20:00:15   3475] *info: 190 clock nets excluded
[03/15 20:00:15   3475] *info: 2 special nets excluded.
[03/15 20:00:15   3475] *info: 150 no-driver nets excluded.
[03/15 20:00:15   3475] *info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:17   3476] ** GigaOpt Optimizer WNS Slack -0.661 TNS Slack -498.236 Density 98.81
[03/15 20:00:17   3476] Optimizer TNS Opt
[03/15 20:00:17   3477] Active Path Group: reg2reg  
[03/15 20:00:17   3477] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:17   3477] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:17   3477] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:17   3477] |  -0.661|   -0.661|-460.467| -498.236|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:18   3477] |  -0.661|   -0.661|-456.718| -494.487|    98.80%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/15 20:00:18   3477] |  -0.647|   -0.647|-455.983| -493.752|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/15 20:00:18   3478] |  -0.646|   -0.646|-454.231| -492.000|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/15 20:00:18   3478] |  -0.646|   -0.646|-454.183| -491.952|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/15 20:00:19   3478] |  -0.646|   -0.646|-454.183| -491.952|    98.80%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/15 20:00:20   3479] |  -0.646|   -0.646|-453.381| -491.150|    98.80%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/15 20:00:22   3481] |  -0.646|   -0.646|-453.381| -491.150|    98.80%|   0:00:02.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
[03/15 20:00:22   3482] |  -0.646|   -0.646|-453.322| -491.091|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/15 20:00:22   3482] |  -0.646|   -0.646|-453.303| -491.072|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/15 20:00:23   3483] |  -0.646|   -0.646|-453.441| -491.210|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/15 20:00:23   3483] |  -0.646|   -0.646|-453.412| -491.181|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/15 20:00:25   3484] |  -0.646|   -0.646|-453.348| -491.117|    98.79%|   0:00:02.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 20:00:25   3484] |        |         |        |         |          |            |        |          |         | _reg_53_/E                                         |
[03/15 20:00:25   3484] |  -0.646|   -0.646|-453.307| -491.076|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 20:00:25   3484] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/15 20:00:25   3485] |  -0.646|   -0.646|-453.292| -491.061|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 20:00:25   3485] |        |         |        |         |          |            |        |          |         | _reg_4_/E                                          |
[03/15 20:00:25   3485] |  -0.646|   -0.646|-453.257| -491.026|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_/D    |
[03/15 20:00:26   3486] |  -0.646|   -0.646|-452.856| -490.625|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_18_/D   |
[03/15 20:00:26   3486] |  -0.646|   -0.646|-449.680| -487.449|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/15 20:00:27   3487] |  -0.646|   -0.646|-449.612| -487.381|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 20:00:27   3487] |        |         |        |         |          |            |        |          |         | _reg_10_/E                                         |
[03/15 20:00:28   3488] |  -0.646|   -0.646|-448.406| -486.176|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_/D    |
[03/15 20:00:28   3488] |  -0.646|   -0.646|-448.378| -486.147|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 20:00:28   3488] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/15 20:00:29   3489] |  -0.646|   -0.646|-448.251| -486.020|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_/D   |
[03/15 20:00:30   3490] |  -0.646|   -0.646|-448.229| -485.998|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 20:00:30   3490] |        |         |        |         |          |            |        |          |         | _reg_49_/E                                         |
[03/15 20:00:31   3490] |  -0.646|   -0.646|-448.212| -485.981|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 20:00:31   3490] |        |         |        |         |          |            |        |          |         | _reg_49_/E                                         |
[03/15 20:00:31   3491] |  -0.646|   -0.646|-448.178| -485.947|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/15 20:00:31   3491] |        |         |        |         |          |            |        |          |         | _reg_55_/E                                         |
[03/15 20:00:32   3492] |  -0.646|   -0.646|-448.139| -485.909|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/15 20:00:33   3492] |  -0.646|   -0.646|-448.140| -485.909|    98.79%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:33   3492] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:33   3492] 
[03/15 20:00:33   3492] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:16.0 mem=1786.3M) ***
[03/15 20:00:33   3493] Active Path Group: default 
[03/15 20:00:33   3493] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:33   3493] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:33   3493] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.769| -485.909|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.431| -485.571|    98.79%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[87]                                            |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.312| -485.452|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[158]                                           |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.239| -485.379|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[101]                                           |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.200| -485.340|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[119]                                           |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -37.047| -485.187|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[152]                                           |
[03/15 20:00:33   3493] |  -0.362|   -0.646| -36.867| -485.007|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[59]                                            |
[03/15 20:00:34   3493] |  -0.362|   -0.646| -36.818| -484.958|    98.80%|   0:00:01.0| 1786.3M|   WC_VIEW|  default| out[16]                                            |
[03/15 20:00:34   3493] |  -0.362|   -0.646| -36.795| -484.935|    98.80%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[30]                                            |
[03/15 20:00:34   3493] |  -0.362|   -0.646| -36.706| -484.846|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[53]                                            |
[03/15 20:00:34   3493] |  -0.362|   -0.646| -36.681| -484.821|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[45]                                            |
[03/15 20:00:34   3493] |  -0.362|   -0.646| -36.681| -484.821|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:34   3493] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:34   3493] 
[03/15 20:00:34   3493] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1786.3M) ***
[03/15 20:00:34   3493] 
[03/15 20:00:34   3493] *** Finished Optimize Step Cumulative (cpu=0:00:16.9 real=0:00:17.0 mem=1786.3M) ***
[03/15 20:00:34   3493] ** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -484.821 Density 98.81
[03/15 20:00:34   3494] *** Starting refinePlace (0:58:14 mem=1786.3M) ***
[03/15 20:00:34   3494] Total net bbox length = 4.917e+05 (2.077e+05 2.840e+05) (ext = 2.532e+04)
[03/15 20:00:34   3494] Starting refinePlace ...
[03/15 20:00:34   3494] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:35   3494] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:35   3494] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1786.3MB) @(0:58:14 - 0:58:15).
[03/15 20:00:35   3494] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:00:35   3494] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1786.3MB
[03/15 20:00:35   3494] Statistics of distance of Instance movement in refine placement:
[03/15 20:00:35   3494]   maximum (X+Y) =         0.00 um
[03/15 20:00:35   3494]   mean    (X+Y) =         0.00 um
[03/15 20:00:35   3494] Summary Report:
[03/15 20:00:35   3494] Instances move: 0 (out of 28901 movable)
[03/15 20:00:35   3494] Mean displacement: 0.00 um
[03/15 20:00:35   3494] Max displacement: 0.00 um 
[03/15 20:00:35   3494] Total instances moved : 0
[03/15 20:00:35   3494] Total net bbox length = 4.917e+05 (2.077e+05 2.840e+05) (ext = 2.532e+04)
[03/15 20:00:35   3494] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1786.3MB
[03/15 20:00:35   3494] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1786.3MB) @(0:58:14 - 0:58:15).
[03/15 20:00:35   3494] *** Finished refinePlace (0:58:15 mem=1786.3M) ***
[03/15 20:00:35   3495] Finished re-routing un-routed nets (0:00:00.0 1786.3M)
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] Density : 0.9881
[03/15 20:00:35   3495] Max route overflow : 0.0063
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1786.3M) ***
[03/15 20:00:35   3495] ** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -484.821 Density 98.81
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] *** Finish post-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=1786.3M) ***
[03/15 20:00:35   3495] 
[03/15 20:00:35   3495] End: GigaOpt TNS recovery
[03/15 20:00:35   3495] *** Steiner Routed Nets: 0.158%; Threshold: 100; Threshold for Hold: 100
[03/15 20:00:35   3495] Re-routed 0 nets
[03/15 20:00:35   3495] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 20:00:35   3495] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:35   3495] Info: 190 clock nets excluded from IPO operation.
[03/15 20:00:35   3495] PhyDesignGrid: maxLocalDensity 1.00
[03/15 20:00:35   3495] #spOpts: N=65 
[03/15 20:00:38   3498] *info: 190 clock nets excluded
[03/15 20:00:38   3498] *info: 2 special nets excluded.
[03/15 20:00:38   3498] *info: 150 no-driver nets excluded.
[03/15 20:00:38   3498] *info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:39   3499] ** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -484.821 Density 98.81
[03/15 20:00:39   3499] Optimizer TNS Opt
[03/15 20:00:39   3499] Active Path Group: reg2reg  
[03/15 20:00:39   3499] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:39   3499] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:39   3499] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:39   3499] |  -0.646|   -0.646|-448.140| -484.821|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:40   3500] |  -0.646|   -0.646|-448.140| -484.821|    98.81%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/15 20:00:40   3500] |  -0.646|   -0.646|-448.140| -484.821|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
[03/15 20:00:41   3501] |  -0.646|   -0.646|-448.140| -484.821|    98.81%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:00:41   3501] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/15 20:00:42   3501] |  -0.646|   -0.646|-448.538| -485.220|    98.81%|   0:00:01.0| 1786.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 20:00:42   3501] |        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
[03/15 20:00:42   3502] |  -0.646|   -0.646|-448.538| -485.220|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
[03/15 20:00:42   3502] |  -0.646|   -0.646|-448.538| -485.220|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:00:42   3502] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:42   3502] 
[03/15 20:00:42   3502] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1786.3M) ***
[03/15 20:00:42   3502] Active Path Group: default 
[03/15 20:00:42   3502] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:42   3502] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:00:42   3502] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:42   3502] |  -0.362|   -0.646| -36.681| -485.220|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:42   3502] |  -0.362|   -0.646| -36.681| -485.220|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[90]                                            |
[03/15 20:00:42   3502] |  -0.362|   -0.646| -36.681| -485.220|    98.81%|   0:00:00.0| 1786.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 20:00:42   3502] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:00:42   3502] 
[03/15 20:00:42   3502] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1786.3M) ***
[03/15 20:00:42   3502] 
[03/15 20:00:42   3502] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1786.3M) ***
[03/15 20:00:42   3502] ** GigaOpt Optimizer WNS Slack -0.646 TNS Slack -485.220 Density 98.81
[03/15 20:00:42   3502] 
[03/15 20:00:42   3502] *** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1786.3M) ***
[03/15 20:00:42   3502] 
[03/15 20:00:42   3502] End: GigaOpt Optimization in post-eco TNS mode
[03/15 20:00:42   3502] **optDesign ... cpu = 0:05:16, real = 0:05:16, mem = 1621.1M, totSessionCpu=0:58:23 **
[03/15 20:00:42   3502] ** Profile ** Start :  cpu=0:00:00.0, mem=1621.1M
[03/15 20:00:42   3502] ** Profile ** Other data :  cpu=0:00:00.2, mem=1621.1M
[03/15 20:00:43   3503] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1629.1M
[03/15 20:00:43   3503] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1629.1M
[03/15 20:00:43   3503] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.646  | -0.646  | -0.362  |
|           TNS (ns):|-485.219 |-448.537 | -36.681 |
|    Violating Paths:|  2186   |  2026   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.297%
       (98.806% with Fillers)
Routing Overflow: 0.10% H and 0.63% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1629.1M
[03/15 20:00:43   3503] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:00:43   3503] Info: 190 clock nets excluded from IPO operation.
[03/15 20:00:43   3503] 
[03/15 20:00:43   3503] Begin Power Analysis
[03/15 20:00:43   3503] 
[03/15 20:00:43   3503]     0.00V	    VSS
[03/15 20:00:43   3503]     0.90V	    VDD
[03/15 20:00:44   3504] Begin Processing Timing Library for Power Calculation
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Begin Processing Timing Library for Power Calculation
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1344.98MB/1344.98MB)
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Begin Processing Timing Window Data for Power Calculation
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1344.98MB/1344.98MB)
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Begin Processing User Attributes
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1344.98MB/1344.98MB)
[03/15 20:00:44   3504] 
[03/15 20:00:44   3504] Begin Processing Signal Activity
[03/15 20:00:44   3504] 
[03/15 20:00:46   3506] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1349.24MB/1349.24MB)
[03/15 20:00:46   3506] 
[03/15 20:00:46   3506] Begin Power Computation
[03/15 20:00:46   3506] 
[03/15 20:00:46   3506]       ----------------------------------------------------------
[03/15 20:00:46   3506]       # of cell(s) missing both power/leakage table: 0
[03/15 20:00:46   3506]       # of cell(s) missing power table: 0
[03/15 20:00:46   3506]       # of cell(s) missing leakage table: 0
[03/15 20:00:46   3506]       # of MSMV cell(s) missing power_level: 0
[03/15 20:00:46   3506]       ----------------------------------------------------------
[03/15 20:00:46   3506] 
[03/15 20:00:46   3506] 
[03/15 20:00:49   3509] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1349.24MB/1349.24MB)
[03/15 20:00:49   3509] 
[03/15 20:00:49   3509] Begin Processing User Attributes
[03/15 20:00:49   3509] 
[03/15 20:00:49   3509] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1349.24MB/1349.24MB)
[03/15 20:00:49   3509] 
[03/15 20:00:49   3509] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1349.24MB/1349.24MB)
[03/15 20:00:49   3509] 
[03/15 20:00:50   3510]   Timing Snapshot: (REF)
[03/15 20:00:50   3510]      Weighted WNS: -0.646
[03/15 20:00:50   3510]       All  PG WNS: -0.646
[03/15 20:00:50   3510]       High PG WNS: -0.646
[03/15 20:00:50   3510]       All  PG TNS: -485.220
[03/15 20:00:50   3510]       High PG TNS: -448.538
[03/15 20:00:50   3510]          Tran DRV: 0
[03/15 20:00:50   3510]           Cap DRV: 0
[03/15 20:00:50   3510]        Fanout DRV: 0
[03/15 20:00:50   3510]            Glitch: 0
[03/15 20:00:50   3510]    Category Slack: { [L, -0.646] [H, -0.646] }
[03/15 20:00:50   3510] 
[03/15 20:00:50   3510] Begin: Power Optimization
[03/15 20:00:50   3510] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:00:50   3510] #spOpts: N=65 mergeVia=F 
[03/15 20:00:52   3512] Reclaim Optimization WNS Slack -0.646  TNS Slack -485.220 Density 98.81
[03/15 20:00:52   3512] +----------+---------+--------+--------+------------+--------+
[03/15 20:00:52   3512] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 20:00:52   3512] +----------+---------+--------+--------+------------+--------+
[03/15 20:00:52   3512] |    98.81%|        -|  -0.646|-485.220|   0:00:00.0| 1777.9M|
[03/15 20:00:55   3515] |    98.81%|        0|  -0.646|-485.220|   0:00:03.0| 1777.9M|
[03/15 20:01:08   3528] |    98.81%|        0|  -0.646|-485.220|   0:00:13.0| 1777.9M|
[03/15 20:01:32   3552] |    98.70%|      104|  -0.646|-479.842|   0:00:24.0| 1772.0M|
[03/15 20:01:33   3553] |    98.70%|        2|  -0.646|-478.319|   0:00:01.0| 1772.0M|
[03/15 20:01:49   3569] |    98.22%|     1696|  -0.640|-476.562|   0:00:16.0| 1774.8M|
[03/15 20:01:49   3569] +----------+---------+--------+--------+------------+--------+
[03/15 20:01:49   3569] Reclaim Optimization End WNS Slack -0.639  TNS Slack -476.562 Density 98.22
[03/15 20:01:49   3569] 
[03/15 20:01:49   3569] ** Summary: Restruct = 106 Buffer Deletion = 0 Declone = 0 Resize = 1732 **
[03/15 20:01:49   3569] --------------------------------------------------------------
[03/15 20:01:49   3569] |                                   | Total     | Sequential |
[03/15 20:01:49   3569] --------------------------------------------------------------
[03/15 20:01:49   3569] | Num insts resized                 |    1144  |       0    |
[03/15 20:01:49   3569] | Num insts undone                  |      44  |       0    |
[03/15 20:01:49   3569] | Num insts Downsized               |     495  |       0    |
[03/15 20:01:49   3569] | Num insts Samesized               |     649  |       0    |
[03/15 20:01:49   3569] | Num insts Upsized                 |       0  |       0    |
[03/15 20:01:49   3569] | Num multiple commits+uncommits    |     508  |       -    |
[03/15 20:01:49   3569] --------------------------------------------------------------
[03/15 20:01:49   3569] ** Finished Core Power Optimization (cpu = 0:00:59.1) (real = 0:00:59.0) **
[03/15 20:01:49   3569] Executing incremental physical updates
[03/15 20:01:49   3569] #spOpts: N=65 mergeVia=F 
[03/15 20:01:50   3569] *** Starting refinePlace (0:59:30 mem=1740.5M) ***
[03/15 20:01:50   3569] Total net bbox length = 4.897e+05 (2.081e+05 2.816e+05) (ext = 2.532e+04)
[03/15 20:01:50   3570] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 20:01:50   3570] Density distribution unevenness ratio = 0.802%
[03/15 20:01:50   3570] RPlace IncrNP: Rollback Lev = -3
[03/15 20:01:50   3570] RPlace: Density =1.001111, incremental np is triggered.
[03/15 20:01:50   3570] nrCritNet: 1.99% ( 614 / 30785 ) cutoffSlk: -557.2ps stdDelay: 14.2ps
[03/15 20:02:01   3580] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[03/15 20:02:01   3580] Density distribution unevenness ratio = 1.803%
[03/15 20:02:01   3580] RPlace postIncrNP: Density = 1.001111 -> 1.134444.
[03/15 20:02:01   3580] RPlace postIncrNP Info: Density distribution changes:
[03/15 20:02:01   3580] [1.10+      ] :	 0 (0.00%) -> 8 (1.18%)
[03/15 20:02:01   3580] [1.05 - 1.10] :	 0 (0.00%) -> 46 (6.80%)
[03/15 20:02:01   3580] [1.00 - 1.05] :	 1 (0.15%) -> 141 (20.86%)
[03/15 20:02:01   3580] [0.95 - 1.00] :	 610 (90.24%) -> 314 (46.45%)
[03/15 20:02:01   3580] [0.90 - 0.95] :	 51 (7.54%) -> 126 (18.64%)
[03/15 20:02:01   3580] [0.85 - 0.90] :	 13 (1.92%) -> 37 (5.47%)
[03/15 20:02:01   3580] [0.80 - 0.85] :	 1 (0.15%) -> 4 (0.59%)
[03/15 20:02:01   3580] [CPU] RefinePlace/IncrNP (cpu=0:00:11.0, real=0:00:11.0, mem=1740.5MB) @(0:59:30 - 0:59:41).
[03/15 20:02:01   3580] Move report: incrNP moves 71929 insts, mean move: 1.88 um, max move: 72.20 um
[03/15 20:02:01   3580] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U826): (404.60, 242.20) --> (410.20, 308.80)
[03/15 20:02:01   3580] Move report: Timing Driven Placement moves 71929 insts, mean move: 1.88 um, max move: 72.20 um
[03/15 20:02:01   3580] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U826): (404.60, 242.20) --> (410.20, 308.80)
[03/15 20:02:01   3580] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1740.5MB
[03/15 20:02:01   3580] Starting refinePlace ...
[03/15 20:02:01   3581] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:02:01   3581] default core: bins with density >  0.75 = 92.6 % ( 626 / 676 )
[03/15 20:02:01   3581] Density distribution unevenness ratio = 1.804%
[03/15 20:02:03   3583]   Spread Effort: high, pre-route mode, useDDP on.
[03/15 20:02:03   3583] [CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:02.0, mem=1702.3MB) @(0:59:41 - 0:59:44).
[03/15 20:02:03   3583] Move report: preRPlace moves 65828 insts, mean move: 1.37 um, max move: 51.80 um
[03/15 20:02:03   3583] 	Max move on inst (FILLER_39402): (193.00, 294.40) --> (196.20, 245.80)
[03/15 20:02:03   3583] 	Length: 4 sites, height: 1 rows, site name: core, cell type: DCAP4
[03/15 20:02:03   3583] wireLenOptFixPriorityInst 5026 inst fixed
[03/15 20:02:04   3583] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:02:04   3583] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1702.3MB) @(0:59:44 - 0:59:44).
[03/15 20:02:04   3583] Move report: Detail placement moves 65828 insts, mean move: 1.37 um, max move: 51.80 um
[03/15 20:02:04   3583] 	Max move on inst (FILLER_39402): (193.00, 294.40) --> (196.20, 245.80)
[03/15 20:02:04   3583] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1702.3MB
[03/15 20:02:04   3584] Statistics of distance of Instance movement in refine placement:
[03/15 20:02:04   3584]   maximum (X+Y) =        91.60 um
[03/15 20:02:04   3584]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12847_0) with max move: (178.8, 326.8) -> (168.2, 245.8)
[03/15 20:02:04   3584]   mean    (X+Y) =         3.49 um
[03/15 20:02:04   3584] Total instances flipped for legalization: 319
[03/15 20:02:04   3584] Summary Report:
[03/15 20:02:04   3584] Instances move: 28017 (out of 28752 movable)
[03/15 20:02:04   3584] Mean displacement: 3.49 um
[03/15 20:02:04   3584] Max displacement: 91.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12847_0) (178.8, 326.8) -> (168.2, 245.8)
[03/15 20:02:04   3584] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/15 20:02:04   3584] Total instances moved : 28017
[03/15 20:02:04   3584] Total net bbox length = 5.125e+05 (2.393e+05 2.732e+05) (ext = 2.570e+04)
[03/15 20:02:04   3584] Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1702.3MB
[03/15 20:02:04   3584] [CPU] RefinePlace/total (cpu=0:00:14.1, real=0:00:14.0, mem=1702.3MB) @(0:59:30 - 0:59:44).
[03/15 20:02:04   3584] *** Finished refinePlace (0:59:44 mem=1702.3M) ***
[03/15 20:02:04   3584]   Timing Snapshot: (TGT)
[03/15 20:02:04   3584]      Weighted WNS: -0.639
[03/15 20:02:04   3584]       All  PG WNS: -0.640
[03/15 20:02:04   3584]       High PG WNS: -0.640
[03/15 20:02:04   3584]       All  PG TNS: -476.562
[03/15 20:02:04   3584]       High PG TNS: -439.881
[03/15 20:02:04   3584]          Tran DRV: 0
[03/15 20:02:04   3584]           Cap DRV: 0
[03/15 20:02:04   3584]        Fanout DRV: 0
[03/15 20:02:04   3584]            Glitch: 0
[03/15 20:02:04   3584]    Category Slack: { [L, -0.640] [H, -0.640] }
[03/15 20:02:04   3584] 
[03/15 20:02:04   3584] Checking setup slack degradation ...
[03/15 20:02:04   3584] 
[03/15 20:02:04   3584] Recovery Manager:
[03/15 20:02:04   3584]   Low  Effort WNS Jump: 0.000 (REF: -0.646, TGT: -0.640, Threshold: 0.010) - Skip
[03/15 20:02:04   3584]   High Effort WNS Jump: 0.000 (REF: -0.646, TGT: -0.640, Threshold: 0.010) - Skip
[03/15 20:02:04   3584]   Low  Effort TNS Jump: 0.000 (REF: -485.220, TGT: -476.562, Threshold: 48.522) - Skip
[03/15 20:02:04   3584]   High Effort TNS Jump: 0.000 (REF: -448.538, TGT: -439.881, Threshold: 44.854) - Skip
[03/15 20:02:04   3584] 
[03/15 20:02:05   3585] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:02:05   3585] Info: 190 clock nets excluded from IPO operation.
[03/15 20:02:05   3585] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:02:05   3585] #spOpts: N=65 mergeVia=F 
[03/15 20:02:08   3588] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:02:08   3588] Info: 190 clock nets excluded from IPO operation.
[03/15 20:02:09   3589] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:02:09   3589] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:02:09   3589] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:02:09   3589] |  -0.639|   -0.639|-476.562| -476.562|    98.22%|   0:00:00.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
[03/15 20:02:09   3589] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1793.9M) ***
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1793.9M) ***
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] Begin Power Analysis
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589]     0.00V	    VSS
[03/15 20:02:09   3589]     0.90V	    VDD
[03/15 20:02:09   3589] Begin Processing Timing Library for Power Calculation
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] Begin Processing Timing Library for Power Calculation
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1449.89MB/1449.89MB)
[03/15 20:02:09   3589] 
[03/15 20:02:09   3589] Begin Processing Timing Window Data for Power Calculation
[03/15 20:02:09   3589] 
[03/15 20:02:10   3590] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1449.89MB/1449.89MB)
[03/15 20:02:10   3590] 
[03/15 20:02:10   3590] Begin Processing User Attributes
[03/15 20:02:10   3590] 
[03/15 20:02:10   3590] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1449.89MB/1449.89MB)
[03/15 20:02:10   3590] 
[03/15 20:02:10   3590] Begin Processing Signal Activity
[03/15 20:02:10   3590] 
[03/15 20:02:11   3591] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1449.95MB/1449.95MB)
[03/15 20:02:11   3591] 
[03/15 20:02:11   3591] Begin Power Computation
[03/15 20:02:11   3591] 
[03/15 20:02:11   3591]       ----------------------------------------------------------
[03/15 20:02:11   3591]       # of cell(s) missing both power/leakage table: 0
[03/15 20:02:11   3591]       # of cell(s) missing power table: 0
[03/15 20:02:11   3591]       # of cell(s) missing leakage table: 0
[03/15 20:02:11   3591]       # of MSMV cell(s) missing power_level: 0
[03/15 20:02:11   3591]       ----------------------------------------------------------
[03/15 20:02:11   3591] 
[03/15 20:02:11   3591] 
[03/15 20:02:15   3595] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1449.95MB/1449.95MB)
[03/15 20:02:15   3595] 
[03/15 20:02:15   3595] Begin Processing User Attributes
[03/15 20:02:15   3595] 
[03/15 20:02:15   3595] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1449.95MB/1449.95MB)
[03/15 20:02:15   3595] 
[03/15 20:02:15   3595] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1449.95MB/1449.95MB)
[03/15 20:02:15   3595] 
[03/15 20:02:15   3595] *** Finished Leakage Power Optimization (cpu=0:01:25, real=0:01:25, mem=1629.90M, totSessionCpu=0:59:56).
[03/15 20:02:15   3595] Extraction called for design 'core' of instances=82037 and nets=30937 using extraction engine 'preRoute' .
[03/15 20:02:15   3595] PreRoute RC Extraction called for design core.
[03/15 20:02:15   3595] RC Extraction called in multi-corner(2) mode.
[03/15 20:02:15   3595] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:02:15   3595] RCMode: PreRoute
[03/15 20:02:15   3595]       RC Corner Indexes            0       1   
[03/15 20:02:15   3595] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:02:15   3595] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:02:15   3595] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:02:15   3595] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:02:15   3595] Shrink Factor                : 1.00000
[03/15 20:02:15   3595] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 20:02:15   3595] Using capacitance table file ...
[03/15 20:02:15   3595] Initializing multi-corner capacitance tables ... 
[03/15 20:02:16   3596] Initializing multi-corner resistance tables ...
[03/15 20:02:16   3596] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1611.223M)
[03/15 20:02:16   3596] doiPBLastSyncSlave
[03/15 20:02:16   3596] #################################################################################
[03/15 20:02:16   3596] # Design Stage: PreRoute
[03/15 20:02:16   3596] # Design Name: core
[03/15 20:02:16   3596] # Design Mode: 65nm
[03/15 20:02:16   3596] # Analysis Mode: MMMC Non-OCV 
[03/15 20:02:16   3596] # Parasitics Mode: No SPEF/RCDB
[03/15 20:02:16   3596] # Signoff Settings: SI Off 
[03/15 20:02:16   3596] #################################################################################
[03/15 20:02:17   3597] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:02:17   3597] Calculate delays in BcWc mode...
[03/15 20:02:17   3597] Topological Sorting (CPU = 0:00:00.1, MEM = 1617.7M, InitMEM = 1613.2M)
[03/15 20:02:21   3601] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:02:21   3601] End delay calculation. (MEM=1691.54 CPU=0:00:03.5 REAL=0:00:04.0)
[03/15 20:02:21   3601] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 1691.5M) ***
[03/15 20:02:21   3601] 
[03/15 20:02:21   3601] Begin Power Analysis
[03/15 20:02:21   3601] 
[03/15 20:02:21   3601]     0.00V	    VSS
[03/15 20:02:21   3601]     0.90V	    VDD
[03/15 20:02:22   3602] Begin Processing Timing Library for Power Calculation
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Begin Processing Timing Library for Power Calculation
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.32MB/1379.32MB)
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Begin Processing Timing Window Data for Power Calculation
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.37MB/1379.37MB)
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Begin Processing User Attributes
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.37MB/1379.37MB)
[03/15 20:02:22   3602] 
[03/15 20:02:22   3602] Begin Processing Signal Activity
[03/15 20:02:22   3602] 
[03/15 20:02:23   3603] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1379.79MB/1379.79MB)
[03/15 20:02:23   3603] 
[03/15 20:02:23   3603] Begin Power Computation
[03/15 20:02:23   3603] 
[03/15 20:02:23   3603]       ----------------------------------------------------------
[03/15 20:02:23   3603]       # of cell(s) missing both power/leakage table: 0
[03/15 20:02:23   3603]       # of cell(s) missing power table: 0
[03/15 20:02:23   3603]       # of cell(s) missing leakage table: 0
[03/15 20:02:23   3603]       # of MSMV cell(s) missing power_level: 0
[03/15 20:02:23   3603]       ----------------------------------------------------------
[03/15 20:02:23   3603] 
[03/15 20:02:23   3603] 
[03/15 20:02:27   3607] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1379.79MB/1379.79MB)
[03/15 20:02:27   3607] 
[03/15 20:02:27   3607] Begin Processing User Attributes
[03/15 20:02:27   3607] 
[03/15 20:02:27   3607] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.79MB/1379.79MB)
[03/15 20:02:27   3607] 
[03/15 20:02:27   3607] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1379.79MB/1379.79MB)
[03/15 20:02:27   3607] 
[03/15 20:02:27   3607] <optDesign CMD> Restore Using all VT Cells
[03/15 20:02:27   3607] Reported timing to dir ./timingReports
[03/15 20:02:27   3607] **optDesign ... cpu = 0:07:01, real = 0:07:01, mem = 1629.9M, totSessionCpu=1:00:08 **
[03/15 20:02:27   3607] ** Profile ** Start :  cpu=0:00:00.0, mem=1629.9M
[03/15 20:02:27   3607] ** Profile ** Other data :  cpu=0:00:00.2, mem=1629.9M
[03/15 20:02:28   3608] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1639.9M
[03/15 20:02:29   3608] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1631.9M
[03/15 20:02:29   3609] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1631.9M
[03/15 20:02:29   3609] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.639  | -0.639  | -0.362  |
|           TNS (ns):|-476.412 |-439.683 | -36.729 |
|    Violating Paths:|  2186   |  2026   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.711%
       (98.221% with Fillers)
Routing Overflow: 0.10% H and 0.63% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1631.9M
[03/15 20:02:29   3609] **optDesign ... cpu = 0:07:03, real = 0:07:03, mem = 1629.9M, totSessionCpu=1:00:10 **
[03/15 20:02:29   3609] *** Finished optDesign ***
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:11 real=  0:07:11)
[03/15 20:02:29   3609] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:04 real=  0:02:04)
[03/15 20:02:29   3609] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:01:34 real=  0:01:34)
[03/15 20:02:29   3609] 	OPT_RUNTIME:          phyUpdate (count =  9): (cpu=  0:01:31 real=  0:01:30)
[03/15 20:02:29   3609] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:02:30 real=  0:02:31)
[03/15 20:02:29   3609] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:01:13 real=  0:01:14)
[03/15 20:02:29   3609] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[03/15 20:02:29   3609] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[03/15 20:02:29   3609] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 20:02:29   3609] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:01 real=  0:01:01)
[03/15 20:02:29   3609] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:33 real=  0:01:33)
[03/15 20:02:29   3609] Info: pop threads available for lower-level modules during optimization.
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_17_, Center Move (94.600,412.300)->(82.400,410.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 83.800 401.500 83.800 423.100
[03/15 20:02:29   3609] addCustomLine AAA 83.800 401.500 105.400 401.500
[03/15 20:02:29   3609] addCustomLine AAA 83.800 423.100 105.400 423.100
[03/15 20:02:29   3609] addCustomLine AAA 105.400 401.500 105.400 423.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_5_, Center Move (51.200,415.900)->(50.800,405.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 40.400 405.100 40.400 426.700
[03/15 20:02:29   3609] addCustomLine AAA 40.400 405.100 62.000 405.100
[03/15 20:02:29   3609] addCustomLine AAA 40.400 426.700 62.000 426.700
[03/15 20:02:29   3609] addCustomLine AAA 62.000 405.100 62.000 426.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_50_, Center Move (79.700,210.700)->(75.700,221.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 68.900 199.900 68.900 221.500
[03/15 20:02:29   3609] addCustomLine AAA 68.900 199.900 90.500 199.900
[03/15 20:02:29   3609] addCustomLine AAA 68.900 221.500 90.500 221.500
[03/15 20:02:29   3609] addCustomLine AAA 90.500 199.900 90.500 221.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/Q_reg_45_, Center Move (30.400,315.100)->(25.400,304.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 19.600 304.300 19.600 325.900
[03/15 20:02:29   3609] addCustomLine AAA 19.600 304.300 41.200 304.300
[03/15 20:02:29   3609] addCustomLine AAA 19.600 325.900 41.200 325.900
[03/15 20:02:29   3609] addCustomLine AAA 41.200 304.300 41.200 325.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_37_, Center Move (64.300,405.100)->(58.900,394.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 53.500 394.300 53.500 415.900
[03/15 20:02:29   3609] addCustomLine AAA 53.500 394.300 75.100 394.300
[03/15 20:02:29   3609] addCustomLine AAA 53.500 415.900 75.100 415.900
[03/15 20:02:29   3609] addCustomLine AAA 75.100 394.300 75.100 415.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_32_, Center Move (95.500,171.100)->(90.700,181.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 84.700 160.300 84.700 181.900
[03/15 20:02:29   3609] addCustomLine AAA 84.700 160.300 106.300 160.300
[03/15 20:02:29   3609] addCustomLine AAA 84.700 181.900 106.300 181.900
[03/15 20:02:29   3609] addCustomLine AAA 106.300 160.300 106.300 181.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_25_, Center Move (91.700,383.500)->(92.900,372.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 80.900 372.700 80.900 394.300
[03/15 20:02:29   3609] addCustomLine AAA 80.900 372.700 102.500 372.700
[03/15 20:02:29   3609] addCustomLine AAA 80.900 394.300 102.500 394.300
[03/15 20:02:29   3609] addCustomLine AAA 102.500 372.700 102.500 394.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_22_, Center Move (12.100,423.100)->(21.500,412.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 1.300 412.300 1.300 433.900
[03/15 20:02:29   3609] addCustomLine AAA 1.300 412.300 22.900 412.300
[03/15 20:02:29   3609] addCustomLine AAA 1.300 433.900 22.900 433.900
[03/15 20:02:29   3609] addCustomLine AAA 22.900 412.300 22.900 433.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_18_, Center Move (99.500,408.700)->(87.700,406.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 88.700 397.900 88.700 419.500
[03/15 20:02:29   3609] addCustomLine AAA 88.700 397.900 110.300 397.900
[03/15 20:02:29   3609] addCustomLine AAA 88.700 419.500 110.300 419.500
[03/15 20:02:29   3609] addCustomLine AAA 110.300 397.900 110.300 419.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_13_, Center Move (39.700,405.100)->(42.100,394.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 28.900 394.300 28.900 415.900
[03/15 20:02:29   3609] addCustomLine AAA 28.900 394.300 50.500 394.300
[03/15 20:02:29   3609] addCustomLine AAA 28.900 415.900 50.500 415.900
[03/15 20:02:29   3609] addCustomLine AAA 50.500 394.300 50.500 415.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_10_, Center Move (28.300,133.300)->(31.300,144.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 17.500 122.500 17.500 144.100
[03/15 20:02:29   3609] addCustomLine AAA 17.500 122.500 39.100 122.500
[03/15 20:02:29   3609] addCustomLine AAA 17.500 144.100 39.100 144.100
[03/15 20:02:29   3609] addCustomLine AAA 39.100 122.500 39.100 144.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/Q_reg_10_, Center Move (54.000,133.300)->(45.800,144.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 43.200 122.500 43.200 144.100
[03/15 20:02:29   3609] addCustomLine AAA 43.200 122.500 64.800 122.500
[03/15 20:02:29   3609] addCustomLine AAA 43.200 144.100 64.800 144.100
[03/15 20:02:29   3609] addCustomLine AAA 64.800 122.500 64.800 144.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory1_reg_5_, Center Move (49.500,417.700)->(52.900,406.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 38.700 406.900 38.700 428.500
[03/15 20:02:29   3609] addCustomLine AAA 38.700 406.900 60.300 406.900
[03/15 20:02:29   3609] addCustomLine AAA 38.700 428.500 60.300 428.500
[03/15 20:02:29   3609] addCustomLine AAA 60.300 406.900 60.300 428.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_57_, Center Move (30.900,376.300)->(32.900,365.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 20.100 365.500 20.100 387.100
[03/15 20:02:29   3609] addCustomLine AAA 20.100 365.500 41.700 365.500
[03/15 20:02:29   3609] addCustomLine AAA 20.100 387.100 41.700 387.100
[03/15 20:02:29   3609] addCustomLine AAA 41.700 365.500 41.700 387.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_45_, Center Move (15.700,379.900)->(22.100,369.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 4.900 369.100 4.900 390.700
[03/15 20:02:29   3609] addCustomLine AAA 4.900 369.100 26.500 369.100
[03/15 20:02:29   3609] addCustomLine AAA 4.900 390.700 26.500 390.700
[03/15 20:02:29   3609] addCustomLine AAA 26.500 369.100 26.500 390.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_38_, Center Move (84.900,158.500)->(79.700,169.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 74.100 147.700 74.100 169.300
[03/15 20:02:29   3609] addCustomLine AAA 74.100 147.700 95.700 147.700
[03/15 20:02:29   3609] addCustomLine AAA 74.100 169.300 95.700 169.300
[03/15 20:02:29   3609] addCustomLine AAA 95.700 147.700 95.700 169.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_26_, Center Move (75.500,451.900)->(70.300,441.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 64.700 441.100 64.700 462.700
[03/15 20:02:29   3609] addCustomLine AAA 64.700 441.100 86.300 441.100
[03/15 20:02:29   3609] addCustomLine AAA 64.700 462.700 86.300 462.700
[03/15 20:02:29   3609] addCustomLine AAA 86.300 441.100 86.300 462.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_20_, Center Move (115.900,426.700)->(106.100,415.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 105.100 415.900 105.100 437.500
[03/15 20:02:29   3609] addCustomLine AAA 105.100 415.900 126.700 415.900
[03/15 20:02:29   3609] addCustomLine AAA 105.100 437.500 126.700 437.500
[03/15 20:02:29   3609] addCustomLine AAA 126.700 415.900 126.700 437.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_19_, Center Move (95.700,442.900)->(87.500,432.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 84.900 432.100 84.900 453.700
[03/15 20:02:29   3609] addCustomLine AAA 84.900 432.100 106.500 432.100
[03/15 20:02:29   3609] addCustomLine AAA 84.900 453.700 106.500 453.700
[03/15 20:02:29   3609] addCustomLine AAA 106.500 432.100 106.500 453.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_18_, Center Move (119.900,421.300)->(111.300,410.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 109.100 410.500 109.100 432.100
[03/15 20:02:29   3609] addCustomLine AAA 109.100 410.500 130.700 410.500
[03/15 20:02:29   3609] addCustomLine AAA 109.100 432.100 130.700 432.100
[03/15 20:02:29   3609] addCustomLine AAA 130.700 410.500 130.700 432.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_17_, Center Move (88.900,451.900)->(87.300,441.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 78.100 441.100 78.100 462.700
[03/15 20:02:29   3609] addCustomLine AAA 78.100 441.100 99.700 441.100
[03/15 20:02:29   3609] addCustomLine AAA 78.100 462.700 99.700 462.700
[03/15 20:02:29   3609] addCustomLine AAA 99.700 441.100 99.700 462.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_10_, Center Move (75.700,158.500)->(73.300,169.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 64.900 147.700 64.900 169.300
[03/15 20:02:29   3609] addCustomLine AAA 64.900 147.700 86.500 147.700
[03/15 20:02:29   3609] addCustomLine AAA 64.900 169.300 86.500 169.300
[03/15 20:02:29   3609] addCustomLine AAA 86.500 147.700 86.500 169.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory4_reg_3_, Center Move (55.100,450.100)->(50.500,439.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 44.300 439.300 44.300 460.900
[03/15 20:02:29   3609] addCustomLine AAA 44.300 439.300 65.900 439.300
[03/15 20:02:29   3609] addCustomLine AAA 44.300 460.900 65.900 460.900
[03/15 20:02:29   3609] addCustomLine AAA 65.900 439.300 65.900 460.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_62_, Center Move (49.500,446.500)->(45.100,435.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 38.700 435.700 38.700 457.300
[03/15 20:02:29   3609] addCustomLine AAA 38.700 435.700 60.300 435.700
[03/15 20:02:29   3609] addCustomLine AAA 38.700 457.300 60.300 457.300
[03/15 20:02:29   3609] addCustomLine AAA 60.300 435.700 60.300 457.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_27_, Center Move (115.900,388.900)->(115.500,378.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 105.100 378.100 105.100 399.700
[03/15 20:02:29   3609] addCustomLine AAA 105.100 378.100 126.700 378.100
[03/15 20:02:29   3609] addCustomLine AAA 105.100 399.700 126.700 399.700
[03/15 20:02:29   3609] addCustomLine AAA 126.700 378.100 126.700 399.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_20_, Center Move (115.700,421.300)->(107.500,410.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 104.900 410.500 104.900 432.100
[03/15 20:02:29   3609] addCustomLine AAA 104.900 410.500 126.500 410.500
[03/15 20:02:29   3609] addCustomLine AAA 104.900 432.100 126.500 432.100
[03/15 20:02:29   3609] addCustomLine AAA 126.500 410.500 126.500 432.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_18_, Center Move (122.500,415.900)->(111.700,408.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 111.700 405.100 111.700 426.700
[03/15 20:02:29   3609] addCustomLine AAA 111.700 405.100 133.300 405.100
[03/15 20:02:29   3609] addCustomLine AAA 111.700 426.700 133.300 426.700
[03/15 20:02:29   3609] addCustomLine AAA 133.300 405.100 133.300 426.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_17_, Center Move (91.300,448.300)->(89.700,437.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 80.500 437.500 80.500 459.100
[03/15 20:02:29   3609] addCustomLine AAA 80.500 437.500 102.100 437.500
[03/15 20:02:29   3609] addCustomLine AAA 80.500 459.100 102.100 459.100
[03/15 20:02:29   3609] addCustomLine AAA 102.100 437.500 102.100 459.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_10_, Center Move (72.100,156.700)->(75.500,167.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 61.300 145.900 61.300 167.500
[03/15 20:02:29   3609] addCustomLine AAA 61.300 145.900 82.900 145.900
[03/15 20:02:29   3609] addCustomLine AAA 61.300 167.500 82.900 167.500
[03/15 20:02:29   3609] addCustomLine AAA 82.900 145.900 82.900 167.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory2_reg_3_, Center Move (53.300,444.700)->(47.500,433.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 42.500 433.900 42.500 455.500
[03/15 20:02:29   3609] addCustomLine AAA 42.500 433.900 64.100 433.900
[03/15 20:02:29   3609] addCustomLine AAA 42.500 455.500 64.100 455.500
[03/15 20:02:29   3609] addCustomLine AAA 64.100 433.900 64.100 455.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory3_reg_52_, Center Move (12.700,360.100)->(17.900,349.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 1.900 349.300 1.900 370.900
[03/15 20:02:29   3609] addCustomLine AAA 1.900 349.300 23.500 349.300
[03/15 20:02:29   3609] addCustomLine AAA 1.900 370.900 23.500 370.900
[03/15 20:02:29   3609] addCustomLine AAA 23.500 349.300 23.500 370.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory3_reg_41_, Center Move (63.700,145.900)->(63.100,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 52.900 135.100 52.900 156.700
[03/15 20:02:29   3609] addCustomLine AAA 52.900 135.100 74.500 135.100
[03/15 20:02:29   3609] addCustomLine AAA 52.900 156.700 74.500 156.700
[03/15 20:02:29   3609] addCustomLine AAA 74.500 135.100 74.500 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory3_reg_38_, Center Move (82.700,145.900)->(82.900,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 71.900 135.100 71.900 156.700
[03/15 20:02:29   3609] addCustomLine AAA 71.900 135.100 93.500 135.100
[03/15 20:02:29   3609] addCustomLine AAA 71.900 156.700 93.500 156.700
[03/15 20:02:29   3609] addCustomLine AAA 93.500 135.100 93.500 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory3_reg_18_, Center Move (106.900,423.100)->(101.100,410.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 96.100 412.300 96.100 433.900
[03/15 20:02:29   3609] addCustomLine AAA 96.100 412.300 117.700 412.300
[03/15 20:02:29   3609] addCustomLine AAA 96.100 433.900 117.700 433.900
[03/15 20:02:29   3609] addCustomLine AAA 117.700 412.300 117.700 433.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory3_reg_10_, Center Move (67.900,145.900)->(69.100,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 57.100 135.100 57.100 156.700
[03/15 20:02:29   3609] addCustomLine AAA 57.100 135.100 78.700 135.100
[03/15 20:02:29   3609] addCustomLine AAA 57.100 156.700 78.700 156.700
[03/15 20:02:29   3609] addCustomLine AAA 78.700 135.100 78.700 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_45_, Center Move (15.200,376.300)->(17.800,365.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 4.400 365.500 4.400 387.100
[03/15 20:02:29   3609] addCustomLine AAA 4.400 365.500 26.000 365.500
[03/15 20:02:29   3609] addCustomLine AAA 4.400 387.100 26.000 387.100
[03/15 20:02:29   3609] addCustomLine AAA 26.000 365.500 26.000 387.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_41_, Center Move (64.400,149.500)->(63.000,160.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 53.600 138.700 53.600 160.300
[03/15 20:02:29   3609] addCustomLine AAA 53.600 138.700 75.200 138.700
[03/15 20:02:29   3609] addCustomLine AAA 53.600 160.300 75.200 160.300
[03/15 20:02:29   3609] addCustomLine AAA 75.200 138.700 75.200 160.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_38_, Center Move (85.200,136.900)->(79.200,147.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 74.400 126.100 74.400 147.700
[03/15 20:02:29   3609] addCustomLine AAA 74.400 126.100 96.000 126.100
[03/15 20:02:29   3609] addCustomLine AAA 74.400 147.700 96.000 147.700
[03/15 20:02:29   3609] addCustomLine AAA 96.000 126.100 96.000 147.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_27_, Center Move (112.200,394.300)->(106.000,383.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 101.400 383.500 101.400 405.100
[03/15 20:02:29   3609] addCustomLine AAA 101.400 383.500 123.000 383.500
[03/15 20:02:29   3609] addCustomLine AAA 101.400 405.100 123.000 405.100
[03/15 20:02:29   3609] addCustomLine AAA 123.000 383.500 123.000 405.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_18_, Center Move (111.400,417.700)->(100.200,412.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 100.600 406.900 100.600 428.500
[03/15 20:02:29   3609] addCustomLine AAA 100.600 406.900 122.200 406.900
[03/15 20:02:29   3609] addCustomLine AAA 100.600 428.500 122.200 428.500
[03/15 20:02:29   3609] addCustomLine AAA 122.200 406.900 122.200 428.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_13_, Center Move (13.200,383.500)->(20.200,372.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.400 372.700 2.400 394.300
[03/15 20:02:29   3609] addCustomLine AAA 2.400 372.700 24.000 372.700
[03/15 20:02:29   3609] addCustomLine AAA 2.400 394.300 24.000 394.300
[03/15 20:02:29   3609] addCustomLine AAA 24.000 372.700 24.000 394.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory5_reg_1_, Center Move (112.400,406.900)->(99.400,399.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 101.600 396.100 101.600 417.700
[03/15 20:02:29   3609] addCustomLine AAA 101.600 396.100 123.200 396.100
[03/15 20:02:29   3609] addCustomLine AAA 101.600 417.700 123.200 417.700
[03/15 20:02:29   3609] addCustomLine AAA 123.200 396.100 123.200 417.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory6_reg_62_, Center Move (44.200,444.700)->(41.400,433.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 33.400 433.900 33.400 455.500
[03/15 20:02:29   3609] addCustomLine AAA 33.400 433.900 55.000 433.900
[03/15 20:02:29   3609] addCustomLine AAA 33.400 455.500 55.000 455.500
[03/15 20:02:29   3609] addCustomLine AAA 55.000 433.900 55.000 455.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory6_reg_32_, Center Move (101.400,142.300)->(96.800,153.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 90.600 131.500 90.600 153.100
[03/15 20:02:29   3609] addCustomLine AAA 90.600 131.500 112.200 131.500
[03/15 20:02:29   3609] addCustomLine AAA 90.600 153.100 112.200 153.100
[03/15 20:02:29   3609] addCustomLine AAA 112.200 131.500 112.200 153.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory6_reg_29_, Center Move (46.600,162.100)->(51.800,172.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 35.800 151.300 35.800 172.900
[03/15 20:02:29   3609] addCustomLine AAA 35.800 151.300 57.400 151.300
[03/15 20:02:29   3609] addCustomLine AAA 35.800 172.900 57.400 172.900
[03/15 20:02:29   3609] addCustomLine AAA 57.400 151.300 57.400 172.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory6_reg_21_, Center Move (27.000,444.700)->(30.600,433.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 16.200 433.900 16.200 455.500
[03/15 20:02:29   3609] addCustomLine AAA 16.200 433.900 37.800 433.900
[03/15 20:02:29   3609] addCustomLine AAA 16.200 455.500 37.800 455.500
[03/15 20:02:29   3609] addCustomLine AAA 37.800 433.900 37.800 455.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory6_reg_15_, Center Move (93.800,140.500)->(90.200,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 83.000 129.700 83.000 151.300
[03/15 20:02:29   3609] addCustomLine AAA 83.000 129.700 104.600 129.700
[03/15 20:02:29   3609] addCustomLine AAA 83.000 151.300 104.600 151.300
[03/15 20:02:29   3609] addCustomLine AAA 104.600 129.700 104.600 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_42_, Center Move (55.700,160.300)->(56.100,171.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 44.900 149.500 44.900 171.100
[03/15 20:02:29   3609] addCustomLine AAA 44.900 149.500 66.500 149.500
[03/15 20:02:29   3609] addCustomLine AAA 44.900 171.100 66.500 171.100
[03/15 20:02:29   3609] addCustomLine AAA 66.500 149.500 66.500 171.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_32_, Center Move (101.500,140.500)->(99.500,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 90.700 129.700 90.700 151.300
[03/15 20:02:29   3609] addCustomLine AAA 90.700 129.700 112.300 129.700
[03/15 20:02:29   3609] addCustomLine AAA 90.700 151.300 112.300 151.300
[03/15 20:02:29   3609] addCustomLine AAA 112.300 129.700 112.300 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_29_, Center Move (49.500,158.500)->(51.100,169.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 38.700 147.700 38.700 169.300
[03/15 20:02:29   3609] addCustomLine AAA 38.700 147.700 60.300 147.700
[03/15 20:02:29   3609] addCustomLine AAA 38.700 169.300 60.300 169.300
[03/15 20:02:29   3609] addCustomLine AAA 60.300 147.700 60.300 169.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_28_, Center Move (106.500,145.900)->(99.700,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 95.700 135.100 95.700 156.700
[03/15 20:02:29   3609] addCustomLine AAA 95.700 135.100 117.300 135.100
[03/15 20:02:29   3609] addCustomLine AAA 95.700 156.700 117.300 156.700
[03/15 20:02:29   3609] addCustomLine AAA 117.300 135.100 117.300 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_21_, Center Move (23.700,441.100)->(30.100,430.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 12.900 430.300 12.900 451.900
[03/15 20:02:29   3609] addCustomLine AAA 12.900 430.300 34.500 430.300
[03/15 20:02:29   3609] addCustomLine AAA 12.900 451.900 34.500 451.900
[03/15 20:02:29   3609] addCustomLine AAA 34.500 430.300 34.500 451.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_18_, Center Move (111.100,410.500)->(105.500,399.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 100.300 399.700 100.300 421.300
[03/15 20:02:29   3609] addCustomLine AAA 100.300 399.700 121.900 399.700
[03/15 20:02:29   3609] addCustomLine AAA 100.300 421.300 121.900 421.300
[03/15 20:02:29   3609] addCustomLine AAA 121.900 399.700 121.900 421.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory7_reg_11_, Center Move (52.300,145.900)->(56.100,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 41.500 135.100 41.500 156.700
[03/15 20:02:29   3609] addCustomLine AAA 41.500 135.100 63.100 135.100
[03/15 20:02:29   3609] addCustomLine AAA 41.500 156.700 63.100 156.700
[03/15 20:02:29   3609] addCustomLine AAA 63.100 135.100 63.100 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_62_, Center Move (43.800,448.300)->(42.600,437.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 33.000 437.500 33.000 459.100
[03/15 20:02:29   3609] addCustomLine AAA 33.000 437.500 54.600 437.500
[03/15 20:02:29   3609] addCustomLine AAA 33.000 459.100 54.600 459.100
[03/15 20:02:29   3609] addCustomLine AAA 54.600 437.500 54.600 459.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_51_, Center Move (97.600,372.700)->(94.800,361.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 86.800 361.900 86.800 383.500
[03/15 20:02:29   3609] addCustomLine AAA 86.800 361.900 108.400 361.900
[03/15 20:02:29   3609] addCustomLine AAA 86.800 383.500 108.400 383.500
[03/15 20:02:29   3609] addCustomLine AAA 108.400 361.900 108.400 383.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_45_, Center Move (26.800,378.100)->(31.200,367.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 16.000 367.300 16.000 388.900
[03/15 20:02:29   3609] addCustomLine AAA 16.000 367.300 37.600 367.300
[03/15 20:02:29   3609] addCustomLine AAA 16.000 388.900 37.600 388.900
[03/15 20:02:29   3609] addCustomLine AAA 37.600 367.300 37.600 388.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_41_, Center Move (68.600,153.100)->(68.200,163.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 57.800 142.300 57.800 163.900
[03/15 20:02:29   3609] addCustomLine AAA 57.800 142.300 79.400 142.300
[03/15 20:02:29   3609] addCustomLine AAA 57.800 163.900 79.400 163.900
[03/15 20:02:29   3609] addCustomLine AAA 79.400 142.300 79.400 163.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_27_, Center Move (106.200,388.900)->(98.000,378.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 95.400 378.100 95.400 399.700
[03/15 20:02:29   3609] addCustomLine AAA 95.400 378.100 117.000 378.100
[03/15 20:02:29   3609] addCustomLine AAA 95.400 399.700 117.000 399.700
[03/15 20:02:29   3609] addCustomLine AAA 117.000 378.100 117.000 399.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_15_, Center Move (92.200,147.700)->(87.400,158.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 81.400 136.900 81.400 158.500
[03/15 20:02:29   3609] addCustomLine AAA 81.400 136.900 103.000 136.900
[03/15 20:02:29   3609] addCustomLine AAA 81.400 158.500 103.000 158.500
[03/15 20:02:29   3609] addCustomLine AAA 103.000 136.900 103.000 158.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_9_, Center Move (51.000,385.300)->(52.200,374.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 40.200 374.500 40.200 396.100
[03/15 20:02:29   3609] addCustomLine AAA 40.200 374.500 61.800 374.500
[03/15 20:02:29   3609] addCustomLine AAA 40.200 396.100 61.800 396.100
[03/15 20:02:29   3609] addCustomLine AAA 61.800 374.500 61.800 396.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_5_, Center Move (66.000,448.300)->(62.200,437.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 55.200 437.500 55.200 459.100
[03/15 20:02:29   3609] addCustomLine AAA 55.200 437.500 76.800 437.500
[03/15 20:02:29   3609] addCustomLine AAA 55.200 459.100 76.800 459.100
[03/15 20:02:29   3609] addCustomLine AAA 76.800 437.500 76.800 459.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory0_reg_3_, Center Move (59.800,448.300)->(53.000,437.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 49.000 437.500 49.000 459.100
[03/15 20:02:29   3609] addCustomLine AAA 49.000 437.500 70.600 437.500
[03/15 20:02:29   3609] addCustomLine AAA 49.000 459.100 70.600 459.100
[03/15 20:02:29   3609] addCustomLine AAA 70.600 437.500 70.600 459.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_62_, Center Move (45.900,453.700)->(42.900,442.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 35.100 442.900 35.100 464.500
[03/15 20:02:29   3609] addCustomLine AAA 35.100 442.900 56.700 442.900
[03/15 20:02:29   3609] addCustomLine AAA 35.100 464.500 56.700 464.500
[03/15 20:02:29   3609] addCustomLine AAA 56.700 442.900 56.700 464.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_61_, Center Move (40.500,243.100)->(51.500,246.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 29.700 232.300 29.700 253.900
[03/15 20:02:29   3609] addCustomLine AAA 29.700 232.300 51.300 232.300
[03/15 20:02:29   3609] addCustomLine AAA 29.700 253.900 51.300 253.900
[03/15 20:02:29   3609] addCustomLine AAA 51.300 232.300 51.300 253.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_38_, Center Move (78.700,145.900)->(79.100,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 67.900 135.100 67.900 156.700
[03/15 20:02:29   3609] addCustomLine AAA 67.900 135.100 89.500 135.100
[03/15 20:02:29   3609] addCustomLine AAA 67.900 156.700 89.500 156.700
[03/15 20:02:29   3609] addCustomLine AAA 89.500 135.100 89.500 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/Q_reg_38_, Center Move (58.400,140.500)->(61.200,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 47.600 129.700 47.600 151.300
[03/15 20:02:29   3609] addCustomLine AAA 47.600 129.700 69.200 129.700
[03/15 20:02:29   3609] addCustomLine AAA 47.600 151.300 69.200 151.300
[03/15 20:02:29   3609] addCustomLine AAA 69.200 129.700 69.200 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_36_, Center Move (31.700,387.100)->(37.900,376.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 20.900 376.300 20.900 397.900
[03/15 20:02:29   3609] addCustomLine AAA 20.900 376.300 42.500 376.300
[03/15 20:02:29   3609] addCustomLine AAA 20.900 397.900 42.500 397.900
[03/15 20:02:29   3609] addCustomLine AAA 42.500 376.300 42.500 397.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_30_, Center Move (39.300,450.100)->(37.700,439.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 28.500 439.300 28.500 460.900
[03/15 20:02:29   3609] addCustomLine AAA 28.500 439.300 50.100 439.300
[03/15 20:02:29   3609] addCustomLine AAA 28.500 460.900 50.100 460.900
[03/15 20:02:29   3609] addCustomLine AAA 50.100 439.300 50.100 460.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_22_, Center Move (33.100,457.300)->(33.300,446.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 22.300 446.500 22.300 468.100
[03/15 20:02:29   3609] addCustomLine AAA 22.300 446.500 43.900 446.500
[03/15 20:02:29   3609] addCustomLine AAA 22.300 468.100 43.900 468.100
[03/15 20:02:29   3609] addCustomLine AAA 43.900 446.500 43.900 468.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_21_, Center Move (27.900,453.700)->(33.100,442.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 17.100 442.900 17.100 464.500
[03/15 20:02:29   3609] addCustomLine AAA 17.100 442.900 38.700 442.900
[03/15 20:02:29   3609] addCustomLine AAA 17.100 464.500 38.700 464.500
[03/15 20:02:29   3609] addCustomLine AAA 38.700 442.900 38.700 464.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_19_, Center Move (102.300,444.700)->(92.300,433.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 91.500 433.900 91.500 455.500
[03/15 20:02:29   3609] addCustomLine AAA 91.500 433.900 113.100 433.900
[03/15 20:02:29   3609] addCustomLine AAA 91.500 455.500 113.100 455.500
[03/15 20:02:29   3609] addCustomLine AAA 113.100 433.900 113.100 455.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_17_, Center Move (101.500,435.700)->(95.500,424.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 90.700 424.900 90.700 446.500
[03/15 20:02:29   3609] addCustomLine AAA 90.700 424.900 112.300 424.900
[03/15 20:02:29   3609] addCustomLine AAA 90.700 446.500 112.300 446.500
[03/15 20:02:29   3609] addCustomLine AAA 112.300 424.900 112.300 446.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_15_, Center Move (90.500,149.500)->(88.900,160.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 79.700 138.700 79.700 160.300
[03/15 20:02:29   3609] addCustomLine AAA 79.700 138.700 101.300 138.700
[03/15 20:02:29   3609] addCustomLine AAA 79.700 160.300 101.300 160.300
[03/15 20:02:29   3609] addCustomLine AAA 101.300 138.700 101.300 160.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_13_, Center Move (27.500,392.500)->(32.100,381.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 16.700 381.700 16.700 403.300
[03/15 20:02:29   3609] addCustomLine AAA 16.700 381.700 38.300 381.700
[03/15 20:02:29   3609] addCustomLine AAA 16.700 403.300 38.300 403.300
[03/15 20:02:29   3609] addCustomLine AAA 38.300 381.700 38.300 403.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/Q_reg_10_, Center Move (55.200,138.700)->(64.600,149.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 44.400 127.900 44.400 149.500
[03/15 20:02:29   3609] addCustomLine AAA 44.400 127.900 66.000 127.900
[03/15 20:02:29   3609] addCustomLine AAA 44.400 149.500 66.000 149.500
[03/15 20:02:29   3609] addCustomLine AAA 66.000 127.900 66.000 149.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_5_, Center Move (65.300,453.700)->(61.500,442.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 54.500 442.900 54.500 464.500
[03/15 20:02:29   3609] addCustomLine AAA 54.500 442.900 76.100 442.900
[03/15 20:02:29   3609] addCustomLine AAA 54.500 464.500 76.100 464.500
[03/15 20:02:29   3609] addCustomLine AAA 76.100 442.900 76.100 464.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/memory1_reg_3_, Center Move (59.100,453.700)->(53.100,442.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 48.300 442.900 48.300 464.500
[03/15 20:02:29   3609] addCustomLine AAA 48.300 442.900 69.900 442.900
[03/15 20:02:29   3609] addCustomLine AAA 48.300 464.500 69.900 464.500
[03/15 20:02:29   3609] addCustomLine AAA 69.900 442.900 69.900 464.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: kmem_instance/Q_reg_2_, Center Move (78.800,430.300)->(73.200,419.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 68.000 419.500 68.000 441.100
[03/15 20:02:29   3609] addCustomLine AAA 68.000 419.500 89.600 419.500
[03/15 20:02:29   3609] addCustomLine AAA 68.000 441.100 89.600 441.100
[03/15 20:02:29   3609] addCustomLine AAA 89.600 419.500 89.600 441.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_156_, Center Move (237.900,84.700)->(234.100,95.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 227.100 73.900 227.100 95.500
[03/15 20:02:29   3609] addCustomLine AAA 227.100 73.900 248.700 73.900
[03/15 20:02:29   3609] addCustomLine AAA 227.100 95.500 248.700 95.500
[03/15 20:02:29   3609] addCustomLine AAA 248.700 73.900 248.700 95.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_153_, Center Move (241.500,10.900)->(249.300,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 230.700 0.100 230.700 21.700
[03/15 20:02:29   3609] addCustomLine AAA 230.700 0.100 252.300 0.100
[03/15 20:02:29   3609] addCustomLine AAA 230.700 21.700 252.300 21.700
[03/15 20:02:29   3609] addCustomLine AAA 252.300 0.100 252.300 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_152_, Center Move (267.700,12.700)->(272.500,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 256.900 1.900 256.900 23.500
[03/15 20:02:29   3609] addCustomLine AAA 256.900 1.900 278.500 1.900
[03/15 20:02:29   3609] addCustomLine AAA 256.900 23.500 278.500 23.500
[03/15 20:02:29   3609] addCustomLine AAA 278.500 1.900 278.500 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_151_, Center Move (279.700,10.900)->(277.700,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 268.900 0.100 268.900 21.700
[03/15 20:02:29   3609] addCustomLine AAA 268.900 0.100 290.500 0.100
[03/15 20:02:29   3609] addCustomLine AAA 268.900 21.700 290.500 21.700
[03/15 20:02:29   3609] addCustomLine AAA 290.500 0.100 290.500 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_150_, Center Move (226.900,10.900)->(238.500,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 216.100 0.100 216.100 21.700
[03/15 20:02:29   3609] addCustomLine AAA 216.100 0.100 237.700 0.100
[03/15 20:02:29   3609] addCustomLine AAA 216.100 21.700 237.700 21.700
[03/15 20:02:29   3609] addCustomLine AAA 237.700 0.100 237.700 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_140_, Center Move (275.100,10.900)->(273.900,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 264.300 0.100 264.300 21.700
[03/15 20:02:29   3609] addCustomLine AAA 264.300 0.100 285.900 0.100
[03/15 20:02:29   3609] addCustomLine AAA 264.300 21.700 285.900 21.700
[03/15 20:02:29   3609] addCustomLine AAA 285.900 0.100 285.900 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_137_, Center Move (270.100,90.100)->(271.900,100.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 259.300 79.300 259.300 100.900
[03/15 20:02:29   3609] addCustomLine AAA 259.300 79.300 280.900 79.300
[03/15 20:02:29   3609] addCustomLine AAA 259.300 100.900 280.900 100.900
[03/15 20:02:29   3609] addCustomLine AAA 280.900 79.300 280.900 100.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_95_, Center Move (254.900,255.700)->(268.500,250.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 244.100 244.900 244.100 266.500
[03/15 20:02:29   3609] addCustomLine AAA 244.100 244.900 265.700 244.900
[03/15 20:02:29   3609] addCustomLine AAA 244.100 266.500 265.700 266.500
[03/15 20:02:29   3609] addCustomLine AAA 265.700 244.900 265.700 266.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_94_, Center Move (278.900,264.700)->(281.500,253.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 268.100 253.900 268.100 275.500
[03/15 20:02:29   3609] addCustomLine AAA 268.100 253.900 289.700 253.900
[03/15 20:02:29   3609] addCustomLine AAA 268.100 275.500 289.700 275.500
[03/15 20:02:29   3609] addCustomLine AAA 289.700 253.900 289.700 275.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_85_, Center Move (285.900,266.500)->(285.300,253.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 275.100 255.700 275.100 277.300
[03/15 20:02:29   3609] addCustomLine AAA 275.100 255.700 296.700 255.700
[03/15 20:02:29   3609] addCustomLine AAA 275.100 277.300 296.700 277.300
[03/15 20:02:29   3609] addCustomLine AAA 296.700 255.700 296.700 277.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_83_, Center Move (272.100,262.900)->(278.300,252.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 261.300 252.100 261.300 273.700
[03/15 20:02:29   3609] addCustomLine AAA 261.300 252.100 282.900 252.100
[03/15 20:02:29   3609] addCustomLine AAA 261.300 273.700 282.900 273.700
[03/15 20:02:29   3609] addCustomLine AAA 282.900 252.100 282.900 273.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_62_, Center Move (230.100,81.100)->(229.100,91.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 219.300 70.300 219.300 91.900
[03/15 20:02:29   3609] addCustomLine AAA 219.300 70.300 240.900 70.300
[03/15 20:02:29   3609] addCustomLine AAA 219.300 91.900 240.900 91.900
[03/15 20:02:29   3609] addCustomLine AAA 240.900 70.300 240.900 91.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_46_, Center Move (154.500,142.300)->(143.700,138.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 143.700 131.500 143.700 153.100
[03/15 20:02:29   3609] addCustomLine AAA 143.700 131.500 165.300 131.500
[03/15 20:02:29   3609] addCustomLine AAA 143.700 153.100 165.300 153.100
[03/15 20:02:29   3609] addCustomLine AAA 165.300 131.500 165.300 153.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_30_, Center Move (202.900,21.700)->(209.300,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 192.100 10.900 192.100 32.500
[03/15 20:02:29   3609] addCustomLine AAA 192.100 10.900 213.700 10.900
[03/15 20:02:29   3609] addCustomLine AAA 192.100 32.500 213.700 32.500
[03/15 20:02:29   3609] addCustomLine AAA 213.700 10.900 213.700 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory4_reg_12_, Center Move (98.300,66.700)->(107.900,77.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 87.500 55.900 87.500 77.500
[03/15 20:02:29   3609] addCustomLine AAA 87.500 55.900 109.100 55.900
[03/15 20:02:29   3609] addCustomLine AAA 87.500 77.500 109.100 77.500
[03/15 20:02:29   3609] addCustomLine AAA 109.100 55.900 109.100 77.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_153_, Center Move (240.500,16.300)->(249.700,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 229.700 5.500 229.700 27.100
[03/15 20:02:29   3609] addCustomLine AAA 229.700 5.500 251.300 5.500
[03/15 20:02:29   3609] addCustomLine AAA 229.700 27.100 251.300 27.100
[03/15 20:02:29   3609] addCustomLine AAA 251.300 5.500 251.300 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_150_, Center Move (217.700,14.500)->(228.500,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 206.900 3.700 206.900 25.300
[03/15 20:02:29   3609] addCustomLine AAA 206.900 3.700 228.500 3.700
[03/15 20:02:29   3609] addCustomLine AAA 206.900 25.300 228.500 25.300
[03/15 20:02:29   3609] addCustomLine AAA 228.500 3.700 228.500 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_126_, Center Move (293.700,106.300)->(304.700,106.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 282.900 95.500 282.900 117.100
[03/15 20:02:29   3609] addCustomLine AAA 282.900 95.500 304.500 95.500
[03/15 20:02:29   3609] addCustomLine AAA 282.900 117.100 304.500 117.100
[03/15 20:02:29   3609] addCustomLine AAA 304.500 95.500 304.500 117.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_105_, Center Move (273.500,252.100)->(284.500,246.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 262.700 241.300 262.700 262.900
[03/15 20:02:29   3609] addCustomLine AAA 262.700 241.300 284.300 241.300
[03/15 20:02:29   3609] addCustomLine AAA 262.700 262.900 284.300 262.900
[03/15 20:02:29   3609] addCustomLine AAA 284.300 241.300 284.300 262.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_96_, Center Move (255.700,261.100)->(259.300,250.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 244.900 250.300 244.900 271.900
[03/15 20:02:29   3609] addCustomLine AAA 244.900 250.300 266.500 250.300
[03/15 20:02:29   3609] addCustomLine AAA 244.900 271.900 266.500 271.900
[03/15 20:02:29   3609] addCustomLine AAA 266.500 250.300 266.500 271.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_76_, Center Move (246.500,255.700)->(251.100,244.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 235.700 244.900 235.700 266.500
[03/15 20:02:29   3609] addCustomLine AAA 235.700 244.900 257.300 244.900
[03/15 20:02:29   3609] addCustomLine AAA 235.700 266.500 257.300 266.500
[03/15 20:02:29   3609] addCustomLine AAA 257.300 244.900 257.300 266.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_59_, Center Move (220.300,90.100)->(215.500,100.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 209.500 79.300 209.500 100.900
[03/15 20:02:29   3609] addCustomLine AAA 209.500 79.300 231.100 79.300
[03/15 20:02:29   3609] addCustomLine AAA 209.500 100.900 231.100 100.900
[03/15 20:02:29   3609] addCustomLine AAA 231.100 79.300 231.100 100.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_30_, Center Move (205.300,18.100)->(207.700,28.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 194.500 7.300 194.500 28.900
[03/15 20:02:29   3609] addCustomLine AAA 194.500 7.300 216.100 7.300
[03/15 20:02:29   3609] addCustomLine AAA 194.500 28.900 216.100 28.900
[03/15 20:02:29   3609] addCustomLine AAA 216.100 7.300 216.100 28.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_26_, Center Move (156.100,19.900)->(152.100,30.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 145.300 9.100 145.300 30.700
[03/15 20:02:29   3609] addCustomLine AAA 145.300 9.100 166.900 9.100
[03/15 20:02:29   3609] addCustomLine AAA 145.300 30.700 166.900 30.700
[03/15 20:02:29   3609] addCustomLine AAA 166.900 9.100 166.900 30.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_13_, Center Move (122.500,57.700)->(121.300,68.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 111.700 46.900 111.700 68.500
[03/15 20:02:29   3609] addCustomLine AAA 111.700 46.900 133.300 46.900
[03/15 20:02:29   3609] addCustomLine AAA 111.700 68.500 133.300 68.500
[03/15 20:02:29   3609] addCustomLine AAA 133.300 46.900 133.300 68.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_11_, Center Move (46.500,19.900)->(49.100,30.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 35.700 9.100 35.700 30.700
[03/15 20:02:29   3609] addCustomLine AAA 35.700 9.100 57.300 9.100
[03/15 20:02:29   3609] addCustomLine AAA 35.700 30.700 57.300 30.700
[03/15 20:02:29   3609] addCustomLine AAA 57.300 9.100 57.300 30.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_8_, Center Move (53.900,21.700)->(57.900,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 43.100 10.900 43.100 32.500
[03/15 20:02:29   3609] addCustomLine AAA 43.100 10.900 64.700 10.900
[03/15 20:02:29   3609] addCustomLine AAA 43.100 32.500 64.700 32.500
[03/15 20:02:29   3609] addCustomLine AAA 64.700 10.900 64.700 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_3_, Center Move (46.300,14.500)->(49.500,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 35.500 3.700 35.500 25.300
[03/15 20:02:29   3609] addCustomLine AAA 35.500 3.700 57.100 3.700
[03/15 20:02:29   3609] addCustomLine AAA 35.500 25.300 57.100 25.300
[03/15 20:02:29   3609] addCustomLine AAA 57.100 3.700 57.100 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory2_reg_1_, Center Move (60.500,16.300)->(60.300,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 49.700 5.500 49.700 27.100
[03/15 20:02:29   3609] addCustomLine AAA 49.700 5.500 71.300 5.500
[03/15 20:02:29   3609] addCustomLine AAA 49.700 27.100 71.300 27.100
[03/15 20:02:29   3609] addCustomLine AAA 71.300 5.500 71.300 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_154_, Center Move (221.500,41.500)->(232.700,36.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 210.700 30.700 210.700 52.300
[03/15 20:02:29   3609] addCustomLine AAA 210.700 30.700 232.300 30.700
[03/15 20:02:29   3609] addCustomLine AAA 210.700 52.300 232.300 52.300
[03/15 20:02:29   3609] addCustomLine AAA 232.300 30.700 232.300 52.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_150_, Center Move (215.100,27.100)->(225.900,34.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 204.300 16.300 204.300 37.900
[03/15 20:02:29   3609] addCustomLine AAA 204.300 16.300 225.900 16.300
[03/15 20:02:29   3609] addCustomLine AAA 204.300 37.900 225.900 37.900
[03/15 20:02:29   3609] addCustomLine AAA 225.900 16.300 225.900 37.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_124_, Center Move (267.900,140.500)->(265.700,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 257.100 129.700 257.100 151.300
[03/15 20:02:29   3609] addCustomLine AAA 257.100 129.700 278.700 129.700
[03/15 20:02:29   3609] addCustomLine AAA 257.100 151.300 278.700 151.300
[03/15 20:02:29   3609] addCustomLine AAA 278.700 129.700 278.700 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_85_, Center Move (272.900,235.900)->(283.900,234.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 262.100 225.100 262.100 246.700
[03/15 20:02:29   3609] addCustomLine AAA 262.100 225.100 283.700 225.100
[03/15 20:02:29   3609] addCustomLine AAA 262.100 246.700 283.700 246.700
[03/15 20:02:29   3609] addCustomLine AAA 283.700 225.100 283.700 246.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_83_, Center Move (265.300,234.100)->(276.300,232.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 254.500 223.300 254.500 244.900
[03/15 20:02:29   3609] addCustomLine AAA 254.500 223.300 276.100 223.300
[03/15 20:02:29   3609] addCustomLine AAA 254.500 244.900 276.100 244.900
[03/15 20:02:29   3609] addCustomLine AAA 276.100 223.300 276.100 244.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_41_, Center Move (145.700,109.900)->(134.700,99.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 134.900 99.100 134.900 120.700
[03/15 20:02:29   3609] addCustomLine AAA 134.900 99.100 156.500 99.100
[03/15 20:02:29   3609] addCustomLine AAA 134.900 120.700 156.500 120.700
[03/15 20:02:29   3609] addCustomLine AAA 156.500 99.100 156.500 120.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory3_reg_22_, Center Move (148.900,25.300)->(136.300,34.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 138.100 14.500 138.100 36.100
[03/15 20:02:29   3609] addCustomLine AAA 138.100 14.500 159.700 14.500
[03/15 20:02:29   3609] addCustomLine AAA 138.100 36.100 159.700 36.100
[03/15 20:02:29   3609] addCustomLine AAA 159.700 14.500 159.700 36.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_156_, Center Move (247.800,95.500)->(246.000,106.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 237.000 84.700 237.000 106.300
[03/15 20:02:29   3609] addCustomLine AAA 237.000 84.700 258.600 84.700
[03/15 20:02:29   3609] addCustomLine AAA 237.000 106.300 258.600 106.300
[03/15 20:02:29   3609] addCustomLine AAA 258.600 84.700 258.600 106.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_150_, Center Move (216.200,21.700)->(227.000,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 205.400 10.900 205.400 32.500
[03/15 20:02:29   3609] addCustomLine AAA 205.400 10.900 227.000 10.900
[03/15 20:02:29   3609] addCustomLine AAA 205.400 32.500 227.000 32.500
[03/15 20:02:29   3609] addCustomLine AAA 227.000 10.900 227.000 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_131_, Center Move (346.000,111.700)->(334.600,106.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 335.200 100.900 335.200 122.500
[03/15 20:02:29   3609] addCustomLine AAA 335.200 100.900 356.800 100.900
[03/15 20:02:29   3609] addCustomLine AAA 335.200 122.500 356.800 122.500
[03/15 20:02:29   3609] addCustomLine AAA 356.800 100.900 356.800 122.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_112_, Center Move (286.200,172.900)->(275.400,174.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 275.400 162.100 275.400 183.700
[03/15 20:02:29   3609] addCustomLine AAA 275.400 162.100 297.000 162.100
[03/15 20:02:29   3609] addCustomLine AAA 275.400 183.700 297.000 183.700
[03/15 20:02:29   3609] addCustomLine AAA 297.000 162.100 297.000 183.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_75_, Center Move (246.400,183.700)->(233.000,183.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 235.600 172.900 235.600 194.500
[03/15 20:02:29   3609] addCustomLine AAA 235.600 172.900 257.200 172.900
[03/15 20:02:29   3609] addCustomLine AAA 235.600 194.500 257.200 194.500
[03/15 20:02:29   3609] addCustomLine AAA 257.200 172.900 257.200 194.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory5_reg_58_, Center Move (209.400,79.300)->(208.600,90.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 198.600 68.500 198.600 90.100
[03/15 20:02:29   3609] addCustomLine AAA 198.600 68.500 220.200 68.500
[03/15 20:02:29   3609] addCustomLine AAA 198.600 90.100 220.200 90.100
[03/15 20:02:29   3609] addCustomLine AAA 220.200 68.500 220.200 90.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_154_, Center Move (230.600,43.300)->(241.400,34.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 219.800 32.500 219.800 54.100
[03/15 20:02:29   3609] addCustomLine AAA 219.800 32.500 241.400 32.500
[03/15 20:02:29   3609] addCustomLine AAA 219.800 54.100 241.400 54.100
[03/15 20:02:29   3609] addCustomLine AAA 241.400 32.500 241.400 54.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_101_, Center Move (303.800,234.100)->(302.000,223.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 293.000 223.300 293.000 244.900
[03/15 20:02:29   3609] addCustomLine AAA 293.000 223.300 314.600 223.300
[03/15 20:02:29   3609] addCustomLine AAA 293.000 244.900 314.600 244.900
[03/15 20:02:29   3609] addCustomLine AAA 314.600 223.300 314.600 244.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_58_, Center Move (210.800,68.500)->(197.400,66.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 200.000 57.700 200.000 79.300
[03/15 20:02:29   3609] addCustomLine AAA 200.000 57.700 221.600 57.700
[03/15 20:02:29   3609] addCustomLine AAA 200.000 79.300 221.600 79.300
[03/15 20:02:29   3609] addCustomLine AAA 221.600 57.700 221.600 79.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_52_, Center Move (200.000,156.700)->(201.200,145.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 189.200 145.900 189.200 167.500
[03/15 20:02:29   3609] addCustomLine AAA 189.200 145.900 210.800 145.900
[03/15 20:02:29   3609] addCustomLine AAA 189.200 167.500 210.800 167.500
[03/15 20:02:29   3609] addCustomLine AAA 210.800 145.900 210.800 167.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_50_, Center Move (140.400,174.700)->(132.400,163.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 129.600 163.900 129.600 185.500
[03/15 20:02:29   3609] addCustomLine AAA 129.600 163.900 151.200 163.900
[03/15 20:02:29   3609] addCustomLine AAA 129.600 185.500 151.200 185.500
[03/15 20:02:29   3609] addCustomLine AAA 151.200 163.900 151.200 185.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_37_, Center Move (206.000,57.700)->(194.200,55.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 195.200 46.900 195.200 68.500
[03/15 20:02:29   3609] addCustomLine AAA 195.200 46.900 216.800 46.900
[03/15 20:02:29   3609] addCustomLine AAA 195.200 68.500 216.800 68.500
[03/15 20:02:29   3609] addCustomLine AAA 216.800 46.900 216.800 68.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_26_, Center Move (151.600,21.700)->(142.400,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 140.800 10.900 140.800 32.500
[03/15 20:02:29   3609] addCustomLine AAA 140.800 10.900 162.400 10.900
[03/15 20:02:29   3609] addCustomLine AAA 140.800 32.500 162.400 32.500
[03/15 20:02:29   3609] addCustomLine AAA 162.400 10.900 162.400 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_20_, Center Move (159.400,77.500)->(147.600,79.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 148.600 66.700 148.600 88.300
[03/15 20:02:29   3609] addCustomLine AAA 148.600 66.700 170.200 66.700
[03/15 20:02:29   3609] addCustomLine AAA 148.600 88.300 170.200 88.300
[03/15 20:02:29   3609] addCustomLine AAA 170.200 66.700 170.200 88.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_11_, Center Move (20.000,28.900)->(30.600,39.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 9.200 18.100 9.200 39.700
[03/15 20:02:29   3609] addCustomLine AAA 9.200 18.100 30.800 18.100
[03/15 20:02:29   3609] addCustomLine AAA 9.200 39.700 30.800 39.700
[03/15 20:02:29   3609] addCustomLine AAA 30.800 18.100 30.800 39.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory6_reg_2_, Center Move (152.800,45.100)->(141.200,48.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 142.000 34.300 142.000 55.900
[03/15 20:02:29   3609] addCustomLine AAA 142.000 34.300 163.600 34.300
[03/15 20:02:29   3609] addCustomLine AAA 142.000 55.900 163.600 55.900
[03/15 20:02:29   3609] addCustomLine AAA 163.600 34.300 163.600 55.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_153_, Center Move (250.300,10.900)->(256.300,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 239.500 0.100 239.500 21.700
[03/15 20:02:29   3609] addCustomLine AAA 239.500 0.100 261.100 0.100
[03/15 20:02:29   3609] addCustomLine AAA 239.500 21.700 261.100 21.700
[03/15 20:02:29   3609] addCustomLine AAA 261.100 0.100 261.100 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_152_, Center Move (259.100,10.900)->(267.900,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 248.300 0.100 248.300 21.700
[03/15 20:02:29   3609] addCustomLine AAA 248.300 0.100 269.900 0.100
[03/15 20:02:29   3609] addCustomLine AAA 248.300 21.700 269.900 21.700
[03/15 20:02:29   3609] addCustomLine AAA 269.900 0.100 269.900 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_151_, Center Move (284.100,12.700)->(281.300,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 273.300 1.900 273.300 23.500
[03/15 20:02:29   3609] addCustomLine AAA 273.300 1.900 294.900 1.900
[03/15 20:02:29   3609] addCustomLine AAA 273.300 23.500 294.900 23.500
[03/15 20:02:29   3609] addCustomLine AAA 294.900 1.900 294.900 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_150_, Center Move (234.500,10.900)->(242.300,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 223.700 0.100 223.700 21.700
[03/15 20:02:29   3609] addCustomLine AAA 223.700 0.100 245.300 0.100
[03/15 20:02:29   3609] addCustomLine AAA 223.700 21.700 245.300 21.700
[03/15 20:02:29   3609] addCustomLine AAA 245.300 0.100 245.300 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_142_, Center Move (342.700,55.900)->(337.700,66.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 331.900 45.100 331.900 66.700
[03/15 20:02:29   3609] addCustomLine AAA 331.900 45.100 353.500 45.100
[03/15 20:02:29   3609] addCustomLine AAA 331.900 66.700 353.500 66.700
[03/15 20:02:29   3609] addCustomLine AAA 353.500 45.100 353.500 66.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_140_, Center Move (290.900,12.700)->(285.100,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 280.100 1.900 280.100 23.500
[03/15 20:02:29   3609] addCustomLine AAA 280.100 1.900 301.700 1.900
[03/15 20:02:29   3609] addCustomLine AAA 280.100 23.500 301.700 23.500
[03/15 20:02:29   3609] addCustomLine AAA 301.700 1.900 301.700 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_101_, Center Move (308.100,230.500)->(307.500,219.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 297.300 219.700 297.300 241.300
[03/15 20:02:29   3609] addCustomLine AAA 297.300 219.700 318.900 219.700
[03/15 20:02:29   3609] addCustomLine AAA 297.300 241.300 318.900 241.300
[03/15 20:02:29   3609] addCustomLine AAA 318.900 219.700 318.900 241.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_99_, Center Move (340.500,241.300)->(336.500,230.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 329.700 230.500 329.700 252.100
[03/15 20:02:29   3609] addCustomLine AAA 329.700 230.500 351.300 230.500
[03/15 20:02:29   3609] addCustomLine AAA 329.700 252.100 351.300 252.100
[03/15 20:02:29   3609] addCustomLine AAA 351.300 230.500 351.300 252.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_62_, Center Move (226.700,79.300)->(218.300,90.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 215.900 68.500 215.900 90.100
[03/15 20:02:29   3609] addCustomLine AAA 215.900 68.500 237.500 68.500
[03/15 20:02:29   3609] addCustomLine AAA 215.900 90.100 237.500 90.100
[03/15 20:02:29   3609] addCustomLine AAA 237.500 68.500 237.500 90.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_56_, Center Move (215.300,158.500)->(211.900,147.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 204.500 147.700 204.500 169.300
[03/15 20:02:29   3609] addCustomLine AAA 204.500 147.700 226.100 147.700
[03/15 20:02:29   3609] addCustomLine AAA 204.500 169.300 226.100 169.300
[03/15 20:02:29   3609] addCustomLine AAA 226.100 147.700 226.100 169.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_37_, Center Move (203.100,63.100)->(192.300,59.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 192.300 52.300 192.300 73.900
[03/15 20:02:29   3609] addCustomLine AAA 192.300 52.300 213.900 52.300
[03/15 20:02:29   3609] addCustomLine AAA 192.300 73.900 213.900 73.900
[03/15 20:02:29   3609] addCustomLine AAA 213.900 52.300 213.900 73.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_36_, Center Move (126.900,180.100)->(123.700,169.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 116.100 169.300 116.100 190.900
[03/15 20:02:29   3609] addCustomLine AAA 116.100 169.300 137.700 169.300
[03/15 20:02:29   3609] addCustomLine AAA 116.100 190.900 137.700 190.900
[03/15 20:02:29   3609] addCustomLine AAA 137.700 169.300 137.700 190.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_26_, Center Move (141.900,16.300)->(130.900,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 131.100 5.500 131.100 27.100
[03/15 20:02:29   3609] addCustomLine AAA 131.100 5.500 152.700 5.500
[03/15 20:02:29   3609] addCustomLine AAA 131.100 27.100 152.700 27.100
[03/15 20:02:29   3609] addCustomLine AAA 152.700 5.500 152.700 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_19_, Center Move (116.100,16.300)->(107.300,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 105.300 5.500 105.300 27.100
[03/15 20:02:29   3609] addCustomLine AAA 105.300 5.500 126.900 5.500
[03/15 20:02:29   3609] addCustomLine AAA 105.300 27.100 126.900 27.100
[03/15 20:02:29   3609] addCustomLine AAA 126.900 5.500 126.900 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_15_, Center Move (26.300,45.100)->(37.100,41.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 15.500 34.300 15.500 55.900
[03/15 20:02:29   3609] addCustomLine AAA 15.500 34.300 37.100 34.300
[03/15 20:02:29   3609] addCustomLine AAA 15.500 55.900 37.100 55.900
[03/15 20:02:29   3609] addCustomLine AAA 37.100 34.300 37.100 55.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_11_, Center Move (18.700,41.500)->(29.500,43.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 7.900 30.700 7.900 52.300
[03/15 20:02:29   3609] addCustomLine AAA 7.900 30.700 29.500 30.700
[03/15 20:02:29   3609] addCustomLine AAA 7.900 52.300 29.500 52.300
[03/15 20:02:29   3609] addCustomLine AAA 29.500 30.700 29.500 52.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_4_, Center Move (90.100,18.100)->(96.700,28.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 79.300 7.300 79.300 28.900
[03/15 20:02:29   3609] addCustomLine AAA 79.300 7.300 100.900 7.300
[03/15 20:02:29   3609] addCustomLine AAA 79.300 28.900 100.900 28.900
[03/15 20:02:29   3609] addCustomLine AAA 100.900 7.300 100.900 28.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory7_reg_3_, Center Move (18.300,36.100)->(29.300,41.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 7.500 25.300 7.500 46.900
[03/15 20:02:29   3609] addCustomLine AAA 7.500 25.300 29.100 25.300
[03/15 20:02:29   3609] addCustomLine AAA 7.500 46.900 29.100 46.900
[03/15 20:02:29   3609] addCustomLine AAA 29.100 25.300 29.100 46.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_150_, Center Move (223.800,28.900)->(234.800,28.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 213.000 18.100 213.000 39.700
[03/15 20:02:29   3609] addCustomLine AAA 213.000 18.100 234.600 18.100
[03/15 20:02:29   3609] addCustomLine AAA 213.000 39.700 234.600 39.700
[03/15 20:02:29   3609] addCustomLine AAA 234.600 18.100 234.600 39.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_142_, Center Move (327.800,57.700)->(328.200,68.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 317.000 46.900 317.000 68.500
[03/15 20:02:29   3609] addCustomLine AAA 317.000 46.900 338.600 46.900
[03/15 20:02:29   3609] addCustomLine AAA 317.000 68.500 338.600 68.500
[03/15 20:02:29   3609] addCustomLine AAA 338.600 46.900 338.600 68.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_140_, Center Move (299.400,25.300)->(288.000,30.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 288.600 14.500 288.600 36.100
[03/15 20:02:29   3609] addCustomLine AAA 288.600 14.500 310.200 14.500
[03/15 20:02:29   3609] addCustomLine AAA 288.600 36.100 310.200 36.100
[03/15 20:02:29   3609] addCustomLine AAA 310.200 14.500 310.200 36.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_130_, Center Move (310.600,180.100)->(299.200,176.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 299.800 169.300 299.800 190.900
[03/15 20:02:29   3609] addCustomLine AAA 299.800 169.300 321.400 169.300
[03/15 20:02:29   3609] addCustomLine AAA 299.800 190.900 321.400 190.900
[03/15 20:02:29   3609] addCustomLine AAA 321.400 169.300 321.400 190.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_122_, Center Move (305.000,181.900)->(294.000,180.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 294.200 171.100 294.200 192.700
[03/15 20:02:29   3609] addCustomLine AAA 294.200 171.100 315.800 171.100
[03/15 20:02:29   3609] addCustomLine AAA 294.200 192.700 315.800 192.700
[03/15 20:02:29   3609] addCustomLine AAA 315.800 171.100 315.800 192.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_96_, Center Move (283.800,248.500)->(294.800,241.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 273.000 237.700 273.000 259.300
[03/15 20:02:29   3609] addCustomLine AAA 273.000 237.700 294.600 237.700
[03/15 20:02:29   3609] addCustomLine AAA 273.000 259.300 294.600 259.300
[03/15 20:02:29   3609] addCustomLine AAA 294.600 237.700 294.600 259.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_58_, Center Move (217.600,68.500)->(213.000,79.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 206.800 57.700 206.800 79.300
[03/15 20:02:29   3609] addCustomLine AAA 206.800 57.700 228.400 57.700
[03/15 20:02:29   3609] addCustomLine AAA 206.800 79.300 228.400 79.300
[03/15 20:02:29   3609] addCustomLine AAA 228.400 57.700 228.400 79.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_31_, Center Move (163.600,59.500)->(163.400,70.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 152.800 48.700 152.800 70.300
[03/15 20:02:29   3609] addCustomLine AAA 152.800 48.700 174.400 48.700
[03/15 20:02:29   3609] addCustomLine AAA 152.800 70.300 174.400 70.300
[03/15 20:02:29   3609] addCustomLine AAA 174.400 48.700 174.400 70.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_26_, Center Move (139.600,25.300)->(128.400,30.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 128.800 14.500 128.800 36.100
[03/15 20:02:29   3609] addCustomLine AAA 128.800 14.500 150.400 14.500
[03/15 20:02:29   3609] addCustomLine AAA 128.800 36.100 150.400 36.100
[03/15 20:02:29   3609] addCustomLine AAA 150.400 14.500 150.400 36.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_22_, Center Move (178.200,25.300)->(179.800,36.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 167.400 14.500 167.400 36.100
[03/15 20:02:29   3609] addCustomLine AAA 167.400 14.500 189.000 14.500
[03/15 20:02:29   3609] addCustomLine AAA 167.400 36.100 189.000 36.100
[03/15 20:02:29   3609] addCustomLine AAA 189.000 14.500 189.000 36.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_4_, Center Move (99.400,21.700)->(101.200,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 88.600 10.900 88.600 32.500
[03/15 20:02:29   3609] addCustomLine AAA 88.600 10.900 110.200 10.900
[03/15 20:02:29   3609] addCustomLine AAA 88.600 32.500 110.200 32.500
[03/15 20:02:29   3609] addCustomLine AAA 110.200 10.900 110.200 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_3_, Center Move (32.400,14.500)->(43.400,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 21.600 3.700 21.600 25.300
[03/15 20:02:29   3609] addCustomLine AAA 21.600 3.700 43.200 3.700
[03/15 20:02:29   3609] addCustomLine AAA 21.600 25.300 43.200 25.300
[03/15 20:02:29   3609] addCustomLine AAA 43.200 3.700 43.200 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory0_reg_1_, Center Move (60.400,14.500)->(62.200,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 49.600 3.700 49.600 25.300
[03/15 20:02:29   3609] addCustomLine AAA 49.600 3.700 71.200 3.700
[03/15 20:02:29   3609] addCustomLine AAA 49.600 25.300 71.200 25.300
[03/15 20:02:29   3609] addCustomLine AAA 71.200 3.700 71.200 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_154_, Center Move (225.300,46.900)->(236.500,36.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 214.500 36.100 214.500 57.700
[03/15 20:02:29   3609] addCustomLine AAA 214.500 36.100 236.100 36.100
[03/15 20:02:29   3609] addCustomLine AAA 214.500 57.700 236.100 57.700
[03/15 20:02:29   3609] addCustomLine AAA 236.100 36.100 236.100 57.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_150_, Center Move (223.900,21.700)->(234.300,32.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 213.100 10.900 213.100 32.500
[03/15 20:02:29   3609] addCustomLine AAA 213.100 10.900 234.700 10.900
[03/15 20:02:29   3609] addCustomLine AAA 213.100 32.500 234.700 32.500
[03/15 20:02:29   3609] addCustomLine AAA 234.700 10.900 234.700 32.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_149_, Center Move (235.700,50.500)->(247.100,39.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 224.900 39.700 224.900 61.300
[03/15 20:02:29   3609] addCustomLine AAA 224.900 39.700 246.500 39.700
[03/15 20:02:29   3609] addCustomLine AAA 224.900 61.300 246.500 61.300
[03/15 20:02:29   3609] addCustomLine AAA 246.500 39.700 246.500 61.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_144_, Center Move (271.700,30.700)->(272.100,41.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 260.900 19.900 260.900 41.500
[03/15 20:02:29   3609] addCustomLine AAA 260.900 19.900 282.500 19.900
[03/15 20:02:29   3609] addCustomLine AAA 260.900 41.500 282.500 41.500
[03/15 20:02:29   3609] addCustomLine AAA 282.500 19.900 282.500 41.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_144_, Center Move (285.000,10.900)->(282.200,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 274.200 0.100 274.200 21.700
[03/15 20:02:29   3609] addCustomLine AAA 274.200 0.100 295.800 0.100
[03/15 20:02:29   3609] addCustomLine AAA 274.200 21.700 295.800 21.700
[03/15 20:02:29   3609] addCustomLine AAA 295.800 0.100 295.800 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_142_, Center Move (329.300,55.900)->(328.700,66.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 318.500 45.100 318.500 66.700
[03/15 20:02:29   3609] addCustomLine AAA 318.500 45.100 340.100 45.100
[03/15 20:02:29   3609] addCustomLine AAA 318.500 66.700 340.100 66.700
[03/15 20:02:29   3609] addCustomLine AAA 340.100 45.100 340.100 66.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_114_, Center Move (269.300,253.900)->(274.500,243.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 258.500 243.100 258.500 264.700
[03/15 20:02:29   3609] addCustomLine AAA 258.500 243.100 280.100 243.100
[03/15 20:02:29   3609] addCustomLine AAA 258.500 264.700 280.100 264.700
[03/15 20:02:29   3609] addCustomLine AAA 280.100 243.100 280.100 264.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_110_, Center Move (244.100,145.900)->(246.500,135.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 233.300 135.100 233.300 156.700
[03/15 20:02:29   3609] addCustomLine AAA 233.300 135.100 254.900 135.100
[03/15 20:02:29   3609] addCustomLine AAA 233.300 156.700 254.900 156.700
[03/15 20:02:29   3609] addCustomLine AAA 254.900 135.100 254.900 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_76_, Center Move (236.900,255.700)->(242.100,244.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 226.100 244.900 226.100 266.500
[03/15 20:02:29   3609] addCustomLine AAA 226.100 244.900 247.700 244.900
[03/15 20:02:29   3609] addCustomLine AAA 226.100 266.500 247.700 266.500
[03/15 20:02:29   3609] addCustomLine AAA 247.700 244.900 247.700 266.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_71_, Center Move (205.800,10.900)->(208.400,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 195.000 0.100 195.000 21.700
[03/15 20:02:29   3609] addCustomLine AAA 195.000 0.100 216.600 0.100
[03/15 20:02:29   3609] addCustomLine AAA 195.000 21.700 216.600 21.700
[03/15 20:02:29   3609] addCustomLine AAA 216.600 0.100 216.600 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_69_, Center Move (217.800,12.700)->(225.200,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 207.000 1.900 207.000 23.500
[03/15 20:02:29   3609] addCustomLine AAA 207.000 1.900 228.600 1.900
[03/15 20:02:29   3609] addCustomLine AAA 207.000 23.500 228.600 23.500
[03/15 20:02:29   3609] addCustomLine AAA 228.600 1.900 228.600 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_61_, Center Move (203.600,16.300)->(208.300,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 192.800 5.500 192.800 27.100
[03/15 20:02:29   3609] addCustomLine AAA 192.800 5.500 214.400 5.500
[03/15 20:02:29   3609] addCustomLine AAA 192.800 27.100 214.400 27.100
[03/15 20:02:29   3609] addCustomLine AAA 214.400 5.500 214.400 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_58_, Center Move (206.200,12.700)->(208.400,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 195.400 1.900 195.400 23.500
[03/15 20:02:29   3609] addCustomLine AAA 195.400 1.900 217.000 1.900
[03/15 20:02:29   3609] addCustomLine AAA 195.400 23.500 217.000 23.500
[03/15 20:02:29   3609] addCustomLine AAA 217.000 1.900 217.000 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_51_, Center Move (196.500,100.900)->(206.100,111.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 185.700 90.100 185.700 111.700
[03/15 20:02:29   3609] addCustomLine AAA 185.700 90.100 207.300 90.100
[03/15 20:02:29   3609] addCustomLine AAA 185.700 111.700 207.300 111.700
[03/15 20:02:29   3609] addCustomLine AAA 207.300 90.100 207.300 111.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_35_, Center Move (124.600,12.700)->(121.000,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 113.800 1.900 113.800 23.500
[03/15 20:02:29   3609] addCustomLine AAA 113.800 1.900 135.400 1.900
[03/15 20:02:29   3609] addCustomLine AAA 113.800 23.500 135.400 23.500
[03/15 20:02:29   3609] addCustomLine AAA 135.400 1.900 135.400 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_30_, Center Move (191.100,18.100)->(183.700,28.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 180.300 7.300 180.300 28.900
[03/15 20:02:29   3609] addCustomLine AAA 180.300 7.300 201.900 7.300
[03/15 20:02:29   3609] addCustomLine AAA 180.300 28.900 201.900 28.900
[03/15 20:02:29   3609] addCustomLine AAA 201.900 7.300 201.900 28.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_29_, Center Move (115.000,37.900)->(114.000,48.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 104.200 27.100 104.200 48.700
[03/15 20:02:29   3609] addCustomLine AAA 104.200 27.100 125.800 27.100
[03/15 20:02:29   3609] addCustomLine AAA 104.200 48.700 125.800 48.700
[03/15 20:02:29   3609] addCustomLine AAA 125.800 27.100 125.800 48.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_26_, Center Move (133.700,14.500)->(128.700,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 122.900 3.700 122.900 25.300
[03/15 20:02:29   3609] addCustomLine AAA 122.900 3.700 144.500 3.700
[03/15 20:02:29   3609] addCustomLine AAA 122.900 25.300 144.500 25.300
[03/15 20:02:29   3609] addCustomLine AAA 144.500 3.700 144.500 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_26_, Center Move (132.200,12.700)->(128.000,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 121.400 1.900 121.400 23.500
[03/15 20:02:29   3609] addCustomLine AAA 121.400 1.900 143.000 1.900
[03/15 20:02:29   3609] addCustomLine AAA 121.400 23.500 143.000 23.500
[03/15 20:02:29   3609] addCustomLine AAA 143.000 1.900 143.000 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_25_, Center Move (115.000,133.300)->(118.200,122.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 104.200 122.500 104.200 144.100
[03/15 20:02:29   3609] addCustomLine AAA 104.200 122.500 125.800 122.500
[03/15 20:02:29   3609] addCustomLine AAA 104.200 144.100 125.800 144.100
[03/15 20:02:29   3609] addCustomLine AAA 125.800 122.500 125.800 144.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_22_, Center Move (178.300,19.900)->(179.700,30.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 167.500 9.100 167.500 30.700
[03/15 20:02:29   3609] addCustomLine AAA 167.500 9.100 189.100 9.100
[03/15 20:02:29   3609] addCustomLine AAA 167.500 30.700 189.100 30.700
[03/15 20:02:29   3609] addCustomLine AAA 189.100 9.100 189.100 30.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_21_, Center Move (201.700,149.500)->(198.700,138.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 190.900 138.700 190.900 160.300
[03/15 20:02:29   3609] addCustomLine AAA 190.900 138.700 212.500 138.700
[03/15 20:02:29   3609] addCustomLine AAA 190.900 160.300 212.500 160.300
[03/15 20:02:29   3609] addCustomLine AAA 212.500 138.700 212.500 160.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_20_, Center Move (169.500,63.100)->(167.100,75.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 158.700 52.300 158.700 73.900
[03/15 20:02:29   3609] addCustomLine AAA 158.700 52.300 180.300 52.300
[03/15 20:02:29   3609] addCustomLine AAA 158.700 73.900 180.300 73.900
[03/15 20:02:29   3609] addCustomLine AAA 180.300 52.300 180.300 73.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_18_, Center Move (113.200,14.500)->(108.400,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 102.400 3.700 102.400 25.300
[03/15 20:02:29   3609] addCustomLine AAA 102.400 3.700 124.000 3.700
[03/15 20:02:29   3609] addCustomLine AAA 102.400 25.300 124.000 25.300
[03/15 20:02:29   3609] addCustomLine AAA 124.000 3.700 124.000 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_17_, Center Move (62.000,12.700)->(61.600,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 51.200 1.900 51.200 23.500
[03/15 20:02:29   3609] addCustomLine AAA 51.200 1.900 72.800 1.900
[03/15 20:02:29   3609] addCustomLine AAA 51.200 23.500 72.800 23.500
[03/15 20:02:29   3609] addCustomLine AAA 72.800 1.900 72.800 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_13_, Center Move (120.200,10.900)->(120.600,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 109.400 0.100 109.400 21.700
[03/15 20:02:29   3609] addCustomLine AAA 109.400 0.100 131.000 0.100
[03/15 20:02:29   3609] addCustomLine AAA 109.400 21.700 131.000 21.700
[03/15 20:02:29   3609] addCustomLine AAA 131.000 0.100 131.000 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_11_, Center Move (22.700,23.500)->(33.100,34.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 11.900 12.700 11.900 34.300
[03/15 20:02:29   3609] addCustomLine AAA 11.900 12.700 33.500 12.700
[03/15 20:02:29   3609] addCustomLine AAA 11.900 34.300 33.500 34.300
[03/15 20:02:29   3609] addCustomLine AAA 33.500 12.700 33.500 34.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_11_, Center Move (35.400,12.700)->(46.200,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 24.600 1.900 24.600 23.500
[03/15 20:02:29   3609] addCustomLine AAA 24.600 1.900 46.200 1.900
[03/15 20:02:29   3609] addCustomLine AAA 24.600 23.500 46.200 23.500
[03/15 20:02:29   3609] addCustomLine AAA 46.200 1.900 46.200 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_9_, Center Move (124.100,16.300)->(124.100,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 113.300 5.500 113.300 27.100
[03/15 20:02:29   3609] addCustomLine AAA 113.300 5.500 134.900 5.500
[03/15 20:02:29   3609] addCustomLine AAA 113.300 27.100 134.900 27.100
[03/15 20:02:29   3609] addCustomLine AAA 134.900 5.500 134.900 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_9_, Center Move (109.200,12.700)->(104.300,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 98.400 1.900 98.400 23.500
[03/15 20:02:29   3609] addCustomLine AAA 98.400 1.900 120.000 1.900
[03/15 20:02:29   3609] addCustomLine AAA 98.400 23.500 120.000 23.500
[03/15 20:02:29   3609] addCustomLine AAA 120.000 1.900 120.000 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_8_, Center Move (70.000,10.900)->(71.600,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 59.200 0.100 59.200 21.700
[03/15 20:02:29   3609] addCustomLine AAA 59.200 0.100 80.800 0.100
[03/15 20:02:29   3609] addCustomLine AAA 59.200 21.700 80.800 21.700
[03/15 20:02:29   3609] addCustomLine AAA 80.800 0.100 80.800 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_7_, Center Move (79.700,18.100)->(81.500,28.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 68.900 7.300 68.900 28.900
[03/15 20:02:29   3609] addCustomLine AAA 68.900 7.300 90.500 7.300
[03/15 20:02:29   3609] addCustomLine AAA 68.900 28.900 90.500 28.900
[03/15 20:02:29   3609] addCustomLine AAA 90.500 7.300 90.500 28.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_4_, Center Move (103.300,14.500)->(103.900,25.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 92.500 3.700 92.500 25.300
[03/15 20:02:29   3609] addCustomLine AAA 92.500 3.700 114.100 3.700
[03/15 20:02:29   3609] addCustomLine AAA 92.500 25.300 114.100 25.300
[03/15 20:02:29   3609] addCustomLine AAA 114.100 3.700 114.100 25.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_3_, Center Move (23.700,12.700)->(34.100,23.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 12.900 1.900 12.900 23.500
[03/15 20:02:29   3609] addCustomLine AAA 12.900 1.900 34.500 1.900
[03/15 20:02:29   3609] addCustomLine AAA 12.900 23.500 34.500 23.500
[03/15 20:02:29   3609] addCustomLine AAA 34.500 1.900 34.500 23.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_3_, Center Move (38.600,10.900)->(45.800,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 27.800 0.100 27.800 21.700
[03/15 20:02:29   3609] addCustomLine AAA 27.800 0.100 49.400 0.100
[03/15 20:02:29   3609] addCustomLine AAA 27.800 21.700 49.400 21.700
[03/15 20:02:29   3609] addCustomLine AAA 49.400 0.100 49.400 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/memory1_reg_1_, Center Move (69.300,16.300)->(64.100,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 58.500 5.500 58.500 27.100
[03/15 20:02:29   3609] addCustomLine AAA 58.500 5.500 80.100 5.500
[03/15 20:02:29   3609] addCustomLine AAA 58.500 27.100 80.100 27.100
[03/15 20:02:29   3609] addCustomLine AAA 80.100 5.500 80.100 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: psum_mem_instance/Q_reg_1_, Center Move (54.400,10.900)->(58.600,21.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 43.600 0.100 43.600 21.700
[03/15 20:02:29   3609] addCustomLine AAA 43.600 0.100 65.200 0.100
[03/15 20:02:29   3609] addCustomLine AAA 43.600 21.700 65.200 21.700
[03/15 20:02:29   3609] addCustomLine AAA 65.200 0.100 65.200 21.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_, Center Move (364.900,273.700)->(377.300,268.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 354.100 262.900 354.100 284.500
[03/15 20:02:29   3609] addCustomLine AAA 354.100 262.900 375.700 262.900
[03/15 20:02:29   3609] addCustomLine AAA 354.100 284.500 375.700 284.500
[03/15 20:02:29   3609] addCustomLine AAA 375.700 262.900 375.700 284.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_1_, Center Move (352.400,243.100)->(364.200,235.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 341.600 232.300 341.600 253.900
[03/15 20:02:29   3609] addCustomLine AAA 341.600 232.300 363.200 232.300
[03/15 20:02:29   3609] addCustomLine AAA 341.600 253.900 363.200 253.900
[03/15 20:02:29   3609] addCustomLine AAA 363.200 232.300 363.200 253.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_, Center Move (348.800,237.700)->(360.000,241.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 338.000 226.900 338.000 248.500
[03/15 20:02:29   3609] addCustomLine AAA 338.000 226.900 359.600 226.900
[03/15 20:02:29   3609] addCustomLine AAA 338.000 248.500 359.600 248.500
[03/15 20:02:29   3609] addCustomLine AAA 359.600 226.900 359.600 248.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_, Center Move (444.900,176.500)->(428.100,180.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 434.100 165.700 434.100 187.300
[03/15 20:02:29   3609] addCustomLine AAA 434.100 165.700 455.700 165.700
[03/15 20:02:29   3609] addCustomLine AAA 434.100 187.300 455.700 187.300
[03/15 20:02:29   3609] addCustomLine AAA 455.700 165.700 455.700 187.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_, Center Move (463.900,178.300)->(461.300,189.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 453.100 167.500 453.100 189.100
[03/15 20:02:29   3609] addCustomLine AAA 453.100 167.500 474.700 167.500
[03/15 20:02:29   3609] addCustomLine AAA 453.100 189.100 474.700 189.100
[03/15 20:02:29   3609] addCustomLine AAA 474.700 167.500 474.700 189.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_, Center Move (381.300,212.500)->(379.100,223.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 370.500 201.700 370.500 223.300
[03/15 20:02:29   3609] addCustomLine AAA 370.500 201.700 392.100 201.700
[03/15 20:02:29   3609] addCustomLine AAA 370.500 223.300 392.100 223.300
[03/15 20:02:29   3609] addCustomLine AAA 392.100 201.700 392.100 223.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_, Center Move (448.400,234.100)->(442.800,223.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 437.600 223.300 437.600 244.900
[03/15 20:02:29   3609] addCustomLine AAA 437.600 223.300 459.200 223.300
[03/15 20:02:29   3609] addCustomLine AAA 437.600 244.900 459.200 244.900
[03/15 20:02:29   3609] addCustomLine AAA 459.200 223.300 459.200 244.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_, Center Move (376.800,196.300)->(363.600,198.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 366.000 185.500 366.000 207.100
[03/15 20:02:29   3609] addCustomLine AAA 366.000 185.500 387.600 185.500
[03/15 20:02:29   3609] addCustomLine AAA 366.000 207.100 387.600 207.100
[03/15 20:02:29   3609] addCustomLine AAA 387.600 185.500 387.600 207.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_, Center Move (449.000,228.700)->(437.000,226.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 438.200 217.900 438.200 239.500
[03/15 20:02:29   3609] addCustomLine AAA 438.200 217.900 459.800 217.900
[03/15 20:02:29   3609] addCustomLine AAA 438.200 239.500 459.800 239.500
[03/15 20:02:29   3609] addCustomLine AAA 459.800 217.900 459.800 239.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_, Center Move (372.700,131.500)->(384.500,131.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 361.900 120.700 361.900 142.300
[03/15 20:02:29   3609] addCustomLine AAA 361.900 120.700 383.500 120.700
[03/15 20:02:29   3609] addCustomLine AAA 361.900 142.300 383.500 142.300
[03/15 20:02:29   3609] addCustomLine AAA 383.500 120.700 383.500 142.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_, Center Move (348.000,115.300)->(360.000,113.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 337.200 104.500 337.200 126.100
[03/15 20:02:29   3609] addCustomLine AAA 337.200 104.500 358.800 104.500
[03/15 20:02:29   3609] addCustomLine AAA 337.200 126.100 358.800 126.100
[03/15 20:02:29   3609] addCustomLine AAA 358.800 104.500 358.800 126.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_, Center Move (366.700,126.100)->(378.500,129.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 355.900 115.300 355.900 136.900
[03/15 20:02:29   3609] addCustomLine AAA 355.900 115.300 377.500 115.300
[03/15 20:02:29   3609] addCustomLine AAA 355.900 136.900 377.500 136.900
[03/15 20:02:29   3609] addCustomLine AAA 377.500 115.300 377.500 136.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_, Center Move (21.400,66.700)->(28.000,77.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 10.600 55.900 10.600 77.500
[03/15 20:02:29   3609] addCustomLine AAA 10.600 55.900 32.200 55.900
[03/15 20:02:29   3609] addCustomLine AAA 10.600 77.500 32.200 77.500
[03/15 20:02:29   3609] addCustomLine AAA 32.200 55.900 32.200 77.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (41.600,64.900)->(43.000,75.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 30.800 54.100 30.800 75.700
[03/15 20:02:29   3609] addCustomLine AAA 30.800 54.100 52.400 54.100
[03/15 20:02:29   3609] addCustomLine AAA 30.800 75.700 52.400 75.700
[03/15 20:02:29   3609] addCustomLine AAA 52.400 54.100 52.400 75.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_, Center Move (65.300,61.300)->(65.700,72.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 54.500 50.500 54.500 72.100
[03/15 20:02:29   3609] addCustomLine AAA 54.500 50.500 76.100 50.500
[03/15 20:02:29   3609] addCustomLine AAA 54.500 72.100 76.100 72.100
[03/15 20:02:29   3609] addCustomLine AAA 76.100 50.500 76.100 72.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_, Center Move (41.200,66.700)->(42.400,77.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 30.400 55.900 30.400 77.500
[03/15 20:02:29   3609] addCustomLine AAA 30.400 55.900 52.000 55.900
[03/15 20:02:29   3609] addCustomLine AAA 30.400 77.500 52.000 77.500
[03/15 20:02:29   3609] addCustomLine AAA 52.000 55.900 52.000 77.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_, Center Move (46.800,91.900)->(49.000,102.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 36.000 81.100 36.000 102.700
[03/15 20:02:29   3609] addCustomLine AAA 36.000 81.100 57.600 81.100
[03/15 20:02:29   3609] addCustomLine AAA 36.000 102.700 57.600 102.700
[03/15 20:02:29   3609] addCustomLine AAA 57.600 81.100 57.600 102.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q5_reg_14_, Center Move (27.400,70.300)->(34.800,81.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 16.600 59.500 16.600 81.100
[03/15 20:02:29   3609] addCustomLine AAA 16.600 59.500 38.200 59.500
[03/15 20:02:29   3609] addCustomLine AAA 16.600 81.100 38.200 81.100
[03/15 20:02:29   3609] addCustomLine AAA 38.200 59.500 38.200 81.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_, Center Move (16.100,63.100)->(26.500,73.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 5.300 52.300 5.300 73.900
[03/15 20:02:29   3609] addCustomLine AAA 5.300 52.300 26.900 52.300
[03/15 20:02:29   3609] addCustomLine AAA 5.300 73.900 26.900 73.900
[03/15 20:02:29   3609] addCustomLine AAA 26.900 52.300 26.900 73.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_, Center Move (53.900,106.300)->(42.700,111.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 43.100 95.500 43.100 117.100
[03/15 20:02:29   3609] addCustomLine AAA 43.100 95.500 64.700 95.500
[03/15 20:02:29   3609] addCustomLine AAA 43.100 117.100 64.700 117.100
[03/15 20:02:29   3609] addCustomLine AAA 64.700 95.500 64.700 117.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_, Center Move (13.500,72.100)->(24.500,82.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.700 61.300 2.700 82.900
[03/15 20:02:29   3609] addCustomLine AAA 2.700 61.300 24.300 61.300
[03/15 20:02:29   3609] addCustomLine AAA 2.700 82.900 24.300 82.900
[03/15 20:02:29   3609] addCustomLine AAA 24.300 61.300 24.300 82.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_, Center Move (179.800,126.100)->(181.800,136.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 169.000 115.300 169.000 136.900
[03/15 20:02:29   3609] addCustomLine AAA 169.000 115.300 190.600 115.300
[03/15 20:02:29   3609] addCustomLine AAA 169.000 136.900 190.600 136.900
[03/15 20:02:29   3609] addCustomLine AAA 190.600 115.300 190.600 136.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_, Center Move (131.600,181.900)->(137.600,192.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 120.800 171.100 120.800 192.700
[03/15 20:02:29   3609] addCustomLine AAA 120.800 171.100 142.400 171.100
[03/15 20:02:29   3609] addCustomLine AAA 120.800 192.700 142.400 192.700
[03/15 20:02:29   3609] addCustomLine AAA 142.400 171.100 142.400 192.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_, Center Move (145.200,205.300)->(155.000,216.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 134.400 194.500 134.400 216.100
[03/15 20:02:29   3609] addCustomLine AAA 134.400 194.500 156.000 194.500
[03/15 20:02:29   3609] addCustomLine AAA 134.400 216.100 156.000 216.100
[03/15 20:02:29   3609] addCustomLine AAA 156.000 194.500 156.000 216.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_, Center Move (191.400,106.300)->(179.400,115.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 180.600 95.500 180.600 117.100
[03/15 20:02:29   3609] addCustomLine AAA 180.600 95.500 202.200 95.500
[03/15 20:02:29   3609] addCustomLine AAA 180.600 117.100 202.200 117.100
[03/15 20:02:29   3609] addCustomLine AAA 202.200 95.500 202.200 117.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_, Center Move (187.100,95.500)->(180.700,106.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 176.300 84.700 176.300 106.300
[03/15 20:02:29   3609] addCustomLine AAA 176.300 84.700 197.900 84.700
[03/15 20:02:29   3609] addCustomLine AAA 176.300 106.300 197.900 106.300
[03/15 20:02:29   3609] addCustomLine AAA 197.900 84.700 197.900 106.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_, Center Move (185.800,120.700)->(185.000,131.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 175.000 109.900 175.000 131.500
[03/15 20:02:29   3609] addCustomLine AAA 175.000 109.900 196.600 109.900
[03/15 20:02:29   3609] addCustomLine AAA 175.000 131.500 196.600 131.500
[03/15 20:02:29   3609] addCustomLine AAA 196.600 109.900 196.600 131.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_, Center Move (146.000,201.700)->(155.000,212.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 135.200 190.900 135.200 212.500
[03/15 20:02:29   3609] addCustomLine AAA 135.200 190.900 156.800 190.900
[03/15 20:02:29   3609] addCustomLine AAA 135.200 212.500 156.800 212.500
[03/15 20:02:29   3609] addCustomLine AAA 156.800 190.900 156.800 212.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_, Center Move (181.800,124.300)->(178.800,135.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 171.000 113.500 171.000 135.100
[03/15 20:02:29   3609] addCustomLine AAA 171.000 113.500 192.600 113.500
[03/15 20:02:29   3609] addCustomLine AAA 171.000 135.100 192.600 135.100
[03/15 20:02:29   3609] addCustomLine AAA 192.600 113.500 192.600 135.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_13_, Center Move (148.800,198.100)->(155.200,208.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 138.000 187.300 138.000 208.900
[03/15 20:02:29   3609] addCustomLine AAA 138.000 187.300 159.600 187.300
[03/15 20:02:29   3609] addCustomLine AAA 138.000 208.900 159.600 208.900
[03/15 20:02:29   3609] addCustomLine AAA 159.600 187.300 159.600 208.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_, Center Move (145.600,207.100)->(156.800,217.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 134.800 196.300 134.800 217.900
[03/15 20:02:29   3609] addCustomLine AAA 134.800 196.300 156.400 196.300
[03/15 20:02:29   3609] addCustomLine AAA 134.800 217.900 156.400 217.900
[03/15 20:02:29   3609] addCustomLine AAA 156.400 196.300 156.400 217.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_, Center Move (133.600,192.700)->(138.200,203.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 122.800 181.900 122.800 203.500
[03/15 20:02:29   3609] addCustomLine AAA 122.800 181.900 144.400 181.900
[03/15 20:02:29   3609] addCustomLine AAA 122.800 203.500 144.400 203.500
[03/15 20:02:29   3609] addCustomLine AAA 144.400 181.900 144.400 203.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_17_, Center Move (179.600,93.700)->(179.600,104.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 168.800 82.900 168.800 104.500
[03/15 20:02:29   3609] addCustomLine AAA 168.800 82.900 190.400 82.900
[03/15 20:02:29   3609] addCustomLine AAA 168.800 104.500 190.400 104.500
[03/15 20:02:29   3609] addCustomLine AAA 190.400 82.900 190.400 104.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_, Center Move (171.200,93.700)->(170.600,104.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 160.400 82.900 160.400 104.500
[03/15 20:02:29   3609] addCustomLine AAA 160.400 82.900 182.000 82.900
[03/15 20:02:29   3609] addCustomLine AAA 160.400 104.500 182.000 104.500
[03/15 20:02:29   3609] addCustomLine AAA 182.000 82.900 182.000 104.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q5_reg_13_, Center Move (154.000,196.300)->(154.800,207.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 143.200 185.500 143.200 207.100
[03/15 20:02:29   3609] addCustomLine AAA 143.200 185.500 164.800 185.500
[03/15 20:02:29   3609] addCustomLine AAA 143.200 207.100 164.800 207.100
[03/15 20:02:29   3609] addCustomLine AAA 164.800 185.500 164.800 207.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_, Center Move (223.500,162.100)->(212.700,165.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 212.700 151.300 212.700 172.900
[03/15 20:02:29   3609] addCustomLine AAA 212.700 151.300 234.300 151.300
[03/15 20:02:29   3609] addCustomLine AAA 212.700 172.900 234.300 172.900
[03/15 20:02:29   3609] addCustomLine AAA 234.300 151.300 234.300 172.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_, Center Move (242.600,277.300)->(254.600,282.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 231.800 266.500 231.800 288.100
[03/15 20:02:29   3609] addCustomLine AAA 231.800 266.500 253.400 266.500
[03/15 20:02:29   3609] addCustomLine AAA 231.800 288.100 253.400 288.100
[03/15 20:02:29   3609] addCustomLine AAA 253.400 266.500 253.400 288.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_, Center Move (269.600,327.700)->(282.000,333.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 258.800 316.900 258.800 338.500
[03/15 20:02:29   3609] addCustomLine AAA 258.800 316.900 280.400 316.900
[03/15 20:02:29   3609] addCustomLine AAA 258.800 338.500 280.400 338.500
[03/15 20:02:29   3609] addCustomLine AAA 280.400 316.900 280.400 338.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_, Center Move (257.200,315.100)->(263.000,325.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 246.400 304.300 246.400 325.900
[03/15 20:02:29   3609] addCustomLine AAA 246.400 304.300 268.000 304.300
[03/15 20:02:29   3609] addCustomLine AAA 246.400 325.900 268.000 325.900
[03/15 20:02:29   3609] addCustomLine AAA 268.000 304.300 268.000 325.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_, Center Move (241.200,302.500)->(255.800,313.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 230.400 291.700 230.400 313.300
[03/15 20:02:29   3609] addCustomLine AAA 230.400 291.700 252.000 291.700
[03/15 20:02:29   3609] addCustomLine AAA 230.400 313.300 252.000 313.300
[03/15 20:02:29   3609] addCustomLine AAA 252.000 291.700 252.000 313.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_, Center Move (265.200,329.500)->(274.800,340.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 254.400 318.700 254.400 340.300
[03/15 20:02:29   3609] addCustomLine AAA 254.400 318.700 276.000 318.700
[03/15 20:02:29   3609] addCustomLine AAA 254.400 340.300 276.000 340.300
[03/15 20:02:29   3609] addCustomLine AAA 276.000 318.700 276.000 340.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_, Center Move (243.400,264.700)->(255.000,273.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 232.600 253.900 232.600 275.500
[03/15 20:02:29   3609] addCustomLine AAA 232.600 253.900 254.200 253.900
[03/15 20:02:29   3609] addCustomLine AAA 232.600 275.500 254.200 275.500
[03/15 20:02:29   3609] addCustomLine AAA 254.200 253.900 254.200 275.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_, Center Move (246.000,275.500)->(251.200,286.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 235.200 264.700 235.200 286.300
[03/15 20:02:29   3609] addCustomLine AAA 235.200 264.700 256.800 264.700
[03/15 20:02:29   3609] addCustomLine AAA 235.200 286.300 256.800 286.300
[03/15 20:02:29   3609] addCustomLine AAA 256.800 264.700 256.800 286.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_, Center Move (243.400,257.500)->(255.000,268.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 232.600 246.700 232.600 268.300
[03/15 20:02:29   3609] addCustomLine AAA 232.600 246.700 254.200 246.700
[03/15 20:02:29   3609] addCustomLine AAA 232.600 268.300 254.200 268.300
[03/15 20:02:29   3609] addCustomLine AAA 254.200 246.700 254.200 268.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q2_reg_12_, Center Move (258.000,311.500)->(267.400,322.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 247.200 300.700 247.200 322.300
[03/15 20:02:29   3609] addCustomLine AAA 247.200 300.700 268.800 300.700
[03/15 20:02:29   3609] addCustomLine AAA 247.200 322.300 268.800 322.300
[03/15 20:02:29   3609] addCustomLine AAA 268.800 300.700 268.800 322.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q2_reg_16_, Center Move (253.800,325.900)->(266.600,331.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 243.000 315.100 243.000 336.700
[03/15 20:02:29   3609] addCustomLine AAA 243.000 315.100 264.600 315.100
[03/15 20:02:29   3609] addCustomLine AAA 243.000 336.700 264.600 336.700
[03/15 20:02:29   3609] addCustomLine AAA 264.600 315.100 264.600 336.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_, Center Move (270.100,306.100)->(276.500,316.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 259.300 295.300 259.300 316.900
[03/15 20:02:29   3609] addCustomLine AAA 259.300 295.300 280.900 295.300
[03/15 20:02:29   3609] addCustomLine AAA 259.300 316.900 280.900 316.900
[03/15 20:02:29   3609] addCustomLine AAA 280.900 295.300 280.900 316.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_, Center Move (240.300,313.300)->(252.500,320.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 229.500 302.500 229.500 324.100
[03/15 20:02:29   3609] addCustomLine AAA 229.500 302.500 251.100 302.500
[03/15 20:02:29   3609] addCustomLine AAA 229.500 324.100 251.100 324.100
[03/15 20:02:29   3609] addCustomLine AAA 251.100 302.500 251.100 324.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_, Center Move (250.600,306.100)->(261.400,309.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 239.800 295.300 239.800 316.900
[03/15 20:02:29   3609] addCustomLine AAA 239.800 295.300 261.400 295.300
[03/15 20:02:29   3609] addCustomLine AAA 239.800 316.900 261.400 316.900
[03/15 20:02:29   3609] addCustomLine AAA 261.400 295.300 261.400 316.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_, Center Move (274.200,325.900)->(287.400,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 263.400 315.100 263.400 336.700
[03/15 20:02:29   3609] addCustomLine AAA 263.400 315.100 285.000 315.100
[03/15 20:02:29   3609] addCustomLine AAA 263.400 336.700 285.000 336.700
[03/15 20:02:29   3609] addCustomLine AAA 285.000 315.100 285.000 336.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q3_reg_16_, Center Move (253.800,324.100)->(266.600,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 243.000 313.300 243.000 334.900
[03/15 20:02:29   3609] addCustomLine AAA 243.000 313.300 264.600 313.300
[03/15 20:02:29   3609] addCustomLine AAA 243.000 334.900 264.600 334.900
[03/15 20:02:29   3609] addCustomLine AAA 264.600 313.300 264.600 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_, Center Move (266.400,284.500)->(262.400,297.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 255.600 273.700 255.600 295.300
[03/15 20:02:29   3609] addCustomLine AAA 255.600 273.700 277.200 273.700
[03/15 20:02:29   3609] addCustomLine AAA 255.600 295.300 277.200 295.300
[03/15 20:02:29   3609] addCustomLine AAA 277.200 273.700 277.200 295.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_, Center Move (267.200,302.500)->(276.200,313.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 256.400 291.700 256.400 313.300
[03/15 20:02:29   3609] addCustomLine AAA 256.400 291.700 278.000 291.700
[03/15 20:02:29   3609] addCustomLine AAA 256.400 313.300 278.000 313.300
[03/15 20:02:29   3609] addCustomLine AAA 278.000 291.700 278.000 313.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_, Center Move (270.600,318.700)->(282.200,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 259.800 307.900 259.800 329.500
[03/15 20:02:29   3609] addCustomLine AAA 259.800 307.900 281.400 307.900
[03/15 20:02:29   3609] addCustomLine AAA 259.800 329.500 281.400 329.500
[03/15 20:02:29   3609] addCustomLine AAA 281.400 307.900 281.400 329.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_, Center Move (262.000,302.500)->(269.400,313.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 251.200 291.700 251.200 313.300
[03/15 20:02:29   3609] addCustomLine AAA 251.200 291.700 272.800 291.700
[03/15 20:02:29   3609] addCustomLine AAA 251.200 313.300 272.800 313.300
[03/15 20:02:29   3609] addCustomLine AAA 272.800 291.700 272.800 313.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_, Center Move (248.200,324.100)->(259.800,333.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 237.400 313.300 237.400 334.900
[03/15 20:02:29   3609] addCustomLine AAA 237.400 313.300 259.000 313.300
[03/15 20:02:29   3609] addCustomLine AAA 237.400 334.900 259.000 334.900
[03/15 20:02:29   3609] addCustomLine AAA 259.000 313.300 259.000 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_, Center Move (259.000,324.100)->(271.800,331.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 248.200 313.300 248.200 334.900
[03/15 20:02:29   3609] addCustomLine AAA 248.200 313.300 269.800 313.300
[03/15 20:02:29   3609] addCustomLine AAA 248.200 334.900 269.800 334.900
[03/15 20:02:29   3609] addCustomLine AAA 269.800 313.300 269.800 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_, Center Move (264.400,324.100)->(277.000,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 253.600 313.300 253.600 334.900
[03/15 20:02:29   3609] addCustomLine AAA 253.600 313.300 275.200 313.300
[03/15 20:02:29   3609] addCustomLine AAA 253.600 334.900 275.200 334.900
[03/15 20:02:29   3609] addCustomLine AAA 275.200 313.300 275.200 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q5_reg_16_, Center Move (247.200,322.300)->(261.400,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 236.400 311.500 236.400 333.100
[03/15 20:02:29   3609] addCustomLine AAA 236.400 311.500 258.000 311.500
[03/15 20:02:29   3609] addCustomLine AAA 236.400 333.100 258.000 333.100
[03/15 20:02:29   3609] addCustomLine AAA 258.000 311.500 258.000 333.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_, Center Move (259.200,322.300)->(271.800,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 248.400 311.500 248.400 333.100
[03/15 20:02:29   3609] addCustomLine AAA 248.400 311.500 270.000 311.500
[03/15 20:02:29   3609] addCustomLine AAA 248.400 333.100 270.000 333.100
[03/15 20:02:29   3609] addCustomLine AAA 270.000 311.500 270.000 333.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_, Center Move (265.000,320.500)->(277.800,327.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 254.200 309.700 254.200 331.300
[03/15 20:02:29   3609] addCustomLine AAA 254.200 309.700 275.800 309.700
[03/15 20:02:29   3609] addCustomLine AAA 254.200 331.300 275.800 331.300
[03/15 20:02:29   3609] addCustomLine AAA 275.800 309.700 275.800 331.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_, Center Move (240.400,327.700)->(253.200,327.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 229.600 316.900 229.600 338.500
[03/15 20:02:29   3609] addCustomLine AAA 229.600 316.900 251.200 316.900
[03/15 20:02:29   3609] addCustomLine AAA 229.600 338.500 251.200 338.500
[03/15 20:02:29   3609] addCustomLine AAA 251.200 316.900 251.200 338.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_, Center Move (264.700,325.900)->(277.500,333.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 253.900 315.100 253.900 336.700
[03/15 20:02:29   3609] addCustomLine AAA 253.900 315.100 275.500 315.100
[03/15 20:02:29   3609] addCustomLine AAA 253.900 336.700 275.500 336.700
[03/15 20:02:29   3609] addCustomLine AAA 275.500 315.100 275.500 336.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_, Center Move (241.500,333.100)->(252.300,338.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 230.700 322.300 230.700 343.900
[03/15 20:02:29   3609] addCustomLine AAA 230.700 322.300 252.300 322.300
[03/15 20:02:29   3609] addCustomLine AAA 230.700 343.900 252.300 343.900
[03/15 20:02:29   3609] addCustomLine AAA 252.300 322.300 252.300 343.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_, Center Move (250.300,331.300)->(264.300,333.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 239.500 320.500 239.500 342.100
[03/15 20:02:29   3609] addCustomLine AAA 239.500 320.500 261.100 320.500
[03/15 20:02:29   3609] addCustomLine AAA 239.500 342.100 261.100 342.100
[03/15 20:02:29   3609] addCustomLine AAA 261.100 320.500 261.100 342.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_, Center Move (270.500,315.100)->(271.300,325.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 259.700 304.300 259.700 325.900
[03/15 20:02:29   3609] addCustomLine AAA 259.700 304.300 281.300 304.300
[03/15 20:02:29   3609] addCustomLine AAA 259.700 325.900 281.300 325.900
[03/15 20:02:29   3609] addCustomLine AAA 281.300 304.300 281.300 325.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_, Center Move (264.900,304.300)->(273.100,315.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 254.100 293.500 254.100 315.100
[03/15 20:02:29   3609] addCustomLine AAA 254.100 293.500 275.700 293.500
[03/15 20:02:29   3609] addCustomLine AAA 254.100 315.100 275.700 315.100
[03/15 20:02:29   3609] addCustomLine AAA 275.700 293.500 275.700 315.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_, Center Move (333.600,338.500)->(346.600,342.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 322.800 327.700 322.800 349.300
[03/15 20:02:29   3609] addCustomLine AAA 322.800 327.700 344.400 327.700
[03/15 20:02:29   3609] addCustomLine AAA 322.800 349.300 344.400 349.300
[03/15 20:02:29   3609] addCustomLine AAA 344.400 327.700 344.400 349.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_, Center Move (329.300,329.500)->(340.900,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 318.500 318.700 318.500 340.300
[03/15 20:02:29   3609] addCustomLine AAA 318.500 318.700 340.100 318.700
[03/15 20:02:29   3609] addCustomLine AAA 318.500 340.300 340.100 340.300
[03/15 20:02:29   3609] addCustomLine AAA 340.100 318.700 340.100 340.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_, Center Move (346.800,302.500)->(334.200,304.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 336.000 291.700 336.000 313.300
[03/15 20:02:29   3609] addCustomLine AAA 336.000 291.700 357.600 291.700
[03/15 20:02:29   3609] addCustomLine AAA 336.000 313.300 357.600 313.300
[03/15 20:02:29   3609] addCustomLine AAA 357.600 291.700 357.600 313.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_, Center Move (372.200,340.300)->(383.000,342.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 361.400 329.500 361.400 351.100
[03/15 20:02:29   3609] addCustomLine AAA 361.400 329.500 383.000 329.500
[03/15 20:02:29   3609] addCustomLine AAA 361.400 351.100 383.000 351.100
[03/15 20:02:29   3609] addCustomLine AAA 383.000 329.500 383.000 351.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_, Center Move (330.800,295.300)->(327.400,306.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 320.000 284.500 320.000 306.100
[03/15 20:02:29   3609] addCustomLine AAA 320.000 284.500 341.600 284.500
[03/15 20:02:29   3609] addCustomLine AAA 320.000 306.100 341.600 306.100
[03/15 20:02:29   3609] addCustomLine AAA 341.600 284.500 341.600 306.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_, Center Move (347.800,331.300)->(358.600,331.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 337.000 320.500 337.000 342.100
[03/15 20:02:29   3609] addCustomLine AAA 337.000 320.500 358.600 320.500
[03/15 20:02:29   3609] addCustomLine AAA 337.000 342.100 358.600 342.100
[03/15 20:02:29   3609] addCustomLine AAA 358.600 320.500 358.600 342.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_, Center Move (321.100,255.700)->(331.900,255.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 310.300 244.900 310.300 266.500
[03/15 20:02:29   3609] addCustomLine AAA 310.300 244.900 331.900 244.900
[03/15 20:02:29   3609] addCustomLine AAA 310.300 266.500 331.900 266.500
[03/15 20:02:29   3609] addCustomLine AAA 331.900 244.900 331.900 266.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q4_reg_12_, Center Move (297.800,320.500)->(303.600,309.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 287.000 309.700 287.000 331.300
[03/15 20:02:29   3609] addCustomLine AAA 287.000 309.700 308.600 309.700
[03/15 20:02:29   3609] addCustomLine AAA 287.000 331.300 308.600 331.300
[03/15 20:02:29   3609] addCustomLine AAA 308.600 309.700 308.600 331.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_, Center Move (305.500,320.500)->(308.900,309.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 294.700 309.700 294.700 331.300
[03/15 20:02:29   3609] addCustomLine AAA 294.700 309.700 316.300 309.700
[03/15 20:02:29   3609] addCustomLine AAA 294.700 331.300 316.300 331.300
[03/15 20:02:29   3609] addCustomLine AAA 316.300 309.700 316.300 331.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_, Center Move (330.200,149.500)->(341.400,154.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 319.400 138.700 319.400 160.300
[03/15 20:02:29   3609] addCustomLine AAA 319.400 138.700 341.000 138.700
[03/15 20:02:29   3609] addCustomLine AAA 319.400 160.300 341.000 160.300
[03/15 20:02:29   3609] addCustomLine AAA 341.000 138.700 341.000 160.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_, Center Move (345.200,178.300)->(334.400,180.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 334.400 167.500 334.400 189.100
[03/15 20:02:29   3609] addCustomLine AAA 334.400 167.500 356.000 167.500
[03/15 20:02:29   3609] addCustomLine AAA 334.400 189.100 356.000 189.100
[03/15 20:02:29   3609] addCustomLine AAA 356.000 167.500 356.000 189.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_, Center Move (311.500,138.700)->(322.700,136.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 300.700 127.900 300.700 149.500
[03/15 20:02:29   3609] addCustomLine AAA 300.700 127.900 322.300 127.900
[03/15 20:02:29   3609] addCustomLine AAA 300.700 149.500 322.300 149.500
[03/15 20:02:29   3609] addCustomLine AAA 322.300 127.900 322.300 149.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_, Center Move (347.600,214.300)->(345.800,192.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 336.800 203.500 336.800 225.100
[03/15 20:02:29   3609] addCustomLine AAA 336.800 203.500 358.400 203.500
[03/15 20:02:29   3609] addCustomLine AAA 336.800 225.100 358.400 225.100
[03/15 20:02:29   3609] addCustomLine AAA 358.400 203.500 358.400 225.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_, Center Move (335.800,153.100)->(347.000,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 325.000 142.300 325.000 163.900
[03/15 20:02:29   3609] addCustomLine AAA 325.000 142.300 346.600 142.300
[03/15 20:02:29   3609] addCustomLine AAA 325.000 163.900 346.600 163.900
[03/15 20:02:29   3609] addCustomLine AAA 346.600 142.300 346.600 163.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_, Center Move (334.400,156.700)->(346.600,154.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 323.600 145.900 323.600 167.500
[03/15 20:02:29   3609] addCustomLine AAA 323.600 145.900 345.200 145.900
[03/15 20:02:29   3609] addCustomLine AAA 323.600 167.500 345.200 167.500
[03/15 20:02:29   3609] addCustomLine AAA 345.200 145.900 345.200 167.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_, Center Move (318.400,140.500)->(323.400,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 307.600 129.700 307.600 151.300
[03/15 20:02:29   3609] addCustomLine AAA 307.600 129.700 329.200 129.700
[03/15 20:02:29   3609] addCustomLine AAA 307.600 151.300 329.200 151.300
[03/15 20:02:29   3609] addCustomLine AAA 329.200 129.700 329.200 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_, Center Move (334.600,133.300)->(346.200,136.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 323.800 122.500 323.800 144.100
[03/15 20:02:29   3609] addCustomLine AAA 323.800 122.500 345.400 122.500
[03/15 20:02:29   3609] addCustomLine AAA 323.800 144.100 345.400 144.100
[03/15 20:02:29   3609] addCustomLine AAA 345.400 122.500 345.400 144.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_, Center Move (351.400,198.100)->(339.800,196.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 340.600 187.300 340.600 208.900
[03/15 20:02:29   3609] addCustomLine AAA 340.600 187.300 362.200 187.300
[03/15 20:02:29   3609] addCustomLine AAA 340.600 208.900 362.200 208.900
[03/15 20:02:29   3609] addCustomLine AAA 362.200 187.300 362.200 208.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_, Center Move (331.300,154.900)->(342.500,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 320.500 144.100 320.500 165.700
[03/15 20:02:29   3609] addCustomLine AAA 320.500 144.100 342.100 144.100
[03/15 20:02:29   3609] addCustomLine AAA 320.500 165.700 342.100 165.700
[03/15 20:02:29   3609] addCustomLine AAA 342.100 144.100 342.100 165.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_, Center Move (356.000,16.300)->(344.800,27.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 345.200 5.500 345.200 27.100
[03/15 20:02:29   3609] addCustomLine AAA 345.200 5.500 366.800 5.500
[03/15 20:02:29   3609] addCustomLine AAA 345.200 27.100 366.800 27.100
[03/15 20:02:29   3609] addCustomLine AAA 366.800 5.500 366.800 27.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_, Center Move (262.400,52.300)->(262.600,63.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 251.600 41.500 251.600 63.100
[03/15 20:02:29   3609] addCustomLine AAA 251.600 41.500 273.200 41.500
[03/15 20:02:29   3609] addCustomLine AAA 251.600 63.100 273.200 63.100
[03/15 20:02:29   3609] addCustomLine AAA 273.200 41.500 273.200 63.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_55_, Center Move (22.300,324.100)->(22.900,313.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 11.500 313.300 11.500 334.900
[03/15 20:02:29   3609] addCustomLine AAA 11.500 313.300 33.100 313.300
[03/15 20:02:29   3609] addCustomLine AAA 11.500 334.900 33.100 334.900
[03/15 20:02:29   3609] addCustomLine AAA 33.100 313.300 33.100 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_52_, Center Move (21.300,338.500)->(26.700,327.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 10.500 327.700 10.500 349.300
[03/15 20:02:29   3609] addCustomLine AAA 10.500 327.700 32.100 327.700
[03/15 20:02:29   3609] addCustomLine AAA 10.500 349.300 32.100 349.300
[03/15 20:02:29   3609] addCustomLine AAA 32.100 327.700 32.100 349.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_49_, Center Move (37.500,194.500)->(32.300,205.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 26.700 183.700 26.700 205.300
[03/15 20:02:29   3609] addCustomLine AAA 26.700 183.700 48.300 183.700
[03/15 20:02:29   3609] addCustomLine AAA 26.700 205.300 48.300 205.300
[03/15 20:02:29   3609] addCustomLine AAA 48.300 183.700 48.300 205.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_47_, Center Move (28.700,185.500)->(28.900,196.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 17.900 174.700 17.900 196.300
[03/15 20:02:29   3609] addCustomLine AAA 17.900 174.700 39.500 174.700
[03/15 20:02:29   3609] addCustomLine AAA 17.900 196.300 39.500 196.300
[03/15 20:02:29   3609] addCustomLine AAA 39.500 174.700 39.500 196.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_38_, Center Move (37.700,142.300)->(37.500,153.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 26.900 131.500 26.900 153.100
[03/15 20:02:29   3609] addCustomLine AAA 26.900 131.500 48.500 131.500
[03/15 20:02:29   3609] addCustomLine AAA 26.900 153.100 48.500 153.100
[03/15 20:02:29   3609] addCustomLine AAA 48.500 131.500 48.500 153.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory4_reg_34_, Center Move (71.300,379.900)->(70.100,369.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 60.500 369.100 60.500 390.700
[03/15 20:02:29   3609] addCustomLine AAA 60.500 369.100 82.100 369.100
[03/15 20:02:29   3609] addCustomLine AAA 60.500 390.700 82.100 390.700
[03/15 20:02:29   3609] addCustomLine AAA 82.100 369.100 82.100 390.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_57_, Center Move (34.500,351.100)->(39.700,340.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 23.700 340.300 23.700 361.900
[03/15 20:02:29   3609] addCustomLine AAA 23.700 340.300 45.300 340.300
[03/15 20:02:29   3609] addCustomLine AAA 23.700 361.900 45.300 361.900
[03/15 20:02:29   3609] addCustomLine AAA 45.300 340.300 45.300 361.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_56_, Center Move (32.100,320.500)->(18.900,309.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 21.300 309.700 21.300 331.300
[03/15 20:02:29   3609] addCustomLine AAA 21.300 309.700 42.900 309.700
[03/15 20:02:29   3609] addCustomLine AAA 21.300 331.300 42.900 331.300
[03/15 20:02:29   3609] addCustomLine AAA 42.900 309.700 42.900 331.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_52_, Center Move (27.700,334.900)->(25.300,324.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 16.900 324.100 16.900 345.700
[03/15 20:02:29   3609] addCustomLine AAA 16.900 324.100 38.500 324.100
[03/15 20:02:29   3609] addCustomLine AAA 16.900 345.700 38.500 345.700
[03/15 20:02:29   3609] addCustomLine AAA 38.500 324.100 38.500 345.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_41_, Center Move (31.300,147.700)->(33.300,158.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 20.500 136.900 20.500 158.500
[03/15 20:02:29   3609] addCustomLine AAA 20.500 136.900 42.100 136.900
[03/15 20:02:29   3609] addCustomLine AAA 20.500 158.500 42.100 158.500
[03/15 20:02:29   3609] addCustomLine AAA 42.100 136.900 42.100 158.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_32_, Center Move (72.100,172.900)->(78.500,183.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 61.300 162.100 61.300 183.700
[03/15 20:02:29   3609] addCustomLine AAA 61.300 162.100 82.900 162.100
[03/15 20:02:29   3609] addCustomLine AAA 61.300 183.700 82.900 183.700
[03/15 20:02:29   3609] addCustomLine AAA 82.900 162.100 82.900 183.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_28_, Center Move (84.500,169.300)->(79.900,180.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 73.700 158.500 73.700 180.100
[03/15 20:02:29   3609] addCustomLine AAA 73.700 158.500 95.300 158.500
[03/15 20:02:29   3609] addCustomLine AAA 73.700 180.100 95.300 180.100
[03/15 20:02:29   3609] addCustomLine AAA 95.300 158.500 95.300 180.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_10_, Center Move (45.900,145.900)->(41.900,156.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 35.100 135.100 35.100 156.700
[03/15 20:02:29   3609] addCustomLine AAA 35.100 135.100 56.700 135.100
[03/15 20:02:29   3609] addCustomLine AAA 35.100 156.700 56.700 156.700
[03/15 20:02:29   3609] addCustomLine AAA 56.700 135.100 56.700 156.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory2_reg_1_, Center Move (85.300,394.300)->(80.100,383.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 74.500 383.500 74.500 405.100
[03/15 20:02:29   3609] addCustomLine AAA 74.500 383.500 96.100 383.500
[03/15 20:02:29   3609] addCustomLine AAA 74.500 405.100 96.100 405.100
[03/15 20:02:29   3609] addCustomLine AAA 96.100 383.500 96.100 405.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_52_, Center Move (11.900,340.300)->(16.300,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 1.100 329.500 1.100 351.100
[03/15 20:02:29   3609] addCustomLine AAA 1.100 329.500 22.700 329.500
[03/15 20:02:29   3609] addCustomLine AAA 1.100 351.100 22.700 351.100
[03/15 20:02:29   3609] addCustomLine AAA 22.700 329.500 22.700 351.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_50_, Center Move (72.300,205.300)->(74.300,216.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 61.500 194.500 61.500 216.100
[03/15 20:02:29   3609] addCustomLine AAA 61.500 194.500 83.100 194.500
[03/15 20:02:29   3609] addCustomLine AAA 61.500 216.100 83.100 216.100
[03/15 20:02:29   3609] addCustomLine AAA 83.100 194.500 83.100 216.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_42_, Center Move (12.300,172.900)->(24.100,178.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 1.500 162.100 1.500 183.700
[03/15 20:02:29   3609] addCustomLine AAA 1.500 162.100 23.100 162.100
[03/15 20:02:29   3609] addCustomLine AAA 1.500 183.700 23.100 183.700
[03/15 20:02:29   3609] addCustomLine AAA 23.100 162.100 23.100 183.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_38_, Center Move (13.700,144.100)->(24.300,154.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.900 133.300 2.900 154.900
[03/15 20:02:29   3609] addCustomLine AAA 2.900 133.300 24.500 133.300
[03/15 20:02:29   3609] addCustomLine AAA 2.900 154.900 24.500 154.900
[03/15 20:02:29   3609] addCustomLine AAA 24.500 133.300 24.500 154.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_17_, Center Move (80.500,428.500)->(73.700,417.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 69.700 417.700 69.700 439.300
[03/15 20:02:29   3609] addCustomLine AAA 69.700 417.700 91.300 417.700
[03/15 20:02:29   3609] addCustomLine AAA 69.700 439.300 91.300 439.300
[03/15 20:02:29   3609] addCustomLine AAA 91.300 417.700 91.300 439.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_15_, Center Move (12.900,154.900)->(23.700,162.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.100 144.100 2.100 165.700
[03/15 20:02:29   3609] addCustomLine AAA 2.100 144.100 23.700 144.100
[03/15 20:02:29   3609] addCustomLine AAA 2.100 165.700 23.700 165.700
[03/15 20:02:29   3609] addCustomLine AAA 23.700 144.100 23.700 165.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_11_, Center Move (15.500,131.500)->(24.500,142.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 4.700 120.700 4.700 142.300
[03/15 20:02:29   3609] addCustomLine AAA 4.700 120.700 26.300 120.700
[03/15 20:02:29   3609] addCustomLine AAA 4.700 142.300 26.300 142.300
[03/15 20:02:29   3609] addCustomLine AAA 26.300 120.700 26.300 142.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory3_reg_10_, Center Move (14.700,126.100)->(23.300,136.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 3.900 115.300 3.900 136.900
[03/15 20:02:29   3609] addCustomLine AAA 3.900 115.300 25.500 115.300
[03/15 20:02:29   3609] addCustomLine AAA 3.900 136.900 25.500 136.900
[03/15 20:02:29   3609] addCustomLine AAA 25.500 115.300 25.500 136.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_42_, Center Move (17.000,171.100)->(23.800,181.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 6.200 160.300 6.200 181.900
[03/15 20:02:29   3609] addCustomLine AAA 6.200 160.300 27.800 160.300
[03/15 20:02:29   3609] addCustomLine AAA 6.200 181.900 27.800 181.900
[03/15 20:02:29   3609] addCustomLine AAA 27.800 160.300 27.800 181.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_38_, Center Move (16.600,140.500)->(22.400,151.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 5.800 129.700 5.800 151.300
[03/15 20:02:29   3609] addCustomLine AAA 5.800 129.700 27.400 129.700
[03/15 20:02:29   3609] addCustomLine AAA 5.800 151.300 27.400 151.300
[03/15 20:02:29   3609] addCustomLine AAA 27.400 129.700 27.400 151.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_19_, Center Move (81.000,419.500)->(72.800,408.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 70.200 408.700 70.200 430.300
[03/15 20:02:29   3609] addCustomLine AAA 70.200 408.700 91.800 408.700
[03/15 20:02:29   3609] addCustomLine AAA 70.200 430.300 91.800 430.300
[03/15 20:02:29   3609] addCustomLine AAA 91.800 408.700 91.800 430.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_12_, Center Move (64.200,210.700)->(62.400,221.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 53.400 199.900 53.400 221.500
[03/15 20:02:29   3609] addCustomLine AAA 53.400 199.900 75.000 199.900
[03/15 20:02:29   3609] addCustomLine AAA 53.400 221.500 75.000 221.500
[03/15 20:02:29   3609] addCustomLine AAA 75.000 199.900 75.000 221.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_11_, Center Move (16.400,138.700)->(23.200,149.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 5.600 127.900 5.600 149.500
[03/15 20:02:29   3609] addCustomLine AAA 5.600 127.900 27.200 127.900
[03/15 20:02:29   3609] addCustomLine AAA 5.600 149.500 27.200 149.500
[03/15 20:02:29   3609] addCustomLine AAA 27.200 127.900 27.200 149.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory5_reg_10_, Center Move (16.200,135.100)->(24.200,145.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 5.400 124.300 5.400 145.900
[03/15 20:02:29   3609] addCustomLine AAA 5.400 124.300 27.000 124.300
[03/15 20:02:29   3609] addCustomLine AAA 5.400 145.900 27.000 145.900
[03/15 20:02:29   3609] addCustomLine AAA 27.000 124.300 27.000 145.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory6_reg_62_, Center Move (32.600,426.700)->(32.800,415.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 21.800 415.900 21.800 437.500
[03/15 20:02:29   3609] addCustomLine AAA 21.800 415.900 43.400 415.900
[03/15 20:02:29   3609] addCustomLine AAA 21.800 437.500 43.400 437.500
[03/15 20:02:29   3609] addCustomLine AAA 43.400 415.900 43.400 437.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory6_reg_21_, Center Move (14.800,426.700)->(21.000,415.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 4.000 415.900 4.000 437.500
[03/15 20:02:29   3609] addCustomLine AAA 4.000 415.900 25.600 415.900
[03/15 20:02:29   3609] addCustomLine AAA 4.000 437.500 25.600 437.500
[03/15 20:02:29   3609] addCustomLine AAA 25.600 415.900 25.600 437.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory6_reg_19_, Center Move (88.000,424.900)->(81.600,414.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 77.200 414.100 77.200 435.700
[03/15 20:02:29   3609] addCustomLine AAA 77.200 414.100 98.800 414.100
[03/15 20:02:29   3609] addCustomLine AAA 77.200 435.700 98.800 435.700
[03/15 20:02:29   3609] addCustomLine AAA 98.800 414.100 98.800 435.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory6_reg_14_, Center Move (29.600,423.100)->(27.600,412.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 18.800 412.300 18.800 433.900
[03/15 20:02:29   3609] addCustomLine AAA 18.800 412.300 40.400 412.300
[03/15 20:02:29   3609] addCustomLine AAA 18.800 433.900 40.400 433.900
[03/15 20:02:29   3609] addCustomLine AAA 40.400 412.300 40.400 433.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory6_reg_3_, Center Move (35.800,423.100)->(32.800,412.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 25.000 412.300 25.000 433.900
[03/15 20:02:29   3609] addCustomLine AAA 25.000 412.300 46.600 412.300
[03/15 20:02:29   3609] addCustomLine AAA 25.000 433.900 46.600 433.900
[03/15 20:02:29   3609] addCustomLine AAA 46.600 412.300 46.600 433.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_62_, Center Move (28.300,430.300)->(28.100,419.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 17.500 419.500 17.500 441.100
[03/15 20:02:29   3609] addCustomLine AAA 17.500 419.500 39.100 419.500
[03/15 20:02:29   3609] addCustomLine AAA 17.500 441.100 39.100 441.100
[03/15 20:02:29   3609] addCustomLine AAA 39.100 419.500 39.100 441.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_38_, Center Move (48.300,142.300)->(42.700,153.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 37.500 131.500 37.500 153.100
[03/15 20:02:29   3609] addCustomLine AAA 37.500 131.500 59.100 131.500
[03/15 20:02:29   3609] addCustomLine AAA 37.500 153.100 59.100 153.100
[03/15 20:02:29   3609] addCustomLine AAA 59.100 131.500 59.100 153.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_30_, Center Move (21.500,432.100)->(25.900,421.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 10.700 421.300 10.700 442.900
[03/15 20:02:29   3609] addCustomLine AAA 10.700 421.300 32.300 421.300
[03/15 20:02:29   3609] addCustomLine AAA 10.700 442.900 32.300 442.900
[03/15 20:02:29   3609] addCustomLine AAA 32.300 421.300 32.300 442.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_26_, Center Move (62.500,424.900)->(63.700,414.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 51.700 414.100 51.700 435.700
[03/15 20:02:29   3609] addCustomLine AAA 51.700 414.100 73.300 414.100
[03/15 20:02:29   3609] addCustomLine AAA 51.700 435.700 73.300 435.700
[03/15 20:02:29   3609] addCustomLine AAA 73.300 414.100 73.300 435.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_23_, Center Move (53.700,403.300)->(54.300,392.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 42.900 392.500 42.900 414.100
[03/15 20:02:29   3609] addCustomLine AAA 42.900 392.500 64.500 392.500
[03/15 20:02:29   3609] addCustomLine AAA 42.900 414.100 64.500 414.100
[03/15 20:02:29   3609] addCustomLine AAA 64.500 392.500 64.500 414.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_22_, Center Move (12.700,433.900)->(22.900,423.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 1.900 423.100 1.900 444.700
[03/15 20:02:29   3609] addCustomLine AAA 1.900 423.100 23.500 423.100
[03/15 20:02:29   3609] addCustomLine AAA 1.900 444.700 23.500 444.700
[03/15 20:02:29   3609] addCustomLine AAA 23.500 423.100 23.500 444.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_21_, Center Move (13.300,428.500)->(21.100,417.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.500 417.700 2.500 439.300
[03/15 20:02:29   3609] addCustomLine AAA 2.500 417.700 24.100 417.700
[03/15 20:02:29   3609] addCustomLine AAA 2.500 439.300 24.100 439.300
[03/15 20:02:29   3609] addCustomLine AAA 24.100 417.700 24.100 439.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_19_, Center Move (88.100,428.500)->(81.300,417.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 77.300 417.700 77.300 439.300
[03/15 20:02:29   3609] addCustomLine AAA 77.300 417.700 98.900 417.700
[03/15 20:02:29   3609] addCustomLine AAA 77.300 439.300 98.900 439.300
[03/15 20:02:29   3609] addCustomLine AAA 98.900 417.700 98.900 439.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_18_, Center Move (85.700,421.300)->(77.100,410.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 74.900 410.500 74.900 432.100
[03/15 20:02:29   3609] addCustomLine AAA 74.900 410.500 96.500 410.500
[03/15 20:02:29   3609] addCustomLine AAA 74.900 432.100 96.500 432.100
[03/15 20:02:29   3609] addCustomLine AAA 96.500 410.500 96.500 432.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_17_, Center Move (76.700,428.500)->(77.500,417.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 65.900 417.700 65.900 439.300
[03/15 20:02:29   3609] addCustomLine AAA 65.900 417.700 87.500 417.700
[03/15 20:02:29   3609] addCustomLine AAA 65.900 439.300 87.500 439.300
[03/15 20:02:29   3609] addCustomLine AAA 87.500 417.700 87.500 439.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_15_, Center Move (43.300,153.100)->(40.500,163.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 32.500 142.300 32.500 163.900
[03/15 20:02:29   3609] addCustomLine AAA 32.500 142.300 54.100 142.300
[03/15 20:02:29   3609] addCustomLine AAA 32.500 163.900 54.100 163.900
[03/15 20:02:29   3609] addCustomLine AAA 54.100 142.300 54.100 163.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_10_, Center Move (47.300,131.500)->(40.100,142.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 36.500 120.700 36.500 142.300
[03/15 20:02:29   3609] addCustomLine AAA 36.500 120.700 58.100 120.700
[03/15 20:02:29   3609] addCustomLine AAA 36.500 142.300 58.100 142.300
[03/15 20:02:29   3609] addCustomLine AAA 58.100 120.700 58.100 142.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_6_, Center Move (92.500,403.300)->(83.300,392.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 81.700 392.500 81.700 414.100
[03/15 20:02:29   3609] addCustomLine AAA 81.700 392.500 103.300 392.500
[03/15 20:02:29   3609] addCustomLine AAA 81.700 414.100 103.300 414.100
[03/15 20:02:29   3609] addCustomLine AAA 103.300 392.500 103.300 414.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory7_reg_2_, Center Move (67.300,428.500)->(67.300,417.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 56.500 417.700 56.500 439.300
[03/15 20:02:29   3609] addCustomLine AAA 56.500 417.700 78.100 417.700
[03/15 20:02:29   3609] addCustomLine AAA 56.500 439.300 78.100 439.300
[03/15 20:02:29   3609] addCustomLine AAA 78.100 417.700 78.100 439.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_58_, Center Move (13.200,212.500)->(18.600,223.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 2.400 201.700 2.400 223.300
[03/15 20:02:29   3609] addCustomLine AAA 2.400 201.700 24.000 201.700
[03/15 20:02:29   3609] addCustomLine AAA 2.400 223.300 24.000 223.300
[03/15 20:02:29   3609] addCustomLine AAA 24.000 201.700 24.000 223.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_50_, Center Move (66.600,216.100)->(77.800,225.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 55.800 205.300 55.800 226.900
[03/15 20:02:29   3609] addCustomLine AAA 55.800 205.300 77.400 205.300
[03/15 20:02:29   3609] addCustomLine AAA 55.800 226.900 77.400 226.900
[03/15 20:02:29   3609] addCustomLine AAA 77.400 205.300 77.400 226.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_45_, Center Move (15.800,316.900)->(16.000,306.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 5.000 306.100 5.000 327.700
[03/15 20:02:29   3609] addCustomLine AAA 5.000 306.100 26.600 306.100
[03/15 20:02:29   3609] addCustomLine AAA 5.000 327.700 26.600 327.700
[03/15 20:02:29   3609] addCustomLine AAA 26.600 306.100 26.600 327.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: qmem_instance/memory0_reg_41_, Center Move (22.200,147.700)->(28.800,158.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 11.400 136.900 11.400 158.500
[03/15 20:02:29   3609] addCustomLine AAA 11.400 136.900 33.000 136.900
[03/15 20:02:29   3609] addCustomLine AAA 11.400 158.500 33.000 158.500
[03/15 20:02:29   3609] addCustomLine AAA 33.000 136.900 33.000 158.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_, Center Move (52.700,259.300)->(58.900,270.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 41.900 248.500 41.900 270.100
[03/15 20:02:29   3609] addCustomLine AAA 41.900 248.500 63.500 248.500
[03/15 20:02:29   3609] addCustomLine AAA 41.900 270.100 63.500 270.100
[03/15 20:02:29   3609] addCustomLine AAA 63.500 248.500 63.500 270.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_, Center Move (74.400,232.300)->(78.000,243.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 63.600 221.500 63.600 243.100
[03/15 20:02:29   3609] addCustomLine AAA 63.600 221.500 85.200 221.500
[03/15 20:02:29   3609] addCustomLine AAA 63.600 243.100 85.200 243.100
[03/15 20:02:29   3609] addCustomLine AAA 85.200 221.500 85.200 243.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_, Center Move (74.900,219.700)->(85.900,234.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 64.100 208.900 64.100 230.500
[03/15 20:02:29   3609] addCustomLine AAA 64.100 208.900 85.700 208.900
[03/15 20:02:29   3609] addCustomLine AAA 64.100 230.500 85.700 230.500
[03/15 20:02:29   3609] addCustomLine AAA 85.700 208.900 85.700 230.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_, Center Move (47.300,291.700)->(48.900,302.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 36.500 280.900 36.500 302.500
[03/15 20:02:29   3609] addCustomLine AAA 36.500 280.900 58.100 280.900
[03/15 20:02:29   3609] addCustomLine AAA 36.500 302.500 58.100 302.500
[03/15 20:02:29   3609] addCustomLine AAA 58.100 280.900 58.100 302.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_, Center Move (73.700,228.700)->(85.300,237.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 62.900 217.900 62.900 239.500
[03/15 20:02:29   3609] addCustomLine AAA 62.900 217.900 84.500 217.900
[03/15 20:02:29   3609] addCustomLine AAA 62.900 239.500 84.500 239.500
[03/15 20:02:29   3609] addCustomLine AAA 84.500 217.900 84.500 239.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_, Center Move (79.300,216.100)->(89.700,226.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 68.500 205.300 68.500 226.900
[03/15 20:02:29   3609] addCustomLine AAA 68.500 205.300 90.100 205.300
[03/15 20:02:29   3609] addCustomLine AAA 68.500 226.900 90.100 226.900
[03/15 20:02:29   3609] addCustomLine AAA 90.100 205.300 90.100 226.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_, Center Move (127.900,333.100)->(130.100,322.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 117.100 322.300 117.100 343.900
[03/15 20:02:29   3609] addCustomLine AAA 117.100 322.300 138.700 322.300
[03/15 20:02:29   3609] addCustomLine AAA 117.100 343.900 138.700 343.900
[03/15 20:02:29   3609] addCustomLine AAA 138.700 322.300 138.700 343.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_, Center Move (66.700,237.700)->(65.700,248.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 55.900 226.900 55.900 248.500
[03/15 20:02:29   3609] addCustomLine AAA 55.900 226.900 77.500 226.900
[03/15 20:02:29   3609] addCustomLine AAA 55.900 248.500 77.500 248.500
[03/15 20:02:29   3609] addCustomLine AAA 77.500 226.900 77.500 248.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_, Center Move (52.300,252.100)->(52.700,262.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 41.500 241.300 41.500 262.900
[03/15 20:02:29   3609] addCustomLine AAA 41.500 241.300 63.100 241.300
[03/15 20:02:29   3609] addCustomLine AAA 41.500 262.900 63.100 262.900
[03/15 20:02:29   3609] addCustomLine AAA 63.100 241.300 63.100 262.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_, Center Move (66.700,252.100)->(65.900,262.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 55.900 241.300 55.900 262.900
[03/15 20:02:29   3609] addCustomLine AAA 55.900 241.300 77.500 241.300
[03/15 20:02:29   3609] addCustomLine AAA 55.900 262.900 77.500 262.900
[03/15 20:02:29   3609] addCustomLine AAA 77.500 241.300 77.500 262.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_, Center Move (119.000,169.300)->(123.400,180.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 108.200 158.500 108.200 180.100
[03/15 20:02:29   3609] addCustomLine AAA 108.200 158.500 129.800 158.500
[03/15 20:02:29   3609] addCustomLine AAA 108.200 180.100 129.800 180.100
[03/15 20:02:29   3609] addCustomLine AAA 129.800 158.500 129.800 180.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (81.400,241.300)->(92.800,246.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 70.600 230.500 70.600 252.100
[03/15 20:02:29   3609] addCustomLine AAA 70.600 230.500 92.200 230.500
[03/15 20:02:29   3609] addCustomLine AAA 70.600 252.100 92.200 252.100
[03/15 20:02:29   3609] addCustomLine AAA 92.200 230.500 92.200 252.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_, Center Move (75.400,239.500)->(76.600,250.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 64.600 228.700 64.600 250.300
[03/15 20:02:29   3609] addCustomLine AAA 64.600 228.700 86.200 228.700
[03/15 20:02:29   3609] addCustomLine AAA 64.600 250.300 86.200 250.300
[03/15 20:02:29   3609] addCustomLine AAA 86.200 228.700 86.200 250.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_, Center Move (70.400,239.500)->(63.800,250.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 59.600 228.700 59.600 250.300
[03/15 20:02:29   3609] addCustomLine AAA 59.600 228.700 81.200 228.700
[03/15 20:02:29   3609] addCustomLine AAA 59.600 250.300 81.200 250.300
[03/15 20:02:29   3609] addCustomLine AAA 81.200 228.700 81.200 250.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_, Center Move (120.600,356.500)->(120.600,345.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 109.800 345.700 109.800 367.300
[03/15 20:02:29   3609] addCustomLine AAA 109.800 345.700 131.400 345.700
[03/15 20:02:29   3609] addCustomLine AAA 109.800 367.300 131.400 367.300
[03/15 20:02:29   3609] addCustomLine AAA 131.400 345.700 131.400 367.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_, Center Move (90.600,212.500)->(101.400,223.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 79.800 201.700 79.800 223.300
[03/15 20:02:29   3609] addCustomLine AAA 79.800 201.700 101.400 201.700
[03/15 20:02:29   3609] addCustomLine AAA 79.800 223.300 101.400 223.300
[03/15 20:02:29   3609] addCustomLine AAA 101.400 201.700 101.400 223.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_, Center Move (81.400,226.900)->(93.400,237.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 70.600 216.100 70.600 237.700
[03/15 20:02:29   3609] addCustomLine AAA 70.600 216.100 92.200 216.100
[03/15 20:02:29   3609] addCustomLine AAA 70.600 237.700 92.200 237.700
[03/15 20:02:29   3609] addCustomLine AAA 92.200 216.100 92.200 237.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_, Center Move (68.800,235.900)->(78.600,246.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 58.000 225.100 58.000 246.700
[03/15 20:02:29   3609] addCustomLine AAA 58.000 225.100 79.600 225.100
[03/15 20:02:29   3609] addCustomLine AAA 58.000 246.700 79.600 246.700
[03/15 20:02:29   3609] addCustomLine AAA 79.600 225.100 79.600 246.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_, Center Move (39.200,273.700)->(44.200,284.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 28.400 262.900 28.400 284.500
[03/15 20:02:29   3609] addCustomLine AAA 28.400 262.900 50.000 262.900
[03/15 20:02:29   3609] addCustomLine AAA 28.400 284.500 50.000 284.500
[03/15 20:02:29   3609] addCustomLine AAA 50.000 262.900 50.000 284.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_, Center Move (83.200,217.900)->(94.800,228.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 72.400 207.100 72.400 228.700
[03/15 20:02:29   3609] addCustomLine AAA 72.400 207.100 94.000 207.100
[03/15 20:02:29   3609] addCustomLine AAA 72.400 228.700 94.000 228.700
[03/15 20:02:29   3609] addCustomLine AAA 94.000 207.100 94.000 228.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_, Center Move (81.400,234.100)->(93.200,243.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 70.600 223.300 70.600 244.900
[03/15 20:02:29   3609] addCustomLine AAA 70.600 223.300 92.200 223.300
[03/15 20:02:29   3609] addCustomLine AAA 70.600 244.900 92.200 244.900
[03/15 20:02:29   3609] addCustomLine AAA 92.200 223.300 92.200 244.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_, Center Move (114.600,171.100)->(126.200,181.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 103.800 160.300 103.800 181.900
[03/15 20:02:29   3609] addCustomLine AAA 103.800 160.300 125.400 160.300
[03/15 20:02:29   3609] addCustomLine AAA 103.800 181.900 125.400 181.900
[03/15 20:02:29   3609] addCustomLine AAA 125.400 160.300 125.400 181.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_, Center Move (100.900,214.300)->(105.100,225.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 90.100 203.500 90.100 225.100
[03/15 20:02:29   3609] addCustomLine AAA 90.100 203.500 111.700 203.500
[03/15 20:02:29   3609] addCustomLine AAA 90.100 225.100 111.700 225.100
[03/15 20:02:29   3609] addCustomLine AAA 111.700 203.500 111.700 225.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/inst_2q_reg_1_, Center Move (146.000,235.900)->(151.400,246.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 135.200 225.100 135.200 246.700
[03/15 20:02:29   3609] addCustomLine AAA 135.200 225.100 156.800 225.100
[03/15 20:02:29   3609] addCustomLine AAA 135.200 246.700 156.800 246.700
[03/15 20:02:29   3609] addCustomLine AAA 156.800 225.100 156.800 246.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_, Center Move (158.100,277.300)->(142.300,282.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 147.300 266.500 147.300 288.100
[03/15 20:02:29   3609] addCustomLine AAA 147.300 266.500 168.900 266.500
[03/15 20:02:29   3609] addCustomLine AAA 147.300 288.100 168.900 288.100
[03/15 20:02:29   3609] addCustomLine AAA 168.900 266.500 168.900 288.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_, Center Move (224.500,318.700)->(238.900,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 213.700 307.900 213.700 329.500
[03/15 20:02:29   3609] addCustomLine AAA 213.700 307.900 235.300 307.900
[03/15 20:02:29   3609] addCustomLine AAA 213.700 329.500 235.300 329.500
[03/15 20:02:29   3609] addCustomLine AAA 235.300 307.900 235.300 329.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_, Center Move (226.700,324.100)->(237.900,325.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 215.900 313.300 215.900 334.900
[03/15 20:02:29   3609] addCustomLine AAA 215.900 313.300 237.500 313.300
[03/15 20:02:29   3609] addCustomLine AAA 215.900 334.900 237.500 334.900
[03/15 20:02:29   3609] addCustomLine AAA 237.500 313.300 237.500 334.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_, Center Move (140.700,345.700)->(149.700,334.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 129.900 334.900 129.900 356.500
[03/15 20:02:29   3609] addCustomLine AAA 129.900 334.900 151.500 334.900
[03/15 20:02:29   3609] addCustomLine AAA 129.900 356.500 151.500 356.500
[03/15 20:02:29   3609] addCustomLine AAA 151.500 334.900 151.500 356.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_, Center Move (180.700,307.900)->(193.500,304.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 169.900 297.100 169.900 318.700
[03/15 20:02:29   3609] addCustomLine AAA 169.900 297.100 191.500 297.100
[03/15 20:02:29   3609] addCustomLine AAA 169.900 318.700 191.500 318.700
[03/15 20:02:29   3609] addCustomLine AAA 191.500 297.100 191.500 318.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_, Center Move (131.800,300.700)->(144.800,300.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 121.000 289.900 121.000 311.500
[03/15 20:02:29   3609] addCustomLine AAA 121.000 289.900 142.600 289.900
[03/15 20:02:29   3609] addCustomLine AAA 121.000 311.500 142.600 311.500
[03/15 20:02:29   3609] addCustomLine AAA 142.600 289.900 142.600 311.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_, Center Move (131.500,298.900)->(143.100,298.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 120.700 288.100 120.700 309.700
[03/15 20:02:29   3609] addCustomLine AAA 120.700 288.100 142.300 288.100
[03/15 20:02:29   3609] addCustomLine AAA 120.700 309.700 142.300 309.700
[03/15 20:02:29   3609] addCustomLine AAA 142.300 288.100 142.300 309.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_, Center Move (221.700,322.300)->(233.100,322.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 210.900 311.500 210.900 333.100
[03/15 20:02:29   3609] addCustomLine AAA 210.900 311.500 232.500 311.500
[03/15 20:02:29   3609] addCustomLine AAA 210.900 333.100 232.500 333.100
[03/15 20:02:29   3609] addCustomLine AAA 232.500 311.500 232.500 333.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_, Center Move (125.500,365.500)->(136.100,354.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 114.700 354.700 114.700 376.300
[03/15 20:02:29   3609] addCustomLine AAA 114.700 354.700 136.300 354.700
[03/15 20:02:29   3609] addCustomLine AAA 114.700 376.300 136.300 376.300
[03/15 20:02:29   3609] addCustomLine AAA 136.300 354.700 136.300 376.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_, Center Move (162.500,361.900)->(174.700,352.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 151.700 351.100 151.700 372.700
[03/15 20:02:29   3609] addCustomLine AAA 151.700 351.100 173.300 351.100
[03/15 20:02:29   3609] addCustomLine AAA 151.700 372.700 173.300 372.700
[03/15 20:02:29   3609] addCustomLine AAA 173.300 351.100 173.300 372.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_, Center Move (224.900,340.300)->(239.900,336.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 214.100 329.500 214.100 351.100
[03/15 20:02:29   3609] addCustomLine AAA 214.100 329.500 235.700 329.500
[03/15 20:02:29   3609] addCustomLine AAA 214.100 351.100 235.700 351.100
[03/15 20:02:29   3609] addCustomLine AAA 235.700 329.500 235.700 351.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_, Center Move (154.100,360.100)->(161.100,349.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 143.300 349.300 143.300 370.900
[03/15 20:02:29   3609] addCustomLine AAA 143.300 349.300 164.900 349.300
[03/15 20:02:29   3609] addCustomLine AAA 143.300 370.900 164.900 370.900
[03/15 20:02:29   3609] addCustomLine AAA 164.900 349.300 164.900 370.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_, Center Move (159.100,250.300)->(153.700,261.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 148.300 239.500 148.300 261.100
[03/15 20:02:29   3609] addCustomLine AAA 148.300 239.500 169.900 239.500
[03/15 20:02:29   3609] addCustomLine AAA 148.300 261.100 169.900 261.100
[03/15 20:02:29   3609] addCustomLine AAA 169.900 239.500 169.900 261.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_, Center Move (155.500,351.100)->(152.300,340.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 144.700 340.300 144.700 361.900
[03/15 20:02:29   3609] addCustomLine AAA 144.700 340.300 166.300 340.300
[03/15 20:02:29   3609] addCustomLine AAA 144.700 361.900 166.300 361.900
[03/15 20:02:29   3609] addCustomLine AAA 166.300 340.300 166.300 361.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_, Center Move (151.300,250.300)->(146.700,261.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 140.500 239.500 140.500 261.100
[03/15 20:02:29   3609] addCustomLine AAA 140.500 239.500 162.100 239.500
[03/15 20:02:29   3609] addCustomLine AAA 140.500 261.100 162.100 261.100
[03/15 20:02:29   3609] addCustomLine AAA 162.100 239.500 162.100 261.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_, Center Move (142.400,259.300)->(150.400,270.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 131.600 248.500 131.600 270.100
[03/15 20:02:29   3609] addCustomLine AAA 131.600 248.500 153.200 248.500
[03/15 20:02:29   3609] addCustomLine AAA 131.600 270.100 153.200 270.100
[03/15 20:02:29   3609] addCustomLine AAA 153.200 248.500 153.200 270.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_, Center Move (162.200,246.700)->(166.800,257.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 151.400 235.900 151.400 257.500
[03/15 20:02:29   3609] addCustomLine AAA 151.400 235.900 173.000 235.900
[03/15 20:02:29   3609] addCustomLine AAA 151.400 257.500 173.000 257.500
[03/15 20:02:29   3609] addCustomLine AAA 173.000 235.900 173.000 257.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_, Center Move (151.600,248.500)->(164.400,252.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 140.800 237.700 140.800 259.300
[03/15 20:02:29   3609] addCustomLine AAA 140.800 237.700 162.400 237.700
[03/15 20:02:29   3609] addCustomLine AAA 140.800 259.300 162.400 259.300
[03/15 20:02:29   3609] addCustomLine AAA 162.400 237.700 162.400 259.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_, Center Move (134.400,345.700)->(143.400,334.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 123.600 334.900 123.600 356.500
[03/15 20:02:29   3609] addCustomLine AAA 123.600 334.900 145.200 334.900
[03/15 20:02:29   3609] addCustomLine AAA 123.600 356.500 145.200 356.500
[03/15 20:02:29   3609] addCustomLine AAA 145.200 334.900 145.200 356.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_, Center Move (226.200,336.700)->(242.400,334.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 215.400 325.900 215.400 347.500
[03/15 20:02:29   3609] addCustomLine AAA 215.400 325.900 237.000 325.900
[03/15 20:02:29   3609] addCustomLine AAA 215.400 347.500 237.000 347.500
[03/15 20:02:29   3609] addCustomLine AAA 237.000 325.900 237.000 347.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_, Center Move (152.200,358.300)->(163.800,347.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 141.400 347.500 141.400 369.100
[03/15 20:02:29   3609] addCustomLine AAA 141.400 347.500 163.000 347.500
[03/15 20:02:29   3609] addCustomLine AAA 141.400 369.100 163.000 369.100
[03/15 20:02:29   3609] addCustomLine AAA 163.000 347.500 163.000 369.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_, Center Move (149.200,351.100)->(160.000,345.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 138.400 340.300 138.400 361.900
[03/15 20:02:29   3609] addCustomLine AAA 138.400 340.300 160.000 340.300
[03/15 20:02:29   3609] addCustomLine AAA 138.400 361.900 160.000 361.900
[03/15 20:02:29   3609] addCustomLine AAA 160.000 340.300 160.000 361.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_, Center Move (178.600,349.300)->(190.200,343.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 167.800 338.500 167.800 360.100
[03/15 20:02:29   3609] addCustomLine AAA 167.800 338.500 189.400 338.500
[03/15 20:02:29   3609] addCustomLine AAA 167.800 360.100 189.400 360.100
[03/15 20:02:29   3609] addCustomLine AAA 189.400 338.500 189.400 360.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_, Center Move (132.200,304.300)->(143.200,306.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 121.400 293.500 121.400 315.100
[03/15 20:02:29   3609] addCustomLine AAA 121.400 293.500 143.000 293.500
[03/15 20:02:29   3609] addCustomLine AAA 121.400 315.100 143.000 315.100
[03/15 20:02:29   3609] addCustomLine AAA 143.000 293.500 143.000 315.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_, Center Move (136.200,338.500)->(145.600,327.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 125.400 327.700 125.400 349.300
[03/15 20:02:29   3609] addCustomLine AAA 125.400 327.700 147.000 327.700
[03/15 20:02:29   3609] addCustomLine AAA 125.400 349.300 147.000 349.300
[03/15 20:02:29   3609] addCustomLine AAA 147.000 327.700 147.000 349.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_, Center Move (147.000,270.100)->(157.600,280.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 136.200 259.300 136.200 280.900
[03/15 20:02:29   3609] addCustomLine AAA 136.200 259.300 157.800 259.300
[03/15 20:02:29   3609] addCustomLine AAA 136.200 280.900 157.800 280.900
[03/15 20:02:29   3609] addCustomLine AAA 157.800 259.300 157.800 280.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_, Center Move (141.800,338.500)->(152.800,329.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 131.000 327.700 131.000 349.300
[03/15 20:02:29   3609] addCustomLine AAA 131.000 327.700 152.600 327.700
[03/15 20:02:29   3609] addCustomLine AAA 131.000 349.300 152.600 349.300
[03/15 20:02:29   3609] addCustomLine AAA 152.600 327.700 152.600 349.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_, Center Move (233.800,343.900)->(236.600,354.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 223.000 333.100 223.000 354.700
[03/15 20:02:29   3609] addCustomLine AAA 223.000 333.100 244.600 333.100
[03/15 20:02:29   3609] addCustomLine AAA 223.000 354.700 244.600 354.700
[03/15 20:02:29   3609] addCustomLine AAA 244.600 333.100 244.600 354.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_, Center Move (128.500,372.700)->(140.900,367.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 117.700 361.900 117.700 383.500
[03/15 20:02:29   3609] addCustomLine AAA 117.700 361.900 139.300 361.900
[03/15 20:02:29   3609] addCustomLine AAA 117.700 383.500 139.300 383.500
[03/15 20:02:29   3609] addCustomLine AAA 139.300 361.900 139.300 383.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_, Center Move (225.700,345.700)->(237.900,351.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 214.900 334.900 214.900 356.500
[03/15 20:02:29   3609] addCustomLine AAA 214.900 334.900 236.500 334.900
[03/15 20:02:29   3609] addCustomLine AAA 214.900 356.500 236.500 356.500
[03/15 20:02:29   3609] addCustomLine AAA 236.500 334.900 236.500 356.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_, Center Move (219.200,345.700)->(223.400,356.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 208.400 334.900 208.400 356.500
[03/15 20:02:29   3609] addCustomLine AAA 208.400 334.900 230.000 334.900
[03/15 20:02:29   3609] addCustomLine AAA 208.400 356.500 230.000 356.500
[03/15 20:02:29   3609] addCustomLine AAA 230.000 334.900 230.000 356.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_, Center Move (165.500,387.100)->(164.500,376.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 154.700 376.300 154.700 397.900
[03/15 20:02:29   3609] addCustomLine AAA 154.700 376.300 176.300 376.300
[03/15 20:02:29   3609] addCustomLine AAA 154.700 397.900 176.300 397.900
[03/15 20:02:29   3609] addCustomLine AAA 176.300 376.300 176.300 397.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_, Center Move (133.500,374.500)->(139.900,363.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 122.700 363.700 122.700 385.300
[03/15 20:02:29   3609] addCustomLine AAA 122.700 363.700 144.300 363.700
[03/15 20:02:29   3609] addCustomLine AAA 122.700 385.300 144.300 385.300
[03/15 20:02:29   3609] addCustomLine AAA 144.300 363.700 144.300 385.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_, Center Move (241.500,347.500)->(233.700,358.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 230.700 336.700 230.700 358.300
[03/15 20:02:29   3609] addCustomLine AAA 230.700 336.700 252.300 336.700
[03/15 20:02:29   3609] addCustomLine AAA 230.700 358.300 252.300 358.300
[03/15 20:02:29   3609] addCustomLine AAA 252.300 336.700 252.300 358.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_, Center Move (149.900,403.300)->(143.500,392.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 139.100 392.500 139.100 414.100
[03/15 20:02:29   3609] addCustomLine AAA 139.100 392.500 160.700 392.500
[03/15 20:02:29   3609] addCustomLine AAA 139.100 414.100 160.700 414.100
[03/15 20:02:29   3609] addCustomLine AAA 160.700 392.500 160.700 414.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_, Center Move (207.500,387.100)->(201.900,376.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 196.700 376.300 196.700 397.900
[03/15 20:02:29   3609] addCustomLine AAA 196.700 376.300 218.300 376.300
[03/15 20:02:29   3609] addCustomLine AAA 196.700 397.900 218.300 397.900
[03/15 20:02:29   3609] addCustomLine AAA 218.300 376.300 218.300 397.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_, Center Move (285.100,342.100)->(291.100,352.900). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 274.300 331.300 274.300 352.900
[03/15 20:02:29   3609] addCustomLine AAA 274.300 331.300 295.900 331.300
[03/15 20:02:29   3609] addCustomLine AAA 274.300 352.900 295.900 352.900
[03/15 20:02:29   3609] addCustomLine AAA 295.900 331.300 295.900 352.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_, Center Move (274.100,343.900)->(275.300,356.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 263.300 333.100 263.300 354.700
[03/15 20:02:29   3609] addCustomLine AAA 263.300 333.100 284.900 333.100
[03/15 20:02:29   3609] addCustomLine AAA 263.300 354.700 284.900 354.700
[03/15 20:02:29   3609] addCustomLine AAA 284.900 333.100 284.900 354.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_, Center Move (250.100,437.500)->(239.300,437.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 239.300 426.700 239.300 448.300
[03/15 20:02:29   3609] addCustomLine AAA 239.300 426.700 260.900 426.700
[03/15 20:02:29   3609] addCustomLine AAA 239.300 448.300 260.900 448.300
[03/15 20:02:29   3609] addCustomLine AAA 260.900 426.700 260.900 448.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_, Center Move (256.900,397.900)->(245.500,396.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 246.100 387.100 246.100 408.700
[03/15 20:02:29   3609] addCustomLine AAA 246.100 387.100 267.700 387.100
[03/15 20:02:29   3609] addCustomLine AAA 246.100 408.700 267.700 408.700
[03/15 20:02:29   3609] addCustomLine AAA 267.700 387.100 267.700 408.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_, Center Move (251.300,426.700)->(239.900,426.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 240.500 415.900 240.500 437.500
[03/15 20:02:29   3609] addCustomLine AAA 240.500 415.900 262.100 415.900
[03/15 20:02:29   3609] addCustomLine AAA 240.500 437.500 262.100 437.500
[03/15 20:02:29   3609] addCustomLine AAA 262.100 415.900 262.100 437.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_, Center Move (280.300,410.500)->(269.100,403.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 269.500 399.700 269.500 421.300
[03/15 20:02:29   3609] addCustomLine AAA 269.500 399.700 291.100 399.700
[03/15 20:02:29   3609] addCustomLine AAA 269.500 421.300 291.100 421.300
[03/15 20:02:29   3609] addCustomLine AAA 291.100 399.700 291.100 421.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_, Center Move (281.900,345.700)->(286.300,356.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 271.100 334.900 271.100 356.500
[03/15 20:02:29   3609] addCustomLine AAA 271.100 334.900 292.700 334.900
[03/15 20:02:29   3609] addCustomLine AAA 271.100 356.500 292.700 356.500
[03/15 20:02:29   3609] addCustomLine AAA 292.700 334.900 292.700 356.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_, Center Move (260.600,336.700)->(268.600,347.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 249.800 325.900 249.800 347.500
[03/15 20:02:29   3609] addCustomLine AAA 249.800 325.900 271.400 325.900
[03/15 20:02:29   3609] addCustomLine AAA 249.800 347.500 271.400 347.500
[03/15 20:02:29   3609] addCustomLine AAA 271.400 325.900 271.400 347.500
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_, Center Move (261.000,361.900)->(273.400,372.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 250.200 351.100 250.200 372.700
[03/15 20:02:29   3609] addCustomLine AAA 250.200 351.100 271.800 351.100
[03/15 20:02:29   3609] addCustomLine AAA 250.200 372.700 271.800 372.700
[03/15 20:02:29   3609] addCustomLine AAA 271.800 351.100 271.800 372.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_, Center Move (264.100,343.900)->(274.100,354.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 253.300 333.100 253.300 354.700
[03/15 20:02:29   3609] addCustomLine AAA 253.300 333.100 274.900 333.100
[03/15 20:02:29   3609] addCustomLine AAA 253.300 354.700 274.900 354.700
[03/15 20:02:29   3609] addCustomLine AAA 274.900 333.100 274.900 354.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_, Center Move (275.800,349.300)->(286.400,360.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 265.000 338.500 265.000 360.100
[03/15 20:02:29   3609] addCustomLine AAA 265.000 338.500 286.600 338.500
[03/15 20:02:29   3609] addCustomLine AAA 265.000 360.100 286.600 360.100
[03/15 20:02:29   3609] addCustomLine AAA 286.600 338.500 286.600 360.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_, Center Move (272.900,378.100)->(278.300,365.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 262.100 367.300 262.100 388.900
[03/15 20:02:29   3609] addCustomLine AAA 262.100 367.300 283.700 367.300
[03/15 20:02:29   3609] addCustomLine AAA 262.100 388.900 283.700 388.900
[03/15 20:02:29   3609] addCustomLine AAA 283.700 367.300 283.700 388.900
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_, Center Move (289.300,347.500)->(292.100,358.300). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 278.500 336.700 278.500 358.300
[03/15 20:02:29   3609] addCustomLine AAA 278.500 336.700 300.100 336.700
[03/15 20:02:29   3609] addCustomLine AAA 278.500 358.300 300.100 358.300
[03/15 20:02:29   3609] addCustomLine AAA 300.100 336.700 300.100 358.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_, Center Move (246.500,412.300)->(245.900,401.500). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 235.700 401.500 235.700 423.100
[03/15 20:02:29   3609] addCustomLine AAA 235.700 401.500 257.300 401.500
[03/15 20:02:29   3609] addCustomLine AAA 235.700 423.100 257.300 423.100
[03/15 20:02:29   3609] addCustomLine AAA 257.300 401.500 257.300 423.100
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_, Center Move (377.900,352.900)->(380.900,363.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 367.100 342.100 367.100 363.700
[03/15 20:02:29   3609] addCustomLine AAA 367.100 342.100 388.700 342.100
[03/15 20:02:29   3609] addCustomLine AAA 367.100 363.700 388.700 363.700
[03/15 20:02:29   3609] addCustomLine AAA 388.700 342.100 388.700 363.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_, Center Move (359.300,451.900)->(352.700,441.100). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 348.500 441.100 348.500 462.700
[03/15 20:02:29   3609] addCustomLine AAA 348.500 441.100 370.100 441.100
[03/15 20:02:29   3609] addCustomLine AAA 348.500 462.700 370.100 462.700
[03/15 20:02:29   3609] addCustomLine AAA 370.100 441.100 370.100 462.700
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/load_ready_q_reg, Center Move (351.500,374.500)->(349.300,363.700). Limit box is: 
[03/15 20:02:29   3609] addCustomLine AAA 340.700 363.700 340.700 385.300
[03/15 20:02:29   3609] addCustomLine AAA 340.700 363.700 362.300 363.700
[03/15 20:02:29   3609] addCustomLine AAA 340.700 385.300 362.300 385.300
[03/15 20:02:29   3609] addCustomLine AAA 362.300 363.700 362.300 385.300
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 20:02:29   3609] Set place::cacheFPlanSiteMark to 0
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] *** Summary of all messages that are not suppressed in this session:
[03/15 20:02:29   3609] Severity  ID               Count  Summary                                  
[03/15 20:02:29   3609] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/15 20:02:29   3609] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/15 20:02:29   3609] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 20:02:29   3609] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/15 20:02:29   3609] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/15 20:02:29   3609] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/15 20:02:29   3609] *** Message Summary: 16 warning(s), 0 error(s)
[03/15 20:02:29   3609] 
[03/15 20:02:29   3609] **ccopt_design ... cpu = 0:09:09, real = 0:09:08, mem = 1594.6M, totSessionCpu=1:00:10 **
[03/15 20:02:29   3609] <CMD> set_propagated_clock [all_clocks]
[03/15 20:02:29   3609] <CMD> optDesign -postCTS -hold
[03/15 20:02:29   3609] GigaOpt running with 1 threads.
[03/15 20:02:29   3609] Info: 1 threads available for lower-level modules during optimization.
[03/15 20:02:29   3609] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:02:29   3609] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:02:29   3609] -setupDynamicPowerViewAsDefaultView false
[03/15 20:02:29   3609]                                            # bool, default=false, private
[03/15 20:02:29   3609] #spOpts: N=65 
[03/15 20:02:29   3609] Core basic site is core
[03/15 20:02:29   3609] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:02:30   3610] #spOpts: N=65 mergeVia=F 
[03/15 20:02:30   3610] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 20:02:30   3610] 	Cell FILL1_LL, site bcore.
[03/15 20:02:30   3610] 	Cell FILL_NW_HH, site bcore.
[03/15 20:02:30   3610] 	Cell FILL_NW_LL, site bcore.
[03/15 20:02:30   3610] 	Cell GFILL, site gacore.
[03/15 20:02:30   3610] 	Cell GFILL10, site gacore.
[03/15 20:02:30   3610] 	Cell GFILL2, site gacore.
[03/15 20:02:30   3610] 	Cell GFILL3, site gacore.
[03/15 20:02:30   3610] 	Cell GFILL4, site gacore.
[03/15 20:02:30   3610] 	Cell LVLLHCD1, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHCD2, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHCD4, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHCD8, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHD1, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHD2, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHD4, site bcore.
[03/15 20:02:30   3610] 	Cell LVLLHD8, site bcore.
[03/15 20:02:30   3610] .
[03/15 20:02:31   3611] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1600.6M, totSessionCpu=1:00:11 **
[03/15 20:02:31   3611] *** optDesign -postCTS ***
[03/15 20:02:31   3611] DRC Margin: user margin 0.0
[03/15 20:02:31   3611] Hold Target Slack: user slack 0
[03/15 20:02:31   3611] Setup Target Slack: user slack 0;
[03/15 20:02:31   3611] setUsefulSkewMode -noEcoRoute
[03/15 20:02:31   3611] Start to check current routing status for nets...
[03/15 20:02:31   3611] Using hname+ instead name for net compare
[03/15 20:02:31   3611] All nets are already routed correctly.
[03/15 20:02:31   3611] End to check current routing status for nets (mem=1600.6M)
[03/15 20:02:31   3611] DEL0 does not have usable cells
[03/15 20:02:31   3611]  This may be because it is dont_use, or because it has no LEF.
[03/15 20:02:31   3611]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 20:02:31   3611] Type 'man IMPOPT-3080' for more detail.
[03/15 20:02:31   3611] *info: All cells identified as Buffer and Delay cells:
[03/15 20:02:31   3611] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/15 20:02:31   3611] *info: ------------------------------------------------------------------
[03/15 20:02:31   3611] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 20:02:31   3611] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:02:31   3611] #spOpts: N=65 mergeVia=F 
[03/15 20:02:31   3611] Core basic site is core
[03/15 20:02:31   3611] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:02:31   3611] GigaOpt Hold Optimizer is used
[03/15 20:02:32   3611] Include MVT Delays for Hold Opt
[03/15 20:02:32   3611] <optDesign CMD> fixhold  no -lvt Cells
[03/15 20:02:32   3612] **INFO: Num dontuse cells 396, Num usable cells 544
[03/15 20:02:32   3612] optDesignOneStep: Leakage Power Flow
[03/15 20:02:32   3612] **INFO: Num dontuse cells 396, Num usable cells 544
[03/15 20:02:32   3612] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:12 mem=1600.7M ***
[03/15 20:02:32   3612] Effort level <high> specified for reg2reg path_group
[03/15 20:02:33   3613] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:02:33   3613]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:02:33   3613] #################################################################################
[03/15 20:02:33   3613] # Design Stage: PreRoute
[03/15 20:02:33   3613] # Design Name: core
[03/15 20:02:33   3613] # Design Mode: 65nm
[03/15 20:02:33   3613] # Analysis Mode: MMMC Non-OCV 
[03/15 20:02:33   3613] # Parasitics Mode: No SPEF/RCDB
[03/15 20:02:33   3613] # Signoff Settings: SI Off 
[03/15 20:02:33   3613] #################################################################################
[03/15 20:02:33   3613] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:02:33   3613] Calculate delays in BcWc mode...
[03/15 20:02:33   3613] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 20:02:33   3613] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 20:02:33   3613] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:02:33   3613] End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:03.0)
[03/15 20:02:33   3613] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
[03/15 20:02:33   3613] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:11.0 mem=0.0M)
[03/15 20:02:33   3613] 
[03/15 20:02:33   3613] Active hold views:
[03/15 20:02:33   3613]  BC_VIEW
[03/15 20:02:33   3613]   Dominating endpoints: 0
[03/15 20:02:33   3613]   Dominating TNS: -0.000
[03/15 20:02:33   3613] 
[03/15 20:02:33   3613] Done building cte hold timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:00:11.0 mem=0.0M ***
[03/15 20:02:33   3613] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 20:02:33   3613] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/15 20:02:33   3613] Done building hold timer [32840 node(s), 51547 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:00:12.7 mem=0.0M ***
[03/15 20:02:41   3620]  
_______________________________________________________________________
[03/15 20:02:41   3620] Done building cte setup timing graph (fixHold) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=1:00:20 mem=1600.7M ***
[03/15 20:02:41   3620] ** Profile ** Start :  cpu=0:00:00.0, mem=1600.7M
[03/15 20:02:41   3620] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1608.7M
[03/15 20:02:42   3621] *info: category slack lower bound [L -639.4] default
[03/15 20:02:42   3621] *info: category slack lower bound [H -639.4] reg2reg 
[03/15 20:02:42   3621] --------------------------------------------------- 
[03/15 20:02:42   3621]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 20:02:42   3621] --------------------------------------------------- 
[03/15 20:02:42   3621]          WNS    reg2regWNS
[03/15 20:02:42   3621]    -0.639 ns     -0.639 ns
[03/15 20:02:42   3621] --------------------------------------------------- 
[03/15 20:02:42   3621] Restoring autoHoldViews:  BC_VIEW
[03/15 20:02:42   3621] ** Profile ** Start :  cpu=0:00:00.0, mem=1608.7M
[03/15 20:02:42   3621] ** Profile ** Other data :  cpu=0:00:00.1, mem=1608.7M
[03/15 20:02:42   3622] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1608.7M
[03/15 20:02:42   3622] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.639  | -0.639  | -0.362  |
|           TNS (ns):|-476.412 |-439.683 | -36.729 |
|    Violating Paths:|  2186   |  2026   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.114  | -0.114  |  0.000  |
|           TNS (ns):| -8.098  | -8.098  |  0.000  |
|    Violating Paths:|   200   |   200   |    0    |
|          All Paths:|  6326   |  6326   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.711%
       (98.221% with Fillers)
Routing Overflow: 0.10% H and 0.63% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/15 20:02:42   3622] Identified SBFF number: 199
[03/15 20:02:42   3622] Identified MBFF number: 0
[03/15 20:02:42   3622] Not identified SBFF number: 0
[03/15 20:02:42   3622] Not identified MBFF number: 0
[03/15 20:02:42   3622] Number of sequential cells which are not FFs: 104
[03/15 20:02:42   3622] 
[03/15 20:02:43   3622] Summary for sequential cells idenfication: 
[03/15 20:02:43   3622] Identified SBFF number: 199
[03/15 20:02:43   3622] Identified MBFF number: 0
[03/15 20:02:43   3622] Not identified SBFF number: 0
[03/15 20:02:43   3622] Not identified MBFF number: 0
[03/15 20:02:43   3622] Number of sequential cells which are not FFs: 104
[03/15 20:02:43   3622] 
[03/15 20:02:43   3623] 
[03/15 20:02:43   3623] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/15 20:02:43   3623] *Info: worst delay setup view: WC_VIEW
[03/15 20:02:43   3623] Footprint list for hold buffering (delay unit: ps)
[03/15 20:02:43   3623] =================================================================
[03/15 20:02:43   3623] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 20:02:43   3623] ------------------------------------------------------------------
[03/15 20:02:43   3623] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/15 20:02:43   3623] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/15 20:02:43   3623] =================================================================
[03/15 20:02:44   3623] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1602.7M, totSessionCpu=1:00:24 **
[03/15 20:02:44   3623] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 20:02:44   3623] *info: Run optDesign holdfix with 1 thread.
[03/15 20:02:44   3623] Info: 94 nets with fixed/cover wires excluded.
[03/15 20:02:44   3623] Info: 190 clock nets excluded from IPO operation.
[03/15 20:02:44   3624] --------------------------------------------------- 
[03/15 20:02:44   3624]    Hold Timing Summary  - Initial 
[03/15 20:02:44   3624] --------------------------------------------------- 
[03/15 20:02:44   3624]  Target slack: 0.000 ns
[03/15 20:02:44   3624] View: BC_VIEW 
[03/15 20:02:44   3624] 	WNS: -0.114 
[03/15 20:02:44   3624] 	TNS: -8.097 
[03/15 20:02:44   3624] 	VP: 200 
[03/15 20:02:44   3624] 	Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D 
[03/15 20:02:44   3624] --------------------------------------------------- 
[03/15 20:02:44   3624]    Setup Timing Summary  - Initial 
[03/15 20:02:44   3624] --------------------------------------------------- 
[03/15 20:02:44   3624]  Target slack: 0.000 ns
[03/15 20:02:44   3624] View: WC_VIEW 
[03/15 20:02:44   3624] 	WNS: -0.639 
[03/15 20:02:44   3624] 	TNS: -476.413 
[03/15 20:02:44   3624] 	VP: 2186 
[03/15 20:02:44   3624] 	Worst setup path end point:ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D 
[03/15 20:02:44   3624] --------------------------------------------------- 
[03/15 20:02:44   3624] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:02:44   3624] #spOpts: N=65 mergeVia=F 
[03/15 20:02:45   3624] 
[03/15 20:02:45   3624] *** Starting Core Fixing (fixHold) cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=1:00:24 mem=1787.4M density=98.221% ***
[03/15 20:02:45   3624] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/15 20:02:45   3624] 
[03/15 20:02:45   3624] Phase I ......
[03/15 20:02:45   3624] *info: Multithread Hold Batch Commit is enabled
[03/15 20:02:45   3624] *info: Levelized Batch Commit is enabled
[03/15 20:02:45   3624] Executing transform: ECO Safe Resize
[03/15 20:02:45   3624] Worst hold path end point:
[03/15 20:02:45   3624]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/15 20:02:45   3624]     net: array_out[40] (nrTerm=9)
[03/15 20:02:45   3624] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 20:02:45   3624] ===========================================================================================
[03/15 20:02:45   3624]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 20:02:45   3624] ------------------------------------------------------------------------------------------
[03/15 20:02:45   3624]  Hold WNS :      -0.1144
[03/15 20:02:45   3624]       TNS :      -8.0967
[03/15 20:02:45   3624]       #VP :          200
[03/15 20:02:45   3624]   Density :      98.221%
[03/15 20:02:45   3624] ------------------------------------------------------------------------------------------
[03/15 20:02:45   3624]  cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=1:00:25 mem=1787.4M
[03/15 20:02:45   3624] ===========================================================================================
[03/15 20:02:45   3624] 
[03/15 20:02:45   3624] Executing transform: AddBuffer + LegalResize
[03/15 20:02:45   3624] Worst hold path end point:
[03/15 20:02:45   3624]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/15 20:02:45   3624]     net: array_out[40] (nrTerm=9)
[03/15 20:02:45   3624] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 20:02:45   3624] ===========================================================================================
[03/15 20:02:45   3624]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 20:02:45   3624] ------------------------------------------------------------------------------------------
[03/15 20:02:45   3624]  Hold WNS :      -0.1144
[03/15 20:02:45   3624]       TNS :      -8.0967
[03/15 20:02:45   3624]       #VP :          200
[03/15 20:02:45   3624]   Density :      98.221%
[03/15 20:02:45   3624] ------------------------------------------------------------------------------------------
[03/15 20:02:45   3624]  cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=1:00:25 mem=1787.4M
[03/15 20:02:45   3624] ===========================================================================================
[03/15 20:02:45   3624] 
[03/15 20:02:45   3625] --------------------------------------------------- 
[03/15 20:02:45   3625]    Hold Timing Summary  - Phase I 
[03/15 20:02:45   3625] --------------------------------------------------- 
[03/15 20:02:45   3625]  Target slack: 0.000 ns
[03/15 20:02:45   3625] View: BC_VIEW 
[03/15 20:02:45   3625] 	WNS: -0.114 
[03/15 20:02:45   3625] 	TNS: -8.097 
[03/15 20:02:45   3625] 	VP: 200 
[03/15 20:02:45   3625] 	Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D 
[03/15 20:02:45   3625] --------------------------------------------------- 
[03/15 20:02:45   3625]    Setup Timing Summary  - Phase I 
[03/15 20:02:45   3625] --------------------------------------------------- 
[03/15 20:02:45   3625]  Target slack: 0.000 ns
[03/15 20:02:45   3625] View: WC_VIEW 
[03/15 20:02:45   3625] 	WNS: -0.639 
[03/15 20:02:45   3625] 	TNS: -476.413 
[03/15 20:02:45   3625] 	VP: 2186 
[03/15 20:02:45   3625] 	Worst setup path end point:ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D 
[03/15 20:02:45   3625] --------------------------------------------------- 
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] *** Finished Core Fixing (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:00:25 mem=1787.4M density=98.221% ***
[03/15 20:02:45   3625] *info:
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] =======================================================================
[03/15 20:02:45   3625]                 Reasons for remaining hold violations
[03/15 20:02:45   3625] =======================================================================
[03/15 20:02:45   3625] *info: Total 729 net(s) have violated hold timing slacks.
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] Buffering failure reasons
[03/15 20:02:45   3625] ------------------------------------------------
[03/15 20:02:45   3625] *info:   729 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_7__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n83
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n123
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n112
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n111
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n67
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n142
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n120
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n117
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n116
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n109
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n107
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_301_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_1211_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n67
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n117
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n114
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n70
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n121
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n120
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n116
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n115
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n114
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n107
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_6221_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_408_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n70
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n59
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n58
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n54
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n53
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n52
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n53
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[96]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[88]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[87]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[80]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[64]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[488]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[480]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[472]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[464]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[440]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[432]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[424]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[423]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[422]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[421]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[420]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[418]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[416]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[414]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[410]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[409]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[408]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[406]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[405]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[404]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[402]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[401]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[400]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[392]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[384]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[311]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[304]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[296]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[288]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[280]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[272]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[264]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[256]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[255]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[249]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[248]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[247]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[240]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[239]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[232]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[231]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[225]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[224]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[223]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[216]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[208]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[200]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[192]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[191]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[184]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[183]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[176]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[175]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[168]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[167]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[160]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[159]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[152]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[151]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[144]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[136]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[128]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[127]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[119]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[112]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[104]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[9]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[15]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[12]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1721
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1720
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1719
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1115
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1113
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1110
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1072
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n67
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n66
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n63
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n59
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n58
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n54
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n52
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n50
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n914
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n901
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1575
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1560
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1068
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1066
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1064
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_22
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n993
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n992
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n991
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n918
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n903
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n66
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n46
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n18
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1566
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1564
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1532
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1470
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1449
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1422
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1088
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1081
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1080
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1079
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1078
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5701_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4491_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4488_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2367_n993
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2113_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_38
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_37
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN504_q_temp_400_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN369_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN213_key_q_48_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n78
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n77
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n407
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n35
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n34
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n31
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n24
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n184
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n172
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1634
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1633
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1632
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1621
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1457
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1238
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1237
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1236
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1235
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1234
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1233
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1232
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1231
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1140
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_546_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_545_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5367_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3355_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3106_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_28_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_27_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_26_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_25_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2210_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1440_q_temp_304_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1077_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1983_key_q_54_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_50
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_34
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_28
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_22
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1234_key_q_8_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1215_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/n1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n95
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n91
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n438
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n259
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n235
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n230
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n225
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n214
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n202
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n186
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1656
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1655
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1654
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1644
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1643
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1642
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1618
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1617
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1570
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1569
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1499
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1498
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1494
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1491
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1489
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1488
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1487
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1486
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1484
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1452
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1451
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1449
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1448
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1420
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1419
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1418
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1417
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1416
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1415
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1413
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1412
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1408
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1407
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1401
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1399
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1398
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1396
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1389
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1388
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1386
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1361
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1344
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1342
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1341
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1340
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1339
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1159
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1108
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1106
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1059
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1058
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1055
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1053
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1035
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1033
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1031
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1030
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_57_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2873_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2406_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2405_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2071_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1596_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1406_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1232_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1203_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN845_n1059
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN688_key_q_17_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN680_key_q_49_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN430_key_q_23_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1555_key_q_47_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1100_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1022_key_q_48_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2917_n1453
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2815_n1034
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2789_n438
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2738_n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2666_key_q_31_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2653_n1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1823_key_q_22_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1752_key_q_63_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1734_key_q_25_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[9]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[49]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[37]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[33]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[31]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[25]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[1]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[17]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_9
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_82
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_69
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_63
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_57
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_56
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_17
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_13
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_11
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN573_q_temp_216_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN341_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN335_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN318_key_q_24_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN281_key_q_32_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1473_key_q_8_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1258_key_q_53_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_q_temp_200_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1099_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN1922_key_q_33_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n747
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n326
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n319
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n318
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n298
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n282
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n263
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n207
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n206
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n205
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n183
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n182
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n181
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n180
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1708
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1702
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1701
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1700
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1698
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1683
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1680
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1676
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1672
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1668
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1650
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1633
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1615
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1614
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1612
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1588
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1586
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1585
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1584
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1581
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1562
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1561
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1560
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1537
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1536
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1533
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1532
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1515
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1514
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1513
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1511
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n141
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n140
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n139
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n138
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n137
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n136
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n122
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n120
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1199
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1198
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1197
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1196
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1195
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1194
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1193
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1192
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1126
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1123
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1120
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1035
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5349_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5316_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5072_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3979_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3507_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3441_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3427_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3426_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3425_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3231_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3230_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3229_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3220_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3219_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2887_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2886_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2642_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2288_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2287_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2286_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2218_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2216_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2171_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1390_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1422_n1615
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2709_n1535
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2594_FE_OFN590_n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2530_n1512
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2241_n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2080_key_q_55_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2025_key_q_23_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1775_n747
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1659_key_q_47_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_40
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_29
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_27
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN603_key_q_61_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN590_n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_39_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN305_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1191_q_temp_144_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1044_q_temp_128_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n82
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n46
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n35
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n207
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1590
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1589
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1507
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1506
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1477
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1445
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1444
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1443
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1423
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1422
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1086
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1080
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6020_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3842_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3841_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3416_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3050_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3041_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3040_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2144_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2109_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_4
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_20
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_12
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN358_key_q_32_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN298_key_q_24_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN293_key_q_56_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1496_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1149_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1106_key_q_48_
[03/15 20:02:45   3625] 	fifo_wr[5]
[03/15 20:02:45   3625] 	array_out[78]
[03/15 20:02:45   3625] 	array_out[77]
[03/15 20:02:45   3625] 	array_out[61]
[03/15 20:02:45   3625] 	array_out[60]
[03/15 20:02:45   3625] 	array_out[58]
[03/15 20:02:45   3625] 	array_out[57]
[03/15 20:02:45   3625] 	array_out[41]
[03/15 20:02:45   3625] 	array_out[40]
[03/15 20:02:45   3625] 	array_out[38]
[03/15 20:02:45   3625] 	array_out[37]
[03/15 20:02:45   3625] 	array_out[27]
[03/15 20:02:45   3625] 	array_out[22]
[03/15 20:02:45   3625] 	array_out[21]
[03/15 20:02:45   3625] 	array_out[20]
[03/15 20:02:45   3625] 	array_out[18]
[03/15 20:02:45   3625] 	array_out[140]
[03/15 20:02:45   3625] 	array_out[122]
[03/15 20:02:45   3625] 	array_out[121]
[03/15 20:02:45   3625] 	array_out[120]
[03/15 20:02:45   3625] 	array_out[118]
[03/15 20:02:45   3625] 	array_out[102]
[03/15 20:02:45   3625] 	array_out[101]
[03/15 20:02:45   3625] 	array_out[100]
[03/15 20:02:45   3625] 	array_out[0]
[03/15 20:02:45   3625] 	FE_OCPN3009_array_out_21_
[03/15 20:02:45   3625] 	FE_OCPN2924_array_out_101_
[03/15 20:02:45   3625] 	FE_OCPN2919_array_out_22_
[03/15 20:02:45   3625] 	FE_OCPN2916_array_out_121_
[03/15 20:02:45   3625] 	FE_OCPN2901_array_out_122_
[03/15 20:02:45   3625] 	FE_OCPN2897_array_out_102_
[03/15 20:02:45   3625] 	FE_OCPN2846_array_out_27_
[03/15 20:02:45   3625] 	FE_OCPN2819_array_out_57_
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] Resizing failure reasons
[03/15 20:02:45   3625] ------------------------------------------------
[03/15 20:02:45   3625] *info:   729 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_7__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n83
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n123
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n112
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_6__fifo_instance/n111
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n67
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n142
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n120
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n117
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n116
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n109
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/n107
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_301_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_1211_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n67
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n117
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n114
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_3__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n70
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n121
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n120
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n119
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n118
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n116
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n115
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n114
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n107
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_6221_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_408_0
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n70
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n59
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n58
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n54
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n53
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_1__fifo_instance/n52
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/15 20:02:45   3625] 	ofifo_inst/col_idx_0__fifo_instance/n53
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[96]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[88]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[87]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[80]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[64]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[488]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[480]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[472]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[464]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[440]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[432]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[424]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[423]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[422]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[421]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[420]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[418]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[416]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[414]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[410]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[409]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[408]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[406]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[405]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[404]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[402]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[401]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[400]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[392]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[384]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[311]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[304]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[296]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[288]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[280]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[272]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[264]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[256]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[255]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[249]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[248]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[247]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[240]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[239]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[232]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[231]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[225]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[224]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[223]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[216]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[208]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[200]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[192]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[191]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[184]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[183]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[176]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[175]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[168]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[167]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[160]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[159]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[152]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[151]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[144]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[136]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[128]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[127]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[119]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[112]
[03/15 20:02:45   3625] 	mac_array_instance/q_temp[104]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[9]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[15]
[03/15 20:02:45   3625] 	mac_array_instance/inst_temp[12]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1721
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1720
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1719
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1115
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1113
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1110
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1072
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n67
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n66
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n63
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n59
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n58
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n54
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n52
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n50
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/n45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n914
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n901
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1575
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1560
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1068
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1066
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1064
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_22
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n993
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n992
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n991
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n918
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n903
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n66
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n46
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n18
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1566
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1564
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1532
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1470
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1449
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1422
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1088
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1081
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1080
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1079
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1078
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5701_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4491_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4488_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2367_n993
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2113_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_38
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_37
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN504_q_temp_400_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN369_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN213_key_q_48_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n78
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n77
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n407
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n35
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n34
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n31
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n24
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n184
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n172
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1634
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1633
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1632
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1621
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1457
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1238
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1237
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1236
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1235
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1234
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1233
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1232
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1231
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1140
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_546_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_545_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5367_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3355_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3106_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_28_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_27_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_26_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_25_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2210_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1440_q_temp_304_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1077_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1983_key_q_54_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_50
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_34
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_28
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_22
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1234_key_q_8_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1215_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/n1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n95
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n91
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n438
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n259
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n235
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n230
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n225
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n214
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n202
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n186
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1656
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1655
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1654
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1644
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1643
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1642
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1618
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1617
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1570
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1569
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1499
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1498
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1494
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1491
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1489
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1488
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1487
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1486
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1484
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1454
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1453
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1452
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1451
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1449
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1448
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1420
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1419
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1418
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1417
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1416
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1415
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1413
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1412
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1408
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1407
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1401
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1399
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1398
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1396
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1389
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1388
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1386
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1361
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1344
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1342
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1341
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1340
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1339
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1159
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1108
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1106
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1059
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1058
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1055
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1053
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1035
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1033
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1031
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1030
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_57_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2873_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2406_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2405_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2071_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1596_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1406_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1232_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1203_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN845_n1059
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN688_key_q_17_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN680_key_q_49_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN430_key_q_23_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1555_key_q_47_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1100_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1022_key_q_48_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2917_n1453
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2815_n1034
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2789_n438
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2738_n1036
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2666_key_q_31_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2653_n1
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1823_key_q_22_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1752_key_q_63_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1734_key_q_25_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[9]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[49]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[37]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[33]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[31]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[25]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[1]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[17]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_9
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_82
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_69
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_63
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_57
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_56
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_17
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_13
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_11
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN573_q_temp_216_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN341_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN335_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN318_key_q_24_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN281_key_q_32_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1473_key_q_8_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1258_key_q_53_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_q_temp_200_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1099_key_q_0_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN1922_key_q_33_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n747
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n326
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n319
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n318
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n298
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n282
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n263
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n207
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n206
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n205
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n183
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n182
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n181
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n180
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1708
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1702
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1701
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1700
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1698
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1683
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1680
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1676
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1672
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1668
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1650
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1633
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1615
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1614
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1612
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1610
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1608
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1606
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1604
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1588
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1586
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1585
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1584
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1581
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1562
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1561
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1560
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1537
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1536
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1533
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1532
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1515
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1514
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1513
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1511
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n141
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n140
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n139
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n138
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n137
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n136
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n122
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n120
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1199
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1198
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1197
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1196
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1195
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1194
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1193
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1192
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1126
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1123
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1120
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1035
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5349_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5316_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5072_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3979_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3507_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3441_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3427_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3426_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3425_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3231_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3230_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3229_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3220_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3219_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2887_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2886_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2642_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2288_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2287_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2286_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2218_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2216_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2171_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1390_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1422_n1615
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2709_n1535
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2594_FE_OFN590_n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2530_n1512
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2241_n1132
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2080_key_q_55_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2025_key_q_23_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1775_n747
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1659_key_q_47_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_40
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_33
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_29
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_27
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN603_key_q_61_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN590_n2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_39_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN305_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1191_q_temp_144_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1044_q_temp_128_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n82
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n46
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n35
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n207
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1590
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1589
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1507
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1506
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1477
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1445
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1444
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1443
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1423
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1422
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1087
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1086
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1084
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1083
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1082
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1080
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6020_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3842_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3841_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3416_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3050_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3041_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3040_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2144_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2109_0
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_47
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_45
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_4
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_20
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_12
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN358_key_q_32_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN298_key_q_24_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN293_key_q_56_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1496_key_q_16_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1149_key_q_40_
[03/15 20:02:45   3625] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1106_key_q_48_
[03/15 20:02:45   3625] 	fifo_wr[5]
[03/15 20:02:45   3625] 	array_out[78]
[03/15 20:02:45   3625] 	array_out[77]
[03/15 20:02:45   3625] 	array_out[61]
[03/15 20:02:45   3625] 	array_out[60]
[03/15 20:02:45   3625] 	array_out[58]
[03/15 20:02:45   3625] 	array_out[57]
[03/15 20:02:45   3625] 	array_out[41]
[03/15 20:02:45   3625] 	array_out[40]
[03/15 20:02:45   3625] 	array_out[38]
[03/15 20:02:45   3625] 	array_out[37]
[03/15 20:02:45   3625] 	array_out[27]
[03/15 20:02:45   3625] 	array_out[22]
[03/15 20:02:45   3625] 	array_out[21]
[03/15 20:02:45   3625] 	array_out[20]
[03/15 20:02:45   3625] 	array_out[18]
[03/15 20:02:45   3625] 	array_out[140]
[03/15 20:02:45   3625] 	array_out[122]
[03/15 20:02:45   3625] 	array_out[121]
[03/15 20:02:45   3625] 	array_out[120]
[03/15 20:02:45   3625] 	array_out[118]
[03/15 20:02:45   3625] 	array_out[102]
[03/15 20:02:45   3625] 	array_out[101]
[03/15 20:02:45   3625] 	array_out[100]
[03/15 20:02:45   3625] 	array_out[0]
[03/15 20:02:45   3625] 	FE_OCPN3009_array_out_21_
[03/15 20:02:45   3625] 	FE_OCPN2924_array_out_101_
[03/15 20:02:45   3625] 	FE_OCPN2919_array_out_22_
[03/15 20:02:45   3625] 	FE_OCPN2916_array_out_121_
[03/15 20:02:45   3625] 	FE_OCPN2901_array_out_122_
[03/15 20:02:45   3625] 	FE_OCPN2897_array_out_102_
[03/15 20:02:45   3625] 	FE_OCPN2846_array_out_27_
[03/15 20:02:45   3625] 	FE_OCPN2819_array_out_57_
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] *info: net names were printed out to logv file
[03/15 20:02:45   3625] 
[03/15 20:02:45   3625] *** Finish Post CTS Hold Fixing (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=1:00:25 mem=1787.4M density=98.221%) ***
[03/15 20:02:46   3625] <optDesign CMD> Restore Using all VT Cells
[03/15 20:02:46   3625] Reported timing to dir ./timingReports
[03/15 20:02:46   3625] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1625.9M, totSessionCpu=1:00:25 **
[03/15 20:02:46   3625] ** Profile ** Start :  cpu=0:00:00.0, mem=1625.9M
[03/15 20:02:46   3625] ** Profile ** Other data :  cpu=0:00:00.2, mem=1625.9M
[03/15 20:02:46   3625] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:02:46   3625]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:02:46   3625] #################################################################################
[03/15 20:02:46   3625] # Design Stage: PreRoute
[03/15 20:02:46   3625] # Design Name: core
[03/15 20:02:46   3625] # Design Mode: 65nm
[03/15 20:02:46   3625] # Analysis Mode: MMMC Non-OCV 
[03/15 20:02:46   3625] # Parasitics Mode: No SPEF/RCDB
[03/15 20:02:46   3625] # Signoff Settings: SI Off 
[03/15 20:02:46   3625] #################################################################################
[03/15 20:02:46   3625] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:02:46   3625] Calculate delays in BcWc mode...
[03/15 20:02:46   3625] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 20:02:46   3625] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 20:02:46   3625] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:02:46   3625] End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[03/15 20:02:46   3625] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 0.0M) ***
[03/15 20:02:46   3625] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:18.6 mem=0.0M)
[03/15 20:02:46   3625] ** Profile ** Overall slacks :  cpu=-1:00:0-6.-6, mem=0.0M
[03/15 20:02:46   3625] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/15 20:02:53   3631]  
_______________________________________________________________________
[03/15 20:02:53   3631] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1633.9M
[03/15 20:02:54   3632] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1625.9M
[03/15 20:02:55   3633] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1625.9M
[03/15 20:02:55   3633] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.639  | -0.639  | -0.362  |
|           TNS (ns):|-476.412 |-439.683 | -36.729 |
|    Violating Paths:|  2186   |  2026   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.114  | -0.114  |  0.000  |
|           TNS (ns):| -8.098  | -8.098  |  0.000  |
|    Violating Paths:|   200   |   200   |    0    |
|          All Paths:|  6326   |  6326   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.711%
       (98.221% with Fillers)
Routing Overflow: 0.10% H and 0.63% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1625.9M
[03/15 20:02:55   3633] *** Final Summary (holdfix) CPU=0:00:08.0, REAL=0:00:09.0, MEM=1625.9M
[03/15 20:02:55   3633] **optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1623.9M, totSessionCpu=1:00:33 **
[03/15 20:02:55   3633] *** Finished optDesign ***
[03/15 20:02:55   3633] 
[03/15 20:02:55   3633] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:23.1 real=0:00:24.9)
[03/15 20:02:55   3633] Info: pop threads available for lower-level modules during optimization.
[03/15 20:02:55   3633] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 20:02:55   3633] <CMD> saveDesign cts.enc
[03/15 20:02:55   3633] Writing Netlist "cts.enc.dat/core.v.gz" ...
[03/15 20:02:55   3633] Saving AAE Data ...
[03/15 20:02:56   3634] Saving scheduling_file.cts.16447 in cts.enc.dat/scheduling_file.cts
[03/15 20:02:56   3634] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/15 20:02:56   3634] Saving mode setting ...
[03/15 20:02:56   3634] Saving global file ...
[03/15 20:02:56   3634] Saving floorplan file ...
[03/15 20:02:56   3634] Saving Drc markers ...
[03/15 20:02:56   3634] ... No Drc file written since there is no markers found.
[03/15 20:02:56   3634] Saving placement file ...
[03/15 20:02:56   3634] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1623.9M) ***
[03/15 20:02:56   3634] Saving route file ...
[03/15 20:02:57   3634] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1623.9M) ***
[03/15 20:02:57   3634] Saving DEF file ...
[03/15 20:02:57   3635] Saving rc congestion map cts.enc.dat/core.congmap.gz ...
[03/15 20:02:57   3635] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 20:02:57   3635] 
[03/15 20:02:57   3635] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 20:02:57   3635] 
[03/15 20:02:57   3635] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 20:02:59   3636] Generated self-contained design cts.enc.dat
[03/15 20:02:59   3636] 
[03/15 20:02:59   3636] *** Summary of all messages that are not suppressed in this session:
[03/15 20:02:59   3636] Severity  ID               Count  Summary                                  
[03/15 20:02:59   3636] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 20:02:59   3636] ERROR     IMPOAX-142           2  %s                                       
[03/15 20:02:59   3636] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 20:02:59   3636] 
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/15 20:02:59   3636] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/15 20:02:59   3636] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 20:02:59   3636] <CMD> routeDesign
[03/15 20:02:59   3636] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.59 (MB), peak = 1472.21 (MB)
[03/15 20:02:59   3636] #**INFO: setDesignMode -flowEffort standard
[03/15 20:02:59   3636] #**INFO: multi-cut via swapping  will be performed after routing.
[03/15 20:02:59   3636] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/15 20:02:59   3636] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/15 20:02:59   3636] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/15 20:02:59   3636] #spOpts: N=65 
[03/15 20:02:59   3636] Core basic site is core
[03/15 20:02:59   3636] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:02:59   3636] Begin checking placement ... (start mem=1594.2M, init mem=1594.2M)
[03/15 20:02:59   3636] *info: Placed = 82037          (Fixed = 91)
[03/15 20:02:59   3636] *info: Unplaced = 0           
[03/15 20:02:59   3636] Placement Density:98.22%(205582/209306)
[03/15 20:02:59   3636] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.2; mem=1594.2M)
[03/15 20:02:59   3636] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/15 20:02:59   3636] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/15 20:02:59   3636] 
[03/15 20:02:59   3636] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/15 20:02:59   3636] *** Changed status on (94) nets in Clock.
[03/15 20:02:59   3636] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1594.2M) ***
[03/15 20:02:59   3636] #Start route 190 clock nets...
[03/15 20:02:59   3636] 
[03/15 20:02:59   3636] globalDetailRoute
[03/15 20:02:59   3636] 
[03/15 20:02:59   3636] #setNanoRouteMode -drouteAutoStop true
[03/15 20:02:59   3636] #setNanoRouteMode -drouteEndIteration 5
[03/15 20:02:59   3636] #setNanoRouteMode -drouteFixAntenna true
[03/15 20:02:59   3636] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 20:02:59   3636] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 20:02:59   3636] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 20:02:59   3636] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 20:02:59   3636] #setNanoRouteMode -routeWithEco true
[03/15 20:02:59   3636] #setNanoRouteMode -routeWithSiDriven true
[03/15 20:02:59   3636] #setNanoRouteMode -routeWithTimingDriven true
[03/15 20:02:59   3636] #Start globalDetailRoute on Sat Mar 15 20:02:59 2025
[03/15 20:02:59   3636] #
[03/15 20:02:59   3636] Initializing multi-corner capacitance tables ... 
[03/15 20:03:00   3637] Initializing multi-corner resistance tables ...
[03/15 20:03:00   3637] ### Net info: total nets: 30937
[03/15 20:03:00   3637] ### Net info: dirty nets: 470
[03/15 20:03:00   3637] ### Net info: marked as disconnected nets: 0
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ connects to NET mac_array_instance/CTS_53 at location ( 458.500 356.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ connects to NET mac_array_instance/CTS_53 at location ( 451.100 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_ connects to NET mac_array_instance/CTS_53 at location ( 443.100 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_ connects to NET mac_array_instance/CTS_53 at location ( 439.100 358.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_53 at location ( 437.100 360.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_53 at location ( 435.500 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_ connects to NET mac_array_instance/CTS_53 at location ( 435.500 354.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ connects to NET mac_array_instance/CTS_53 at location ( 441.500 353.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_ connects to NET mac_array_instance/CTS_53 at location ( 437.100 351.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_ connects to NET mac_array_instance/CTS_53 at location ( 431.900 353.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ connects to NET mac_array_instance/CTS_53 at location ( 429.700 351.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_53 at location ( 436.700 349.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_ connects to NET mac_array_instance/CTS_53 at location ( 442.700 349.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_ connects to NET mac_array_instance/CTS_53 at location ( 442.700 345.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_ connects to NET mac_array_instance/CTS_53 at location ( 441.300 347.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_53 at location ( 436.100 345.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_ connects to NET mac_array_instance/CTS_53 at location ( 446.100 358.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/CTS_53 at location ( 447.100 362.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ connects to NET mac_array_instance/CTS_53 at location ( 442.700 363.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_ connects to NET mac_array_instance/CTS_53 at location ( 444.300 360.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:03:00   3637] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 20:03:00   3637] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_219 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_217 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_213 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_203 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:03:00   3637] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 20:03:00   3637] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:03:00   3637] ### Net info: fully routed nets: 1
[03/15 20:03:00   3637] ### Net info: trivial (single pin) nets: 0
[03/15 20:03:00   3637] ### Net info: unrouted nets: 30843
[03/15 20:03:00   3637] ### Net info: re-extraction nets: 93
[03/15 20:03:00   3637] ### Net info: ignored nets: 0
[03/15 20:03:00   3637] ### Net info: skip routing nets: 30747
[03/15 20:03:00   3637] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 20:03:00   3637] #Start routing data preparation.
[03/15 20:03:00   3637] #Minimum voltage of a net in the design = 0.000.
[03/15 20:03:00   3637] #Maximum voltage of a net in the design = 1.100.
[03/15 20:03:00   3637] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 20:03:00   3637] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 20:03:00   3637] #Voltage range [0.000 - 1.100] has 30935 nets.
[03/15 20:03:04   3641] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 20:03:04   3641] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:03:04   3641] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:03:04   3641] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:03:04   3641] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:03:04   3641] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:03:04   3641] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:03:04   3641] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:03:05   3642] #Regenerating Ggrids automatically.
[03/15 20:03:05   3642] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 20:03:05   3642] #Using automatically generated G-grids.
[03/15 20:03:05   3642] #Done routing data preparation.
[03/15 20:03:05   3642] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1354.17 (MB), peak = 1472.21 (MB)
[03/15 20:03:05   3642] #Merging special wires...
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 26.320 419.490 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.320 417.710 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.120 421.310 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.120 423.090 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 24.120 415.890 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.675 415.710 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.120 432.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 55.720 432.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.520 432.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.520 432.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.520 428.510 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 28.320 430.290 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.720 419.490 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.475 435.890 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.075 433.710 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.875 421.490 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.275 435.890 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.475 433.710 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.675 430.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 52.075 430.110 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:03:05   3642] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 20:03:05   3642] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:03:05   3642] #
[03/15 20:03:05   3642] #Connectivity extraction summary:
[03/15 20:03:05   3642] #93 routed nets are extracted.
[03/15 20:03:05   3642] #    92 (0.30%) extracted nets are partially routed.
[03/15 20:03:05   3642] #1 routed net are imported.
[03/15 20:03:05   3642] #96 (0.31%) nets are without wires.
[03/15 20:03:05   3642] #30747 nets are fixed|skipped|trivial (not extracted).
[03/15 20:03:05   3642] #Total number of nets = 30937.
[03/15 20:03:05   3642] #
[03/15 20:03:05   3642] #Number of eco nets is 92
[03/15 20:03:05   3642] #
[03/15 20:03:05   3642] #Start data preparation...
[03/15 20:03:05   3642] #
[03/15 20:03:05   3642] #Data preparation is done on Sat Mar 15 20:03:05 2025
[03/15 20:03:05   3642] #
[03/15 20:03:05   3642] #Analyzing routing resource...
[03/15 20:03:06   3643] #Routing resource analysis is done on Sat Mar 15 20:03:06 2025
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #  Resource Analysis:
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 20:03:06   3643] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 20:03:06   3643] #  --------------------------------------------------------------
[03/15 20:03:06   3643] #  Metal 1        H        2305          80       25281    92.57%
[03/15 20:03:06   3643] #  Metal 2        V        2305          84       25281     4.85%
[03/15 20:03:06   3643] #  Metal 3        H        2383           2       25281     0.14%
[03/15 20:03:06   3643] #  Metal 4        V        1977         412       25281     7.50%
[03/15 20:03:06   3643] #  --------------------------------------------------------------
[03/15 20:03:06   3643] #  Total                   8971       6.03%  101124    26.26%
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #  190 nets (0.61%) with 1 preferred extra spacing.
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1357.70 (MB), peak = 1472.21 (MB)
[03/15 20:03:06   3643] #
[03/15 20:03:06   3643] #start global routing iteration 1...
[03/15 20:03:07   3644] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.77 (MB), peak = 1472.21 (MB)
[03/15 20:03:07   3644] #
[03/15 20:03:07   3644] #start global routing iteration 2...
[03/15 20:03:08   3644] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1383.95 (MB), peak = 1472.21 (MB)
[03/15 20:03:08   3644] #
[03/15 20:03:08   3644] #start global routing iteration 3...
[03/15 20:03:08   3645] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.19 (MB), peak = 1472.21 (MB)
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #Total number of trivial nets (e.g. < 2 pins) = 152 (skipped).
[03/15 20:03:08   3645] #Total number of nets with skipped attribute = 30595 (skipped).
[03/15 20:03:08   3645] #Total number of routable nets = 190.
[03/15 20:03:08   3645] #Total number of nets in the design = 30937.
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #188 routable nets have only global wires.
[03/15 20:03:08   3645] #2 routable nets have only detail routed wires.
[03/15 20:03:08   3645] #30595 skipped nets have only detail routed wires.
[03/15 20:03:08   3645] #188 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:03:08   3645] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #Routed net constraints summary:
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #      Default                188               0  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #        Total                188               0  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #Routing constraints summary of the whole design:
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #      Default                190           30595  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #        Total                190           30595  
[03/15 20:03:08   3645] #------------------------------------------------
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #                 OverCon       OverCon          
[03/15 20:03:08   3645] #                  #Gcell        #Gcell    %Gcell
[03/15 20:03:08   3645] #     Layer           (1)           (2)   OverCon
[03/15 20:03:08   3645] #  ----------------------------------------------
[03/15 20:03:08   3645] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:03:08   3645] #   Metal 2    124(0.49%)     14(0.06%)   (0.55%)
[03/15 20:03:08   3645] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:03:08   3645] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:03:08   3645] #  ----------------------------------------------
[03/15 20:03:08   3645] #     Total    124(0.16%)     14(0.02%)   (0.18%)
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 20:03:08   3645] #  Overflow after GR: 0.00% H + 0.28% V
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #Complete Global Routing.
[03/15 20:03:08   3645] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:03:08   3645] #Total wire length = 37647 um.
[03/15 20:03:08   3645] #Total half perimeter of net bounding box = 11335 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M1 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M2 = 664 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M3 = 21620 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M4 = 15363 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M5 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M6 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M7 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M8 = 0 um.
[03/15 20:03:08   3645] #Total number of vias = 15518
[03/15 20:03:08   3645] #Total number of multi-cut vias = 69 (  0.4%)
[03/15 20:03:08   3645] #Total number of single cut vias = 15449 ( 99.6%)
[03/15 20:03:08   3645] #Up-Via Summary (total 15518):
[03/15 20:03:08   3645] #                   single-cut          multi-cut      Total
[03/15 20:03:08   3645] #-----------------------------------------------------------
[03/15 20:03:08   3645] #  Metal 1        5300 ( 98.7%)        69 (  1.3%)       5369
[03/15 20:03:08   3645] #  Metal 2        4819 (100.0%)         0 (  0.0%)       4819
[03/15 20:03:08   3645] #  Metal 3        5330 (100.0%)         0 (  0.0%)       5330
[03/15 20:03:08   3645] #-----------------------------------------------------------
[03/15 20:03:08   3645] #                15449 ( 99.6%)        69 (  0.4%)      15518 
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #Total number of involved priority nets 188
[03/15 20:03:08   3645] #Maximum src to sink distance for priority net 477.4
[03/15 20:03:08   3645] #Average of max src_to_sink distance for priority net 64.3
[03/15 20:03:08   3645] #Average of ave src_to_sink distance for priority net 38.9
[03/15 20:03:08   3645] #Max overcon = 2 tracks.
[03/15 20:03:08   3645] #Total overcon = 0.18%.
[03/15 20:03:08   3645] #Worst layer Gcell overcon rate = 0.00%.
[03/15 20:03:08   3645] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1384.44 (MB), peak = 1472.21 (MB)
[03/15 20:03:08   3645] #
[03/15 20:03:08   3645] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1369.46 (MB), peak = 1472.21 (MB)
[03/15 20:03:08   3645] #Start Track Assignment.
[03/15 20:03:08   3645] #Done with 2300 horizontal wires in 2 hboxes and 1059 vertical wires in 2 hboxes.
[03/15 20:03:08   3645] #Done with 56 horizontal wires in 2 hboxes and 15 vertical wires in 2 hboxes.
[03/15 20:03:08   3645] #Complete Track Assignment.
[03/15 20:03:08   3645] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:03:08   3645] #Total wire length = 39457 um.
[03/15 20:03:08   3645] #Total half perimeter of net bounding box = 11335 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M1 = 1657 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M2 = 664 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M3 = 21680 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M4 = 15457 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M5 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M6 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M7 = 0 um.
[03/15 20:03:08   3645] #Total wire length on LAYER M8 = 0 um.
[03/15 20:03:08   3645] #Total number of vias = 15084
[03/15 20:03:08   3645] #Total number of multi-cut vias = 69 (  0.5%)
[03/15 20:03:08   3645] #Total number of single cut vias = 15015 ( 99.5%)
[03/15 20:03:08   3645] #Up-Via Summary (total 15084):
[03/15 20:03:08   3645] #                   single-cut          multi-cut      Total
[03/15 20:03:08   3645] #-----------------------------------------------------------
[03/15 20:03:09   3645] #  Metal 1        5100 ( 98.7%)        69 (  1.3%)       5169
[03/15 20:03:09   3645] #  Metal 2        4617 (100.0%)         0 (  0.0%)       4617
[03/15 20:03:09   3645] #  Metal 3        5298 (100.0%)         0 (  0.0%)       5298
[03/15 20:03:09   3645] #-----------------------------------------------------------
[03/15 20:03:09   3645] #                15015 ( 99.5%)        69 (  0.5%)      15084 
[03/15 20:03:09   3645] #
[03/15 20:03:09   3646] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1386.44 (MB), peak = 1472.21 (MB)
[03/15 20:03:09   3646] #
[03/15 20:03:09   3646] #Cpu time = 00:00:08
[03/15 20:03:09   3646] #Elapsed time = 00:00:08
[03/15 20:03:09   3646] #Increased memory = 40.07 (MB)
[03/15 20:03:09   3646] #Total memory = 1386.44 (MB)
[03/15 20:03:09   3646] #Peak memory = 1472.21 (MB)
[03/15 20:03:09   3646] #
[03/15 20:03:09   3646] #Start Detail Routing..
[03/15 20:03:09   3646] #start initial detail routing ...
[03/15 20:04:02   3699] # ECO: 9.0% of the total area was rechecked for DRC, and 73.7% required routing.
[03/15 20:04:03   3700] #    number of violations = 0
[03/15 20:04:03   3700] #81957 out of 82037 instances need to be verified(marked ipoed).
[03/15 20:04:12   3709] #    number of violations = 0
[03/15 20:04:12   3709] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1407.64 (MB), peak = 1472.21 (MB)
[03/15 20:04:12   3709] #start 1st optimization iteration ...
[03/15 20:04:12   3709] #    number of violations = 0
[03/15 20:04:12   3709] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.98 (MB), peak = 1472.21 (MB)
[03/15 20:04:12   3709] #Complete Detail Routing.
[03/15 20:04:12   3709] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:04:12   3709] #Total wire length = 32057 um.
[03/15 20:04:12   3709] #Total half perimeter of net bounding box = 11335 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M1 = 11 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M2 = 4684 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M3 = 17057 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M4 = 10306 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M5 = 0 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M6 = 0 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M7 = 0 um.
[03/15 20:04:12   3709] #Total wire length on LAYER M8 = 0 um.
[03/15 20:04:12   3709] #Total number of vias = 13292
[03/15 20:04:12   3709] #Total number of multi-cut vias = 168 (  1.3%)
[03/15 20:04:12   3709] #Total number of single cut vias = 13124 ( 98.7%)
[03/15 20:04:12   3709] #Up-Via Summary (total 13292):
[03/15 20:04:12   3709] #                   single-cut          multi-cut      Total
[03/15 20:04:12   3709] #-----------------------------------------------------------
[03/15 20:04:12   3709] #  Metal 1        5235 ( 96.9%)       168 (  3.1%)       5403
[03/15 20:04:12   3709] #  Metal 2        4712 (100.0%)         0 (  0.0%)       4712
[03/15 20:04:12   3709] #  Metal 3        3177 (100.0%)         0 (  0.0%)       3177
[03/15 20:04:12   3709] #-----------------------------------------------------------
[03/15 20:04:12   3709] #                13124 ( 98.7%)       168 (  1.3%)      13292 
[03/15 20:04:12   3709] #
[03/15 20:04:12   3709] #Total number of DRC violations = 0
[03/15 20:04:12   3709] #Cpu time = 00:01:03
[03/15 20:04:12   3709] #Elapsed time = 00:01:03
[03/15 20:04:12   3709] #Increased memory = -6.43 (MB)
[03/15 20:04:12   3709] #Total memory = 1380.01 (MB)
[03/15 20:04:12   3709] #Peak memory = 1472.21 (MB)
[03/15 20:04:12   3709] #detailRoute Statistics:
[03/15 20:04:12   3709] #Cpu time = 00:01:03
[03/15 20:04:12   3709] #Elapsed time = 00:01:03
[03/15 20:04:12   3709] #Increased memory = -6.43 (MB)
[03/15 20:04:12   3709] #Total memory = 1380.01 (MB)
[03/15 20:04:12   3709] #Peak memory = 1472.21 (MB)
[03/15 20:04:12   3709] #
[03/15 20:04:12   3709] #globalDetailRoute statistics:
[03/15 20:04:12   3709] #Cpu time = 00:01:13
[03/15 20:04:12   3709] #Elapsed time = 00:01:13
[03/15 20:04:12   3709] #Increased memory = -0.32 (MB)
[03/15 20:04:12   3709] #Total memory = 1340.36 (MB)
[03/15 20:04:12   3709] #Peak memory = 1472.21 (MB)
[03/15 20:04:12   3709] #Number of warnings = 63
[03/15 20:04:12   3709] #Total number of warnings = 92
[03/15 20:04:12   3709] #Number of fails = 0
[03/15 20:04:12   3709] #Total number of fails = 0
[03/15 20:04:12   3709] #Complete globalDetailRoute on Sat Mar 15 20:04:12 2025
[03/15 20:04:12   3709] #
[03/15 20:04:12   3709] 
[03/15 20:04:12   3709] globalDetailRoute
[03/15 20:04:12   3709] 
[03/15 20:04:12   3709] #setNanoRouteMode -drouteAutoStop true
[03/15 20:04:12   3709] #setNanoRouteMode -drouteFixAntenna true
[03/15 20:04:12   3709] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 20:04:12   3709] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 20:04:12   3709] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 20:04:12   3709] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 20:04:12   3709] #setNanoRouteMode -routeWithSiDriven true
[03/15 20:04:12   3709] #setNanoRouteMode -routeWithTimingDriven true
[03/15 20:04:12   3709] #Start globalDetailRoute on Sat Mar 15 20:04:12 2025
[03/15 20:04:12   3709] #
[03/15 20:04:12   3709] #Generating timing data, please wait...
[03/15 20:04:12   3709] #30785 total nets, 190 already routed, 190 will ignore in trialRoute
[03/15 20:04:12   3709] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/15 20:04:13   3710] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:04:14   3711] #Dump tif for version 2.1
[03/15 20:04:19   3716] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:04:19   3716] End delay calculation. (MEM=1668.1 CPU=0:00:03.6 REAL=0:00:04.0)
[03/15 20:04:22   3719] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/15 20:04:22   3719] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1306.75 (MB), peak = 1472.21 (MB)
[03/15 20:04:22   3719] #Done generating timing data.
[03/15 20:04:23   3720] ### Net info: total nets: 30937
[03/15 20:04:23   3720] ### Net info: dirty nets: 0
[03/15 20:04:23   3720] ### Net info: marked as disconnected nets: 0
[03/15 20:04:23   3720] ### Net info: fully routed nets: 190
[03/15 20:04:23   3720] ### Net info: trivial (single pin) nets: 0
[03/15 20:04:23   3720] ### Net info: unrouted nets: 30747
[03/15 20:04:23   3720] ### Net info: re-extraction nets: 0
[03/15 20:04:23   3720] ### Net info: ignored nets: 0
[03/15 20:04:23   3720] ### Net info: skip routing nets: 0
[03/15 20:04:23   3720] #Start reading timing information from file .timing_file_16447.tif.gz ...
[03/15 20:04:23   3720] #Read in timing information for 267 ports, 28843 instances from timing file .timing_file_16447.tif.gz.
[03/15 20:04:23   3720] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 20:04:23   3720] #Start routing data preparation.
[03/15 20:04:23   3720] #Minimum voltage of a net in the design = 0.000.
[03/15 20:04:23   3720] #Maximum voltage of a net in the design = 1.100.
[03/15 20:04:23   3720] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 20:04:23   3720] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 20:04:23   3720] #Voltage range [0.000 - 1.100] has 30935 nets.
[03/15 20:04:24   3721] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 20:04:24   3721] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:04:24   3721] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:04:24   3721] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:04:24   3721] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:04:24   3721] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:04:24   3721] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:04:24   3721] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:04:25   3722] #Regenerating Ggrids automatically.
[03/15 20:04:25   3722] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 20:04:25   3722] #Using automatically generated G-grids.
[03/15 20:04:25   3722] #Done routing data preparation.
[03/15 20:04:25   3722] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1253.77 (MB), peak = 1472.21 (MB)
[03/15 20:04:25   3722] #Merging special wires...
[03/15 20:04:25   3722] #Number of eco nets is 0
[03/15 20:04:25   3722] #
[03/15 20:04:25   3722] #Start data preparation...
[03/15 20:04:25   3722] #
[03/15 20:04:25   3722] #Data preparation is done on Sat Mar 15 20:04:25 2025
[03/15 20:04:25   3722] #
[03/15 20:04:25   3722] #Analyzing routing resource...
[03/15 20:04:26   3723] #Routing resource analysis is done on Sat Mar 15 20:04:26 2025
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #  Resource Analysis:
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 20:04:26   3723] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 20:04:26   3723] #  --------------------------------------------------------------
[03/15 20:04:26   3723] #  Metal 1        H        2305          80       25281    92.57%
[03/15 20:04:26   3723] #  Metal 2        V        2305          84       25281     4.85%
[03/15 20:04:26   3723] #  Metal 3        H        2383           2       25281     0.14%
[03/15 20:04:26   3723] #  Metal 4        V        1977         412       25281     7.50%
[03/15 20:04:26   3723] #  --------------------------------------------------------------
[03/15 20:04:26   3723] #  Total                   8971       6.03%  101124    26.26%
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #  190 nets (0.61%) with 1 preferred extra spacing.
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1256.11 (MB), peak = 1472.21 (MB)
[03/15 20:04:26   3723] #
[03/15 20:04:26   3723] #start global routing iteration 1...
[03/15 20:04:29   3726] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1346.25 (MB), peak = 1472.21 (MB)
[03/15 20:04:29   3726] #
[03/15 20:04:29   3726] #start global routing iteration 2...
[03/15 20:04:32   3729] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1356.49 (MB), peak = 1472.21 (MB)
[03/15 20:04:32   3729] #
[03/15 20:04:32   3729] #start global routing iteration 3...
[03/15 20:04:36   3733] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1361.04 (MB), peak = 1472.21 (MB)
[03/15 20:04:36   3733] #
[03/15 20:04:36   3733] #start global routing iteration 4...
[03/15 20:04:41   3738] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1361.12 (MB), peak = 1472.21 (MB)
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #Total number of trivial nets (e.g. < 2 pins) = 152 (skipped).
[03/15 20:04:41   3738] #Total number of routable nets = 30785.
[03/15 20:04:41   3738] #Total number of nets in the design = 30937.
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #30595 routable nets have only global wires.
[03/15 20:04:41   3738] #190 routable nets have only detail routed wires.
[03/15 20:04:41   3738] #190 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #Routed nets constraints summary:
[03/15 20:04:41   3738] #-----------------------------
[03/15 20:04:41   3738] #        Rules   Unconstrained  
[03/15 20:04:41   3738] #-----------------------------
[03/15 20:04:41   3738] #      Default           30595  
[03/15 20:04:41   3738] #-----------------------------
[03/15 20:04:41   3738] #        Total           30595  
[03/15 20:04:41   3738] #-----------------------------
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #Routing constraints summary of the whole design:
[03/15 20:04:41   3738] #------------------------------------------------
[03/15 20:04:41   3738] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:04:41   3738] #------------------------------------------------
[03/15 20:04:41   3738] #      Default                190           30595  
[03/15 20:04:41   3738] #------------------------------------------------
[03/15 20:04:41   3738] #        Total                190           30595  
[03/15 20:04:41   3738] #------------------------------------------------
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #                 OverCon       OverCon       OverCon       OverCon          
[03/15 20:04:41   3738] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/15 20:04:41   3738] #     Layer         (1-4)         (5-8)        (9-12)       (13-17)   OverCon
[03/15 20:04:41   3738] #  --------------------------------------------------------------------------
[03/15 20:04:41   3738] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:04:41   3738] #   Metal 2   1237(4.93%)    538(2.14%)     51(0.20%)      5(0.02%)   (7.29%)
[03/15 20:04:41   3738] #   Metal 3     33(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)
[03/15 20:04:41   3738] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:04:41   3738] #  --------------------------------------------------------------------------
[03/15 20:04:41   3738] #     Total   1270(1.68%)    538(0.71%)     51(0.07%)      5(0.01%)   (2.46%)
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 17
[03/15 20:04:41   3738] #  Overflow after GR: 0.12% H + 3.78% V
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #Complete Global Routing.
[03/15 20:04:41   3738] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:04:41   3738] #Total wire length = 612783 um.
[03/15 20:04:41   3738] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M1 = 356 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M2 = 182301 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M3 = 282323 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M4 = 147802 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M5 = 0 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M6 = 0 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M7 = 0 um.
[03/15 20:04:41   3738] #Total wire length on LAYER M8 = 0 um.
[03/15 20:04:41   3738] #Total number of vias = 186572
[03/15 20:04:41   3738] #Total number of multi-cut vias = 168 (  0.1%)
[03/15 20:04:41   3738] #Total number of single cut vias = 186404 ( 99.9%)
[03/15 20:04:41   3738] #Up-Via Summary (total 186572):
[03/15 20:04:41   3738] #                   single-cut          multi-cut      Total
[03/15 20:04:41   3738] #-----------------------------------------------------------
[03/15 20:04:41   3738] #  Metal 1       99993 ( 99.8%)       168 (  0.2%)     100161
[03/15 20:04:41   3738] #  Metal 2       72098 (100.0%)         0 (  0.0%)      72098
[03/15 20:04:41   3738] #  Metal 3       14313 (100.0%)         0 (  0.0%)      14313
[03/15 20:04:41   3738] #-----------------------------------------------------------
[03/15 20:04:41   3738] #               186404 ( 99.9%)       168 (  0.1%)     186572 
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #Max overcon = 17 tracks.
[03/15 20:04:41   3738] #Total overcon = 2.46%.
[03/15 20:04:41   3738] #Worst layer Gcell overcon rate = 0.13%.
[03/15 20:04:41   3738] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1361.28 (MB), peak = 1472.21 (MB)
[03/15 20:04:41   3738] #
[03/15 20:04:41   3738] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.40 (MB), peak = 1472.21 (MB)
[03/15 20:04:41   3738] #Start Track Assignment.
[03/15 20:04:45   3742] #Done with 47420 horizontal wires in 2 hboxes and 46021 vertical wires in 2 hboxes.
[03/15 20:04:50   3747] #Done with 10403 horizontal wires in 2 hboxes and 9685 vertical wires in 2 hboxes.
[03/15 20:04:50   3747] #Complete Track Assignment.
[03/15 20:04:50   3747] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:04:50   3747] #Total wire length = 643282 um.
[03/15 20:04:50   3747] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M1 = 22917 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M2 = 180264 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M3 = 291801 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M4 = 148299 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M5 = 0 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M6 = 0 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M7 = 0 um.
[03/15 20:04:50   3747] #Total wire length on LAYER M8 = 0 um.
[03/15 20:04:50   3747] #Total number of vias = 186572
[03/15 20:04:50   3747] #Total number of multi-cut vias = 168 (  0.1%)
[03/15 20:04:50   3747] #Total number of single cut vias = 186404 ( 99.9%)
[03/15 20:04:50   3747] #Up-Via Summary (total 186572):
[03/15 20:04:50   3747] #                   single-cut          multi-cut      Total
[03/15 20:04:50   3747] #-----------------------------------------------------------
[03/15 20:04:50   3747] #  Metal 1       99993 ( 99.8%)       168 (  0.2%)     100161
[03/15 20:04:50   3747] #  Metal 2       72098 (100.0%)         0 (  0.0%)      72098
[03/15 20:04:50   3747] #  Metal 3       14313 (100.0%)         0 (  0.0%)      14313
[03/15 20:04:50   3747] #-----------------------------------------------------------
[03/15 20:04:50   3747] #               186404 ( 99.9%)       168 (  0.1%)     186572 
[03/15 20:04:50   3747] #
[03/15 20:04:50   3747] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1317.46 (MB), peak = 1472.21 (MB)
[03/15 20:04:50   3747] #
[03/15 20:04:50   3747] #Cpu time = 00:00:27
[03/15 20:04:50   3747] #Elapsed time = 00:00:27
[03/15 20:04:50   3747] #Increased memory = 69.32 (MB)
[03/15 20:04:50   3747] #Total memory = 1317.46 (MB)
[03/15 20:04:50   3747] #Peak memory = 1472.21 (MB)
[03/15 20:04:51   3748] #routeSiEffort set to medium
[03/15 20:04:51   3748] #
[03/15 20:04:51   3748] #Start Detail Routing..
[03/15 20:04:51   3748] #start initial detail routing ...
[03/15 20:09:44   4042] #    number of violations = 379
[03/15 20:09:44   4042] #
[03/15 20:09:44   4042] #    By Layer and Type :
[03/15 20:09:44   4042] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/15 20:09:44   4042] #	M1          116       20       58       37        8      239
[03/15 20:09:44   4042] #	M2           57       32       49        0        0      138
[03/15 20:09:44   4042] #	M3            2        0        0        0        0        2
[03/15 20:09:44   4042] #	Totals      175       52      107       37        8      379
[03/15 20:09:44   4042] #cpu time = 00:04:54, elapsed time = 00:04:54, memory = 1394.21 (MB), peak = 1472.21 (MB)
[03/15 20:09:44   4042] #start 1st optimization iteration ...
[03/15 20:09:53   4050] #    number of violations = 270
[03/15 20:09:53   4050] #
[03/15 20:09:53   4050] #    By Layer and Type :
[03/15 20:09:53   4050] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/15 20:09:53   4050] #	M1           65       25       27        4        1        0      122
[03/15 20:09:53   4050] #	M2           48       26       53       12        0        9      148
[03/15 20:09:53   4050] #	Totals      113       51       80       16        1        9      270
[03/15 20:09:53   4050] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1322.66 (MB), peak = 1472.21 (MB)
[03/15 20:09:53   4050] #start 2nd optimization iteration ...
[03/15 20:09:59   4056] #    number of violations = 231
[03/15 20:09:59   4056] #
[03/15 20:09:59   4056] #    By Layer and Type :
[03/15 20:09:59   4056] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/15 20:09:59   4056] #	M1           62       23       27        0        0      112
[03/15 20:09:59   4056] #	M2           31       18       59        6        5      119
[03/15 20:09:59   4056] #	Totals       93       41       86        6        5      231
[03/15 20:09:59   4056] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1324.71 (MB), peak = 1472.21 (MB)
[03/15 20:09:59   4056] #start 3rd optimization iteration ...
[03/15 20:10:05   4062] #    number of violations = 69
[03/15 20:10:05   4062] #
[03/15 20:10:05   4062] #    By Layer and Type :
[03/15 20:10:05   4062] #	         MetSpc    Short   MinStp      Mar   Totals
[03/15 20:10:05   4062] #	M1            0        0        0        0        0
[03/15 20:10:05   4062] #	M2            9       33       18        9       69
[03/15 20:10:05   4062] #	Totals        9       33       18        9       69
[03/15 20:10:05   4062] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1324.75 (MB), peak = 1472.21 (MB)
[03/15 20:10:05   4062] #start 4th optimization iteration ...
[03/15 20:10:07   4064] #    number of violations = 0
[03/15 20:10:07   4064] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1323.79 (MB), peak = 1472.21 (MB)
[03/15 20:10:07   4064] #Complete Detail Routing.
[03/15 20:10:07   4064] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:10:07   4064] #Total wire length = 638896 um.
[03/15 20:10:07   4064] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M1 = 922 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M2 = 181855 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M3 = 287498 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M4 = 168620 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M5 = 0 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M6 = 0 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M7 = 0 um.
[03/15 20:10:07   4064] #Total wire length on LAYER M8 = 0 um.
[03/15 20:10:07   4064] #Total number of vias = 216549
[03/15 20:10:07   4064] #Total number of multi-cut vias = 1148 (  0.5%)
[03/15 20:10:07   4064] #Total number of single cut vias = 215401 ( 99.5%)
[03/15 20:10:07   4064] #Up-Via Summary (total 216549):
[03/15 20:10:07   4064] #                   single-cut          multi-cut      Total
[03/15 20:10:07   4064] #-----------------------------------------------------------
[03/15 20:10:07   4064] #  Metal 1      102933 ( 98.9%)      1148 (  1.1%)     104081
[03/15 20:10:07   4064] #  Metal 2       91954 (100.0%)         0 (  0.0%)      91954
[03/15 20:10:07   4064] #  Metal 3       20514 (100.0%)         0 (  0.0%)      20514
[03/15 20:10:07   4064] #-----------------------------------------------------------
[03/15 20:10:07   4064] #               215401 ( 99.5%)      1148 (  0.5%)     216549 
[03/15 20:10:07   4064] #
[03/15 20:10:07   4064] #Total number of DRC violations = 0
[03/15 20:10:07   4064] #Cpu time = 00:05:17
[03/15 20:10:07   4064] #Elapsed time = 00:05:17
[03/15 20:10:07   4064] #Increased memory = -16.94 (MB)
[03/15 20:10:07   4064] #Total memory = 1300.52 (MB)
[03/15 20:10:07   4064] #Peak memory = 1472.21 (MB)
[03/15 20:10:07   4064] #
[03/15 20:10:07   4064] #start routing for process antenna violation fix ...
[03/15 20:10:08   4065] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.52 (MB), peak = 1472.21 (MB)
[03/15 20:10:08   4065] #
[03/15 20:10:08   4065] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:10:08   4065] #Total wire length = 638896 um.
[03/15 20:10:08   4065] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M1 = 922 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M2 = 181855 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M3 = 287498 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M4 = 168620 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M5 = 0 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M6 = 0 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M7 = 0 um.
[03/15 20:10:08   4065] #Total wire length on LAYER M8 = 0 um.
[03/15 20:10:08   4065] #Total number of vias = 216549
[03/15 20:10:08   4065] #Total number of multi-cut vias = 1148 (  0.5%)
[03/15 20:10:08   4065] #Total number of single cut vias = 215401 ( 99.5%)
[03/15 20:10:08   4065] #Up-Via Summary (total 216549):
[03/15 20:10:08   4065] #                   single-cut          multi-cut      Total
[03/15 20:10:08   4065] #-----------------------------------------------------------
[03/15 20:10:08   4065] #  Metal 1      102933 ( 98.9%)      1148 (  1.1%)     104081
[03/15 20:10:08   4065] #  Metal 2       91954 (100.0%)         0 (  0.0%)      91954
[03/15 20:10:08   4065] #  Metal 3       20514 (100.0%)         0 (  0.0%)      20514
[03/15 20:10:08   4065] #-----------------------------------------------------------
[03/15 20:10:08   4065] #               215401 ( 99.5%)      1148 (  0.5%)     216549 
[03/15 20:10:08   4065] #
[03/15 20:10:08   4065] #Total number of DRC violations = 0
[03/15 20:10:08   4065] #Total number of net violated process antenna rule = 0
[03/15 20:10:08   4065] #
[03/15 20:10:09   4066] #
[03/15 20:10:09   4066] #Start Post Route wire spreading..
[03/15 20:10:09   4066] #
[03/15 20:10:09   4066] #Start data preparation for wire spreading...
[03/15 20:10:09   4066] #
[03/15 20:10:09   4066] #Data preparation is done on Sat Mar 15 20:10:09 2025
[03/15 20:10:09   4066] #
[03/15 20:10:09   4066] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.52 (MB), peak = 1472.21 (MB)
[03/15 20:10:09   4066] #
[03/15 20:10:09   4066] #Start Post Route Wire Spread.
[03/15 20:10:13   4070] #Done with 9280 horizontal wires in 3 hboxes and 7646 vertical wires in 3 hboxes.
[03/15 20:10:13   4070] #Complete Post Route Wire Spread.
[03/15 20:10:13   4070] #
[03/15 20:10:13   4070] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:10:13   4070] #Total wire length = 645171 um.
[03/15 20:10:13   4070] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M1 = 922 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M2 = 182932 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M3 = 290704 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M4 = 170613 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M5 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M6 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M7 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M8 = 0 um.
[03/15 20:10:13   4070] #Total number of vias = 216549
[03/15 20:10:13   4070] #Total number of multi-cut vias = 1148 (  0.5%)
[03/15 20:10:13   4070] #Total number of single cut vias = 215401 ( 99.5%)
[03/15 20:10:13   4070] #Up-Via Summary (total 216549):
[03/15 20:10:13   4070] #                   single-cut          multi-cut      Total
[03/15 20:10:13   4070] #-----------------------------------------------------------
[03/15 20:10:13   4070] #  Metal 1      102933 ( 98.9%)      1148 (  1.1%)     104081
[03/15 20:10:13   4070] #  Metal 2       91954 (100.0%)         0 (  0.0%)      91954
[03/15 20:10:13   4070] #  Metal 3       20514 (100.0%)         0 (  0.0%)      20514
[03/15 20:10:13   4070] #-----------------------------------------------------------
[03/15 20:10:13   4070] #               215401 ( 99.5%)      1148 (  0.5%)     216549 
[03/15 20:10:13   4070] #
[03/15 20:10:13   4070] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1341.39 (MB), peak = 1472.21 (MB)
[03/15 20:10:13   4070] #
[03/15 20:10:13   4070] #Post Route wire spread is done.
[03/15 20:10:13   4070] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:10:13   4070] #Total wire length = 645171 um.
[03/15 20:10:13   4070] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M1 = 922 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M2 = 182932 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M3 = 290704 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M4 = 170613 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M5 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M6 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M7 = 0 um.
[03/15 20:10:13   4070] #Total wire length on LAYER M8 = 0 um.
[03/15 20:10:13   4070] #Total number of vias = 216549
[03/15 20:10:13   4070] #Total number of multi-cut vias = 1148 (  0.5%)
[03/15 20:10:13   4070] #Total number of single cut vias = 215401 ( 99.5%)
[03/15 20:10:13   4070] #Up-Via Summary (total 216549):
[03/15 20:10:13   4070] #                   single-cut          multi-cut      Total
[03/15 20:10:13   4070] #-----------------------------------------------------------
[03/15 20:10:13   4070] #  Metal 1      102933 ( 98.9%)      1148 (  1.1%)     104081
[03/15 20:10:13   4070] #  Metal 2       91954 (100.0%)         0 (  0.0%)      91954
[03/15 20:10:13   4070] #  Metal 3       20514 (100.0%)         0 (  0.0%)      20514
[03/15 20:10:13   4070] #-----------------------------------------------------------
[03/15 20:10:13   4070] #               215401 ( 99.5%)      1148 (  0.5%)     216549 
[03/15 20:10:13   4070] #
[03/15 20:10:14   4071] #
[03/15 20:10:14   4071] #Start DRC checking..
[03/15 20:10:34   4091] #    number of violations = 0
[03/15 20:10:34   4091] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1376.62 (MB), peak = 1472.21 (MB)
[03/15 20:10:34   4091] #CELL_VIEW core,init has no DRC violation.
[03/15 20:10:34   4091] #Total number of DRC violations = 0
[03/15 20:10:34   4091] #Total number of net violated process antenna rule = 0
[03/15 20:10:35   4092] #
[03/15 20:10:35   4092] #Start Post Route via swapping..
[03/15 20:11:21   4138] #    number of violations = 0
[03/15 20:11:21   4138] #cpu time = 00:00:46, elapsed time = 00:00:47, memory = 1317.41 (MB), peak = 1472.21 (MB)
[03/15 20:11:22   4139] #    number of violations = 0
[03/15 20:11:22   4139] #cpu time = 00:00:47, elapsed time = 00:00:48, memory = 1316.84 (MB), peak = 1472.21 (MB)
[03/15 20:11:22   4139] #CELL_VIEW core,init has no DRC violation.
[03/15 20:11:22   4139] #Total number of DRC violations = 0
[03/15 20:11:22   4139] #Total number of net violated process antenna rule = 0
[03/15 20:11:22   4139] #Post Route via swapping is done.
[03/15 20:11:23   4140] #Total number of nets with non-default rule or having extra spacing = 190
[03/15 20:11:23   4140] #Total wire length = 645171 um.
[03/15 20:11:23   4140] #Total half perimeter of net bounding box = 548144 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M1 = 922 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M2 = 182932 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M3 = 290704 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M4 = 170613 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M5 = 0 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M6 = 0 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M7 = 0 um.
[03/15 20:11:23   4140] #Total wire length on LAYER M8 = 0 um.
[03/15 20:11:23   4140] #Total number of vias = 216549
[03/15 20:11:23   4140] #Total number of multi-cut vias = 146387 ( 67.6%)
[03/15 20:11:23   4140] #Total number of single cut vias = 70162 ( 32.4%)
[03/15 20:11:23   4140] #Up-Via Summary (total 216549):
[03/15 20:11:23   4140] #                   single-cut          multi-cut      Total
[03/15 20:11:23   4140] #-----------------------------------------------------------
[03/15 20:11:23   4140] #  Metal 1       67633 ( 65.0%)     36448 ( 35.0%)     104081
[03/15 20:11:23   4140] #  Metal 2        2310 (  2.5%)     89644 ( 97.5%)      91954
[03/15 20:11:23   4140] #  Metal 3         219 (  1.1%)     20295 ( 98.9%)      20514
[03/15 20:11:23   4140] #-----------------------------------------------------------
[03/15 20:11:23   4140] #                70162 ( 32.4%)    146387 ( 67.6%)     216549 
[03/15 20:11:23   4140] #
[03/15 20:11:23   4140] #detailRoute Statistics:
[03/15 20:11:23   4140] #Cpu time = 00:06:32
[03/15 20:11:23   4140] #Elapsed time = 00:06:33
[03/15 20:11:23   4140] #Increased memory = -1.59 (MB)
[03/15 20:11:23   4140] #Total memory = 1315.87 (MB)
[03/15 20:11:23   4140] #Peak memory = 1472.21 (MB)
[03/15 20:11:23   4140] #
[03/15 20:11:23   4140] #globalDetailRoute statistics:
[03/15 20:11:23   4140] #Cpu time = 00:07:11
[03/15 20:11:23   4140] #Elapsed time = 00:07:11
[03/15 20:11:23   4140] #Increased memory = -67.75 (MB)
[03/15 20:11:23   4140] #Total memory = 1272.61 (MB)
[03/15 20:11:23   4140] #Peak memory = 1472.21 (MB)
[03/15 20:11:23   4140] #Number of warnings = 0
[03/15 20:11:23   4140] #Total number of warnings = 92
[03/15 20:11:23   4140] #Number of fails = 0
[03/15 20:11:23   4140] #Total number of fails = 0
[03/15 20:11:23   4140] #Complete globalDetailRoute on Sat Mar 15 20:11:23 2025
[03/15 20:11:23   4140] #
[03/15 20:11:23   4140] #routeDesign: cpu time = 00:08:24, elapsed time = 00:08:24, memory = 1272.61 (MB), peak = 1472.21 (MB)
[03/15 20:11:23   4140] 
[03/15 20:11:23   4140] *** Summary of all messages that are not suppressed in this session:
[03/15 20:11:23   4140] Severity  ID               Count  Summary                                  
[03/15 20:11:23   4140] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/15 20:11:23   4140] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/15 20:11:23   4140] *** Message Summary: 2 warning(s), 0 error(s)
[03/15 20:11:23   4140] 
[03/15 20:11:23   4140] <CMD> setExtractRCMode -engine postRoute
[03/15 20:11:23   4140] <CMD> extractRC
[03/15 20:11:23   4140] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:11:23   4140] Extraction called for design 'core' of instances=82037 and nets=30937 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:11:23   4140] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:11:23   4140] RC Extraction called in multi-corner(2) mode.
[03/15 20:11:23   4140] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:11:23   4140] Process corner(s) are loaded.
[03/15 20:11:23   4140]  Corner: Cmax
[03/15 20:11:23   4140]  Corner: Cmin
[03/15 20:11:23   4140] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d  -extended
[03/15 20:11:23   4140] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:11:23   4140]       RC Corner Indexes            0       1   
[03/15 20:11:23   4140] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:11:23   4140] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:11:23   4140] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:23   4140] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:23   4140] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:23   4140] Shrink Factor                : 1.00000
[03/15 20:11:24   4141] Initializing multi-corner capacitance tables ... 
[03/15 20:11:24   4141] Initializing multi-corner resistance tables ...
[03/15 20:11:24   4141] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1575.6M)
[03/15 20:11:24   4141] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:11:25   4142] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1641.5M)
[03/15 20:11:25   4142] Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1641.5M)
[03/15 20:11:25   4142] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1641.5M)
[03/15 20:11:25   4142] Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1641.5M)
[03/15 20:11:26   4143] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1641.5M)
[03/15 20:11:26   4143] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1645.5M)
[03/15 20:11:26   4144] Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1645.5M)
[03/15 20:11:28   4145] Extracted 80.0005% (CPU Time= 0:00:03.9  MEM= 1645.5M)
[03/15 20:11:28   4145] Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1645.5M)
[03/15 20:11:29   4146] Extracted 100% (CPU Time= 0:00:04.8  MEM= 1645.5M)
[03/15 20:11:29   4146] Number of Extracted Resistors     : 571228
[03/15 20:11:29   4146] Number of Extracted Ground Cap.   : 567706
[03/15 20:11:29   4146] Number of Extracted Coupling Cap. : 1015772
[03/15 20:11:29   4146] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:11:29   4146] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:11:29   4146]  Corner: Cmax
[03/15 20:11:29   4146]  Corner: Cmin
[03/15 20:11:29   4146] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1610.5M)
[03/15 20:11:29   4146] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:11:29   4147] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30785 times net's RC data read were performed.
[03/15 20:11:29   4147] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1610.465M)
[03/15 20:11:29   4147] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:11:30   4147] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1610.465M)
[03/15 20:11:30   4147] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1610.465M)
[03/15 20:11:30   4147] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/15 20:11:30   4147] <CMD> optDesign -postRoute -setup -hold
[03/15 20:11:30   4147] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 20:11:30   4147] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 20:11:30   4147] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:11:30   4147] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:11:30   4147] -setupDynamicPowerViewAsDefaultView false
[03/15 20:11:30   4147]                                            # bool, default=false, private
[03/15 20:11:30   4147] #spOpts: N=65 
[03/15 20:11:30   4147] Core basic site is core
[03/15 20:11:30   4147] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:11:30   4148] Summary for sequential cells idenfication: 
[03/15 20:11:30   4148] Identified SBFF number: 199
[03/15 20:11:30   4148] Identified MBFF number: 0
[03/15 20:11:30   4148] Not identified SBFF number: 0
[03/15 20:11:30   4148] Not identified MBFF number: 0
[03/15 20:11:30   4148] Number of sequential cells which are not FFs: 104
[03/15 20:11:30   4148] 
[03/15 20:11:31   4148] #spOpts: N=65 mergeVia=F 
[03/15 20:11:31   4148] Switching SI Aware to true by default in postroute mode   
[03/15 20:11:31   4148] GigaOpt running with 1 threads.
[03/15 20:11:31   4148] Info: 1 threads available for lower-level modules during optimization.
[03/15 20:11:31   4148] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 20:11:31   4148] 	Cell FILL1_LL, site bcore.
[03/15 20:11:31   4148] 	Cell FILL_NW_HH, site bcore.
[03/15 20:11:31   4148] 	Cell FILL_NW_LL, site bcore.
[03/15 20:11:31   4148] 	Cell GFILL, site gacore.
[03/15 20:11:31   4148] 	Cell GFILL10, site gacore.
[03/15 20:11:31   4148] 	Cell GFILL2, site gacore.
[03/15 20:11:31   4148] 	Cell GFILL3, site gacore.
[03/15 20:11:31   4148] 	Cell GFILL4, site gacore.
[03/15 20:11:31   4148] 	Cell LVLLHCD1, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHCD2, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHCD4, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHCD8, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHD1, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHD2, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHD4, site bcore.
[03/15 20:11:31   4148] 	Cell LVLLHD8, site bcore.
[03/15 20:11:31   4148] .
[03/15 20:11:31   4148] Initializing multi-corner capacitance tables ... 
[03/15 20:11:31   4148] Initializing multi-corner resistance tables ...
[03/15 20:11:31   4148] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 20:11:31   4148] Type 'man IMPOPT-7077' for more detail.
[03/15 20:11:32   4149] Effort level <high> specified for reg2reg path_group
[03/15 20:11:32   4149] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.4M, totSessionCpu=1:09:10 **
[03/15 20:11:32   4149] #Created 847 library cell signatures
[03/15 20:11:32   4150] #Created 30937 NETS and 0 SPECIALNETS signatures
[03/15 20:11:33   4150] #Created 82038 instance signatures
[03/15 20:11:33   4150] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.45 (MB), peak = 1472.21 (MB)
[03/15 20:11:33   4150] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.46 (MB), peak = 1472.21 (MB)
[03/15 20:11:33   4150] #spOpts: N=65 
[03/15 20:11:33   4150] Begin checking placement ... (start mem=1609.7M, init mem=1609.7M)
[03/15 20:11:33   4150] *info: Placed = 82037          (Fixed = 91)
[03/15 20:11:33   4150] *info: Unplaced = 0           
[03/15 20:11:33   4150] Placement Density:98.22%(205582/209306)
[03/15 20:11:33   4150] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1609.7M)
[03/15 20:11:33   4150]  Initial DC engine is -> aae
[03/15 20:11:33   4150]  
[03/15 20:11:33   4150]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 20:11:33   4150]  
[03/15 20:11:33   4150]  
[03/15 20:11:33   4150]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 20:11:33   4150]  
[03/15 20:11:33   4150] Reset EOS DB
[03/15 20:11:33   4150] Ignoring AAE DB Resetting ...
[03/15 20:11:33   4150]  Set Options for AAE Based Opt flow 
[03/15 20:11:33   4150] *** optDesign -postRoute ***
[03/15 20:11:33   4150] DRC Margin: user margin 0.0; extra margin 0
[03/15 20:11:33   4150] Setup Target Slack: user slack 0
[03/15 20:11:33   4150] Hold Target Slack: user slack 0
[03/15 20:11:33   4150] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 20:11:33   4150] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:11:33   4150] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:11:33   4150] -setupDynamicPowerViewAsDefaultView false
[03/15 20:11:33   4150]                                            # bool, default=false, private
[03/15 20:11:33   4151] Include MVT Delays for Hold Opt
[03/15 20:11:33   4151] ** INFO : this run is activating 'postRoute' automaton
[03/15 20:11:33   4151] 
[03/15 20:11:33   4151] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 20:11:33   4151] 
[03/15 20:11:33   4151] Type 'man IMPOPT-3663' for more detail.
[03/15 20:11:34   4151] 
[03/15 20:11:34   4151] Power view               = WC_VIEW
[03/15 20:11:34   4151] Number of VT partitions  = 2
[03/15 20:11:34   4151] Standard cells in design = 811
[03/15 20:11:34   4151] Instances in design      = 28843
[03/15 20:11:34   4151] 
[03/15 20:11:34   4151] Instance distribution across the VT partitions:
[03/15 20:11:34   4151] 
[03/15 20:11:34   4151]  LVT : inst = 13820 (47.9%), cells = 335 (41%)
[03/15 20:11:34   4151]    Lib tcbn65gpluswc        : inst = 13820 (47.9%)
[03/15 20:11:34   4151] 
[03/15 20:11:34   4151]  HVT : inst = 15023 (52.1%), cells = 457 (56%)
[03/15 20:11:34   4151]    Lib tcbn65gpluswc        : inst = 15023 (52.1%)
[03/15 20:11:34   4151] 
[03/15 20:11:34   4151] Reporting took 0 sec
[03/15 20:11:34   4151] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:11:34   4151] Extraction called for design 'core' of instances=82037 and nets=30937 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:11:34   4151] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:11:34   4151] RC Extraction called in multi-corner(2) mode.
[03/15 20:11:34   4151] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:11:34   4151] Process corner(s) are loaded.
[03/15 20:11:34   4151]  Corner: Cmax
[03/15 20:11:34   4151]  Corner: Cmin
[03/15 20:11:34   4151] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:11:34   4151] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:11:34   4151]       RC Corner Indexes            0       1   
[03/15 20:11:34   4151] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:11:34   4151] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:11:34   4151] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:34   4151] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:34   4151] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:11:34   4151] Shrink Factor                : 1.00000
[03/15 20:11:34   4151] Initializing multi-corner capacitance tables ... 
[03/15 20:11:34   4152] Initializing multi-corner resistance tables ...
[03/15 20:11:35   4152] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1601.7M)
[03/15 20:11:35   4152] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:11:35   4152] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1651.5M)
[03/15 20:11:35   4153] Extracted 20.0004% (CPU Time= 0:00:01.2  MEM= 1651.5M)
[03/15 20:11:35   4153] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1651.5M)
[03/15 20:11:36   4153] Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1651.5M)
[03/15 20:11:36   4153] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1651.5M)
[03/15 20:11:36   4154] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1655.5M)
[03/15 20:11:37   4154] Extracted 70.0004% (CPU Time= 0:00:02.7  MEM= 1655.5M)
[03/15 20:11:38   4155] Extracted 80.0005% (CPU Time= 0:00:03.9  MEM= 1655.5M)
[03/15 20:11:38   4156] Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1655.5M)
[03/15 20:11:39   4156] Extracted 100% (CPU Time= 0:00:04.9  MEM= 1655.5M)
[03/15 20:11:39   4157] Number of Extracted Resistors     : 571228
[03/15 20:11:39   4157] Number of Extracted Ground Cap.   : 567706
[03/15 20:11:39   4157] Number of Extracted Coupling Cap. : 1015772
[03/15 20:11:39   4157] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:11:39   4157] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:11:39   4157]  Corner: Cmax
[03/15 20:11:39   4157]  Corner: Cmin
[03/15 20:11:39   4157] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1636.5M)
[03/15 20:11:39   4157] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:11:40   4157] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30785 times net's RC data read were performed.
[03/15 20:11:40   4157] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1636.488M)
[03/15 20:11:40   4157] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:11:40   4157] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1636.488M)
[03/15 20:11:40   4157] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1636.488M)
[03/15 20:11:40   4157] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:11:40   4157] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1636.5M)
[03/15 20:11:40   4157] Initializing multi-corner capacitance tables ... 
[03/15 20:11:40   4158] Initializing multi-corner resistance tables ...
[03/15 20:11:41   4159] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:11:41   4159]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:11:41   4159] #################################################################################
[03/15 20:11:41   4159] # Design Stage: PostRoute
[03/15 20:11:41   4159] # Design Name: core
[03/15 20:11:41   4159] # Design Mode: 65nm
[03/15 20:11:41   4159] # Analysis Mode: MMMC OCV 
[03/15 20:11:41   4159] # Parasitics Mode: SPEF/RCDB
[03/15 20:11:41   4159] # Signoff Settings: SI Off 
[03/15 20:11:41   4159] #################################################################################
[03/15 20:11:41   4159] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:11:41   4159] Calculate late delays in OCV mode...
[03/15 20:11:41   4159] Calculate early delays in OCV mode...
[03/15 20:11:41   4159] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 20:11:41   4159] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 20:11:41   4159] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:11:41   4159] End delay calculation. (MEM=0 CPU=0:00:03.9 REAL=0:00:04.0)
[03/15 20:11:41   4159] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 0.0M) ***
[03/15 20:11:41   4159] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:24.5 mem=0.0M)
[03/15 20:11:41   4159] Done building cte hold timing graph (HoldAware) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:00:24.5 mem=0.0M ***
[03/15 20:11:49   4166]  
_______________________________________________________________________
[03/15 20:11:49   4166] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:11:49   4166] Begin IPO call back ...
[03/15 20:11:49   4166] End IPO call back ...
[03/15 20:11:49   4166] #################################################################################
[03/15 20:11:49   4166] # Design Stage: PostRoute
[03/15 20:11:49   4166] # Design Name: core
[03/15 20:11:49   4166] # Design Mode: 65nm
[03/15 20:11:49   4166] # Analysis Mode: MMMC OCV 
[03/15 20:11:49   4166] # Parasitics Mode: SPEF/RCDB
[03/15 20:11:49   4166] # Signoff Settings: SI On 
[03/15 20:11:49   4166] #################################################################################
[03/15 20:11:49   4166] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:11:49   4166] Setting infinite Tws ...
[03/15 20:11:49   4166] First Iteration Infinite Tw... 
[03/15 20:11:49   4166] Calculate early delays in OCV mode...
[03/15 20:11:49   4166] Calculate late delays in OCV mode...
[03/15 20:11:49   4166] Topological Sorting (CPU = 0:00:00.1, MEM = 1710.8M, InitMEM = 1710.8M)
[03/15 20:11:58   4175] AAE_INFO-618: Total number of nets in the design is 30937,  99.6 percent of the nets selected for SI analysis
[03/15 20:11:58   4175] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:11:58   4175] End delay calculation. (MEM=1727.48 CPU=0:00:08.1 REAL=0:00:08.0)
[03/15 20:11:58   4175] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:11:58   4175] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1727.5M) ***
[03/15 20:11:59   4176] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1727.5M)
[03/15 20:11:59   4176] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:11:59   4176] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1727.5M)
[03/15 20:11:59   4176] 
[03/15 20:11:59   4176] Executing IPO callback for view pruning ..
[03/15 20:11:59   4176] Starting SI iteration 2
[03/15 20:11:59   4176] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:11:59   4176] Calculate early delays in OCV mode...
[03/15 20:11:59   4176] Calculate late delays in OCV mode...
[03/15 20:12:03   4180] AAE_INFO-618: Total number of nets in the design is 30937,  13.6 percent of the nets selected for SI analysis
[03/15 20:12:03   4180] End delay calculation. (MEM=1703.52 CPU=0:00:03.9 REAL=0:00:04.0)
[03/15 20:12:03   4180] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1703.5M) ***
[03/15 20:12:04   4181] *** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:15.0 totSessionCpu=1:09:42 mem=1703.5M)
[03/15 20:12:04   4182] ** Profile ** Start :  cpu=0:00:00.0, mem=1703.5M
[03/15 20:12:05   4182] ** Profile ** Other data :  cpu=0:00:00.1, mem=1703.5M
[03/15 20:12:05   4182] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.5M
[03/15 20:12:05   4182] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1703.5M
[03/15 20:12:05   4182] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.643  | -0.643  | -0.333  |
|           TNS (ns):|-448.527 |-416.052 | -32.475 |
|    Violating Paths:|  2239   |  2079   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.711%
       (98.221% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1623.0M, totSessionCpu=1:09:43 **
[03/15 20:12:05   4182] Setting latch borrow mode to budget during optimization.
[03/15 20:12:07   4184] Glitch fixing enabled
[03/15 20:12:07   4184] <optDesign CMD> fixdrv  all VT Cells
[03/15 20:12:07   4184] Leakage Power Opt: re-selecting buf/inv list 
[03/15 20:12:07   4184] Summary for sequential cells idenfication: 
[03/15 20:12:07   4184] Identified SBFF number: 199
[03/15 20:12:07   4184] Identified MBFF number: 0
[03/15 20:12:07   4184] Not identified SBFF number: 0
[03/15 20:12:07   4184] Not identified MBFF number: 0
[03/15 20:12:07   4184] Number of sequential cells which are not FFs: 104
[03/15 20:12:07   4184] 
[03/15 20:12:07   4184] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:07   4184] optDesignOneStep: Leakage Power Flow
[03/15 20:12:07   4184] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:07   4184] **INFO: Start fixing DRV (Mem = 1689.77M) ...
[03/15 20:12:07   4184] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 20:12:07   4184] **INFO: Start fixing DRV iteration 1 ...
[03/15 20:12:07   4184] Begin: GigaOpt DRV Optimization
[03/15 20:12:07   4184] Glitch fixing enabled
[03/15 20:12:07   4184] Info: 190 clock nets excluded from IPO operation.
[03/15 20:12:07   4184] Summary for sequential cells idenfication: 
[03/15 20:12:07   4184] Identified SBFF number: 199
[03/15 20:12:07   4184] Identified MBFF number: 0
[03/15 20:12:07   4184] Not identified SBFF number: 0
[03/15 20:12:07   4184] Not identified MBFF number: 0
[03/15 20:12:07   4184] Number of sequential cells which are not FFs: 104
[03/15 20:12:07   4184] 
[03/15 20:12:07   4184] DRV pessimism of 5.00% is used.
[03/15 20:12:07   4184] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:12:07   4184] #spOpts: N=65 mergeVia=F 
[03/15 20:12:10   4187] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:12:10   4187] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 20:12:10   4187] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:12:10   4187] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 20:12:10   4187] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:12:10   4187] DEBUG: @coeDRVCandCache::init.
[03/15 20:12:11   4188] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:12:11   4188] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.64 |          0|          0|          0|  98.22  |            |           |
[03/15 20:12:11   4188] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:12:11   4188] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.64 |          0|          0|          0|  98.22  |   0:00:00.0|    1897.3M|
[03/15 20:12:11   4188] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:12:11   4188] 
[03/15 20:12:11   4188] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1897.3M) ***
[03/15 20:12:11   4188] 
[03/15 20:12:11   4188] Begin: glitch net info
[03/15 20:12:11   4188] glitch slack range: number of glitch nets
[03/15 20:12:11   4188] glitch slack < -0.32 : 0
[03/15 20:12:11   4188] -0.32 < glitch slack < -0.28 : 0
[03/15 20:12:11   4188] -0.28 < glitch slack < -0.24 : 0
[03/15 20:12:11   4188] -0.24 < glitch slack < -0.2 : 0
[03/15 20:12:11   4188] -0.2 < glitch slack < -0.16 : 0
[03/15 20:12:11   4188] -0.16 < glitch slack < -0.12 : 0
[03/15 20:12:11   4188] -0.12 < glitch slack < -0.08 : 0
[03/15 20:12:11   4188] -0.08 < glitch slack < -0.04 : 0
[03/15 20:12:11   4188] -0.04 < glitch slack : 0
[03/15 20:12:11   4188] End: glitch net info
[03/15 20:12:11   4188] DEBUG: @coeDRVCandCache::cleanup.
[03/15 20:12:11   4188] drv optimizer changes nothing and skips refinePlace
[03/15 20:12:11   4188] End: GigaOpt DRV Optimization
[03/15 20:12:11   4188] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1767.6M, totSessionCpu=1:09:49 **
[03/15 20:12:11   4188] *info:
[03/15 20:12:11   4188] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1767.61M).
[03/15 20:12:11   4188] Leakage Power Opt: resetting the buf/inv selection
[03/15 20:12:11   4188] ** Profile ** Start :  cpu=0:00:00.0, mem=1767.6M
[03/15 20:12:11   4189] ** Profile ** Other data :  cpu=0:00:00.1, mem=1767.6M
[03/15 20:12:12   4189] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1777.6M
[03/15 20:12:12   4190] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1777.6M
[03/15 20:12:12   4190] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1767.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.643  | -0.643  | -0.333  |
|           TNS (ns):|-448.527 |-416.052 | -32.475 |
|    Violating Paths:|  2239   |  2079   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.711%
       (98.221% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1777.6M
[03/15 20:12:12   4190] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1767.6M, totSessionCpu=1:09:50 **
[03/15 20:12:13   4190]   Timing Snapshot: (REF)
[03/15 20:12:13   4190]      Weighted WNS: 0.000
[03/15 20:12:13   4190]       All  PG WNS: 0.000
[03/15 20:12:13   4190]       High PG WNS: 0.000
[03/15 20:12:13   4190]       All  PG TNS: 0.000
[03/15 20:12:13   4190]       High PG TNS: 0.000
[03/15 20:12:13   4190]          Tran DRV: 0
[03/15 20:12:13   4190]           Cap DRV: 0
[03/15 20:12:13   4190]        Fanout DRV: 0
[03/15 20:12:13   4190]            Glitch: 0
[03/15 20:12:13   4190] *** Timing NOT met, worst failing slack is -0.642
[03/15 20:12:13   4190] *** Check timing (0:00:00.0)
[03/15 20:12:13   4190] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:13   4190] optDesignOneStep: Leakage Power Flow
[03/15 20:12:13   4190] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:13   4190] Begin: GigaOpt Optimization in WNS mode
[03/15 20:12:13   4190] Info: 190 clock nets excluded from IPO operation.
[03/15 20:12:13   4190] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:12:13   4190] #spOpts: N=65 mergeVia=F 
[03/15 20:12:16   4193] *info: 190 clock nets excluded
[03/15 20:12:16   4193] *info: 2 special nets excluded.
[03/15 20:12:16   4193] *info: 150 no-driver nets excluded.
[03/15 20:12:18   4195] ** GigaOpt Optimizer WNS Slack -0.642 TNS Slack -448.529 Density 98.22
[03/15 20:12:18   4195] Optimizer WNS Pass 0
[03/15 20:12:18   4195] Active Path Group: reg2reg  
[03/15 20:12:18   4195] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:18   4195] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:12:18   4195] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:18   4195] |  -0.642|   -0.642|-416.054| -448.529|    98.22%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 20:12:19   4196] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:25   4202] skewClock has sized FE_USKC3100_CTS_206 (BUFFD8)
[03/15 20:12:25   4202] skewClock has sized FE_USKC3081_CTS_221 (BUFFD8)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3145_CTS_215 (CKBD2)
[03/15 20:12:25   4202] skewClock has inserted FE_USKC3146_CTS_220 (CKBD4)
[03/15 20:12:25   4202] skewClock has inserted FE_USKC3147_CTS_206 (CKND4)
[03/15 20:12:25   4202] skewClock has inserted FE_USKC3148_CTS_206 (CKND4)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3149_CTS_205 (CKBD2)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3150_CTS_215 (CKBD2)
[03/15 20:12:25   4202] skewClock has inserted FE_USKC3151_CTS_220 (CKND4)
[03/15 20:12:25   4202] skewClock has inserted FE_USKC3152_CTS_220 (CKND4)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3153_CTS_215 (CKND2)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3154_CTS_215 (CKND2)
[03/15 20:12:25   4202] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3155_CTS_215 (CKBD2)
[03/15 20:12:25   4202] skewClock sized 2 and inserted 11 insts
[03/15 20:12:27   4204] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:27   4204] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:12:27   4204] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:27   4204] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:34   4211] skewClock has sized FE_USKC3044_CTS_222 (CKBD12)
[03/15 20:12:34   4211] skewClock has sized CTS_ccl_BUF_clk_G0_L4_29 (CKBD8)
[03/15 20:12:34   4211] skewClock has sized CTS_ccl_BUF_clk_G0_L4_43 (CKBD8)
[03/15 20:12:34   4211] skewClock has sized CTS_ccl_BUF_clk_G0_L4_55 (CKBD12)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3156_CTS_220 (CKND4)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3157_CTS_220 (CKND4)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3158_CTS_220 (CKND4)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3159_CTS_220 (CKND4)
[03/15 20:12:34   4211] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3160_CTS_205 (CKBD2)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3161_CTS_222 (BUFFD8)
[03/15 20:12:34   4211] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3162_CTS_205 (CKND2)
[03/15 20:12:34   4211] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3163_CTS_205 (CKND2)
[03/15 20:12:34   4211] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3164_CTS_186 (BUFFD2)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3165_CTS_189 (CKND4)
[03/15 20:12:34   4211] skewClock has inserted FE_USKC3166_CTS_189 (CKND4)
[03/15 20:12:34   4211] skewClock sized 4 and inserted 11 insts
[03/15 20:12:35   4212] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:35   4212] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:12:35   4212] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:36   4213] |  -0.424|   -0.424|-470.569| -521.870|    98.23%|   0:00:18.0| 1889.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:36   4213] |  -0.422|   -0.422|-470.430| -521.730|    98.23%|   0:00:00.0| 1889.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:38   4215] |  -0.422|   -0.422|-470.205| -521.505|    98.23%|   0:00:02.0| 1889.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:38   4215] |  -0.422|   -0.422|-470.205| -521.505|    98.23%|   0:00:00.0| 1889.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:38   4215] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:38   4215] 
[03/15 20:12:38   4215] *** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=1889.8M) ***
[03/15 20:12:38   4215] Active Path Group: default 
[03/15 20:12:38   4215] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:38   4215] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:12:38   4215] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:38   4215] |  -0.417|   -0.422| -51.300| -521.505|    98.23%|   0:00:00.0| 1889.8M|   WC_VIEW|  default| out[155]                                           |
[03/15 20:12:38   4216] |  -0.417|   -0.422| -51.273| -521.478|    98.23%|   0:00:00.0| 1889.8M|   WC_VIEW|  default| out[155]                                           |
[03/15 20:12:38   4216] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:38   4216] 
[03/15 20:12:38   4216] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1889.8M) ***
[03/15 20:12:38   4216] 
[03/15 20:12:38   4216] *** Finished Optimize Step Cumulative (cpu=0:00:20.5 real=0:00:20.0 mem=1889.8M) ***
[03/15 20:12:38   4216] ** GigaOpt Optimizer WNS Slack -0.422 TNS Slack -521.478 Density 98.23
[03/15 20:12:38   4216] Update Timing Windows (Threshold 0.014) ...
[03/15 20:12:39   4216] Re Calculate Delays on 19 Nets
[03/15 20:12:39   4216] 
[03/15 20:12:39   4216] *** Finish Post Route Setup Fixing (cpu=0:00:21.1 real=0:00:22.0 mem=1889.8M) ***
[03/15 20:12:39   4216] #spOpts: N=65 
[03/15 20:12:39   4216] *** Starting refinePlace (1:10:16 mem=1870.8M) ***
[03/15 20:12:39   4216] Total net bbox length = 5.132e+05 (2.396e+05 2.736e+05) (ext = 2.570e+04)
[03/15 20:12:39   4216] Starting refinePlace ...
[03/15 20:12:39   4216] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:12:39   4216] Density distribution unevenness ratio = 0.789%
[03/15 20:12:39   4216]   Spread Effort: high, post-route mode, useDDP on.
[03/15 20:12:39   4216] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1870.8MB) @(1:10:17 - 1:10:17).
[03/15 20:12:39   4216] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:12:39   4216] wireLenOptFixPriorityInst 5029 inst fixed
[03/15 20:12:40   4217] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:12:40   4217] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1870.8MB) @(1:10:17 - 1:10:17).
[03/15 20:12:40   4217] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:12:40   4217] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1870.8MB
[03/15 20:12:40   4217] Statistics of distance of Instance movement in refine placement:
[03/15 20:12:40   4217]   maximum (X+Y) =         0.00 um
[03/15 20:12:40   4217]   mean    (X+Y) =         0.00 um
[03/15 20:12:40   4217] Summary Report:
[03/15 20:12:40   4217] Instances move: 0 (out of 28789 movable)
[03/15 20:12:40   4217] Mean displacement: 0.00 um
[03/15 20:12:40   4217] Max displacement: 0.00 um 
[03/15 20:12:40   4217] Total instances moved : 0
[03/15 20:12:40   4217] Total net bbox length = 5.132e+05 (2.396e+05 2.736e+05) (ext = 2.570e+04)
[03/15 20:12:40   4217] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1870.8MB
[03/15 20:12:40   4217] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1870.8MB) @(1:10:16 - 1:10:17).
[03/15 20:12:40   4217] *** Finished refinePlace (1:10:17 mem=1870.8M) ***
[03/15 20:12:40   4217] #spOpts: N=65 
[03/15 20:12:40   4217] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:12:40   4217] Density distribution unevenness ratio = 0.786%
[03/15 20:12:40   4217] End: GigaOpt Optimization in WNS mode
[03/15 20:12:40   4217] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:40   4217] optDesignOneStep: Leakage Power Flow
[03/15 20:12:40   4217] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:12:40   4218] Begin: GigaOpt Optimization in TNS mode
[03/15 20:12:41   4218] Info: 212 clock nets excluded from IPO operation.
[03/15 20:12:41   4218] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:12:41   4218] #spOpts: N=65 
[03/15 20:12:44   4221] *info: 212 clock nets excluded
[03/15 20:12:44   4221] *info: 2 special nets excluded.
[03/15 20:12:44   4221] *info: 150 no-driver nets excluded.
[03/15 20:12:45   4223] ** GigaOpt Optimizer WNS Slack -0.422 TNS Slack -521.478 Density 98.25
[03/15 20:12:45   4223] Optimizer TNS Opt
[03/15 20:12:46   4223] Active Path Group: reg2reg  
[03/15 20:12:46   4223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:46   4223] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:12:46   4223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:46   4223] |  -0.422|   -0.422|-470.205| -521.478|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:46   4224] |  -0.422|   -0.422|-469.640| -520.913|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:12:47   4224] |  -0.422|   -0.422|-466.492| -517.765|    98.25%|   0:00:01.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_15_/D   |
[03/15 20:12:47   4224] |  -0.422|   -0.422|-466.341| -517.614|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/15 20:12:48   4225] |  -0.422|   -0.422|-463.269| -514.542|    98.25%|   0:00:01.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/15 20:12:48   4225] |  -0.422|   -0.422|-461.440| -512.713|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
[03/15 20:12:48   4226] |  -0.422|   -0.422|-460.400| -511.673|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:12:48   4226] |        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
[03/15 20:12:49   4226] |  -0.422|   -0.422|-460.148| -511.422|    98.25%|   0:00:01.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/15 20:12:49   4226] |  -0.422|   -0.422|-459.030| -510.303|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
[03/15 20:12:49   4227] |  -0.422|   -0.422|-456.966| -508.239|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_8_/D    |
[03/15 20:12:50   4227] |  -0.422|   -0.422|-456.948| -508.221|    98.25%|   0:00:01.0| 1870.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 20:12:50   4227] |        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
[03/15 20:12:50   4227] |  -0.422|   -0.422|-451.871| -503.144|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 20:12:50   4227] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/15 20:12:50   4228] |  -0.422|   -0.422|-451.842| -503.115|    98.25%|   0:00:00.0| 1870.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D    |
[03/15 20:12:51   4228] |  -0.422|   -0.422|-451.795| -503.068|    98.25%|   0:00:01.0| 1870.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 20:12:51   4228] |        |         |        |         |          |            |        |          |         | _reg_7_/E                                          |
[03/15 20:12:51   4228] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:12:58   4235] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_3 (CKBD12)
[03/15 20:12:58   4235] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_9 (CKBD8)
[03/15 20:12:58   4235] skewClock has sized FE_USKC3130_CTS_193 (CKBD12)
[03/15 20:12:58   4235] skewClock has sized FE_USKC3070_CTS_196 (CKBD12)
[03/15 20:12:58   4235] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3097_CTS_15 (CKBD12)
[03/15 20:12:58   4235] skewClock has sized CTS_ccl_BUF_clk_G0_L4_20 (CKBD8)
[03/15 20:12:58   4235] skewClock has sized FE_USKC3073_CTS_181 (BUFFD8)
[03/15 20:12:58   4235] skewClock has sized FE_USKC3071_CTS_200 (BUFFD8)
[03/15 20:12:58   4235] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_21 (CKBD12)
[03/15 20:12:58   4235] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3176_CTS_4 (CKBD4)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3177_CTS_181 (CKBD4)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3178_CTS_176 (CKND2)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3179_CTS_176 (CKND2)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3180_CTS_176 (CKND2)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3181_CTS_176 (CKND2)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3182_CTS_200 (CKBD4)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3183_CTS_181 (CKBD4)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3184_CTS_200 (CKND3)
[03/15 20:12:58   4235] skewClock has inserted FE_USKC3185_CTS_200 (CKND3)
[03/15 20:12:58   4235] skewClock sized 9 and inserted 10 insts
[03/15 20:13:00   4237] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:00   4237] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:13:00   4237] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:00   4237] |  -0.422|   -0.519|-444.309| -497.127|    98.25%|   0:00:09.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/15 20:13:00   4237] |        |         |        |         |          |            |        |          |         | _reg_7_/E                                          |
[03/15 20:13:00   4237] |  -0.422|   -0.519|-443.598| -496.416|    98.25%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 20:13:00   4237] |        |         |        |         |          |            |        |          |         | _reg_14_/E                                         |
[03/15 20:13:00   4238] |  -0.422|   -0.519|-443.414| -496.232|    98.25%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/15 20:13:01   4238] |  -0.422|   -0.519|-443.382| -496.199|    98.25%|   0:00:01.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 20:13:01   4238] |        |         |        |         |          |            |        |          |         | _reg_47_/E                                         |
[03/15 20:13:01   4238] |  -0.422|   -0.519|-441.252| -494.070|    98.25%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/15 20:13:01   4238] |        |         |        |         |          |            |        |          |         | _reg_47_/E                                         |
[03/15 20:13:01   4239] |  -0.422|   -0.519|-441.233| -494.050|    98.25%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/15 20:13:02   4239] |  -0.422|   -0.519|-438.480| -491.298|    98.25%|   0:00:01.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
[03/15 20:13:02   4240] |  -0.422|   -0.519|-432.797| -485.615|    98.26%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 20:13:03   4240] |  -0.422|   -0.519|-432.779| -485.597|    98.26%|   0:00:01.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
[03/15 20:13:04   4241] |  -0.422|   -0.519|-432.742| -485.560|    98.26%|   0:00:01.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/15 20:13:04   4241] |        |         |        |         |          |            |        |          |         | eg_47_/E                                           |
[03/15 20:13:04   4242] |  -0.422|   -0.519|-432.727| -485.545|    98.26%|   0:00:00.0| 1887.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
[03/15 20:13:05   4242] |  -0.422|   -0.519|-432.672| -485.490|    98.26%|   0:00:01.0| 1887.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 20:13:05   4242] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/15 20:13:05   4242] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:13   4250] skewClock has sized FE_USKC3070_CTS_196 (CKBD8)
[03/15 20:13:13   4250] skewClock has sized FE_USKC3130_CTS_193 (CKBD8)
[03/15 20:13:13   4250] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3097_CTS_15 (CKBD8)
[03/15 20:13:13   4250] skewClock has sized CTS_ccl_BUF_clk_G0_L4_10 (CKBD8)
[03/15 20:13:13   4250] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3189_CTS_15 (BUFFD6)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3190_CTS_181 (CKND3)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3191_CTS_181 (CKND3)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3192_CTS_181 (CKBD4)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3193_CTS_200 (BUFFD8)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3194_CTS_200 (CKBD4)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3195_CTS_181 (CKND3)
[03/15 20:13:13   4250] skewClock has inserted FE_USKC3196_CTS_181 (CKND3)
[03/15 20:13:13   4250] skewClock sized 4 and inserted 8 insts
[03/15 20:13:14   4251] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:14   4251] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:13:14   4251] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:14   4251] |  -0.422|   -0.630|-424.011| -477.901|    98.26%|   0:00:09.0| 1891.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/15 20:13:14   4251] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/15 20:13:14   4251] |  -0.422|   -0.630|-422.846| -476.736|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/15 20:13:14   4252] |  -0.422|   -0.630|-421.662| -475.552|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/15 20:13:15   4252] |  -0.422|   -0.630|-421.654| -475.544|    98.26%|   0:00:01.0| 1891.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 20:13:15   4252] |        |         |        |         |          |            |        |          |         | eg_8_/E                                            |
[03/15 20:13:15   4252] |  -0.422|   -0.630|-420.868| -474.758|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/15 20:13:15   4252] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/15 20:13:15   4252] |  -0.422|   -0.630|-420.830| -474.720|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
[03/15 20:13:15   4252] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 20:13:15   4253] |  -0.422|   -0.630|-420.798| -474.688|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 20:13:15   4253] |        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
[03/15 20:13:16   4253] |  -0.422|   -0.630|-420.715| -474.604|    98.26%|   0:00:01.0| 1891.9M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_108_/D               |
[03/15 20:13:16   4253] |  -0.422|   -0.630|-420.649| -474.539|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_108_/D               |
[03/15 20:13:16   4253] |  -0.422|   -0.630|-420.649| -474.539|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:13:16   4253] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:16   4253] 
[03/15 20:13:16   4253] *** Finish Core Optimize Step (cpu=0:00:30.5 real=0:00:30.0 mem=1891.9M) ***
[03/15 20:13:16   4253] Active Path Group: default 
[03/15 20:13:16   4254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:16   4254] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:13:16   4254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:16   4254] |  -0.630|   -0.630| -53.890| -474.539|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[118]                                           |
[03/15 20:13:16   4254] |  -0.591|   -0.591| -53.766| -474.415|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[16]                                            |
[03/15 20:13:16   4254] |  -0.591|   -0.591| -53.630| -474.278|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[158]                                           |
[03/15 20:13:16   4254] |  -0.591|   -0.591| -53.617| -474.266|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[158]                                           |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.584| -474.233|    98.26%|   0:00:01.0| 1891.9M|   WC_VIEW|  default| out[107]                                           |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.549| -474.198|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[110]                                           |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.509| -474.158|    98.26%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[98]                                            |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.431| -474.079|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[109]                                           |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.407| -474.055|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[75]                                            |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.387| -474.036|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[25]                                            |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.359| -474.008|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[36]                                            |
[03/15 20:13:17   4254] |  -0.591|   -0.591| -53.281| -473.929|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[55]                                            |
[03/15 20:13:17   4254] |  -0.592|   -0.592| -53.281| -473.929|    98.27%|   0:00:00.0| 1891.9M|   WC_VIEW|  default| out[118]                                           |
[03/15 20:13:17   4254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:17   4254] 
[03/15 20:13:17   4254] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1891.9M) ***
[03/15 20:13:17   4254] 
[03/15 20:13:17   4254] *** Finished Optimize Step Cumulative (cpu=0:00:31.5 real=0:00:31.0 mem=1891.9M) ***
[03/15 20:13:17   4254] ** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -473.929 Density 98.27
[03/15 20:13:17   4254] Update Timing Windows (Threshold 0.014) ...
[03/15 20:13:17   4254] Re Calculate Delays on 37 Nets
[03/15 20:13:17   4254] 
[03/15 20:13:17   4254] *** Finish Post Route Setup Fixing (cpu=0:00:32.1 real=0:00:32.0 mem=1891.9M) ***
[03/15 20:13:17   4255] #spOpts: N=65 
[03/15 20:13:17   4255] *** Starting refinePlace (1:10:55 mem=1872.8M) ***
[03/15 20:13:17   4255] Total net bbox length = 5.137e+05 (2.398e+05 2.739e+05) (ext = 2.570e+04)
[03/15 20:13:17   4255] Starting refinePlace ...
[03/15 20:13:18   4255] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:13:18   4255] Density distribution unevenness ratio = 0.767%
[03/15 20:13:18   4255]   Spread Effort: high, post-route mode, useDDP on.
[03/15 20:13:18   4255] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1872.8MB) @(1:10:55 - 1:10:56).
[03/15 20:13:18   4255] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:18   4255] wireLenOptFixPriorityInst 5034 inst fixed
[03/15 20:13:18   4256] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:18   4256] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1872.8MB) @(1:10:56 - 1:10:56).
[03/15 20:13:18   4256] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:18   4256] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1872.8MB
[03/15 20:13:18   4256] Statistics of distance of Instance movement in refine placement:
[03/15 20:13:18   4256]   maximum (X+Y) =         0.00 um
[03/15 20:13:18   4256]   mean    (X+Y) =         0.00 um
[03/15 20:13:18   4256] Summary Report:
[03/15 20:13:18   4256] Instances move: 0 (out of 28815 movable)
[03/15 20:13:18   4256] Mean displacement: 0.00 um
[03/15 20:13:18   4256] Max displacement: 0.00 um 
[03/15 20:13:18   4256] Total instances moved : 0
[03/15 20:13:18   4256] Total net bbox length = 5.137e+05 (2.398e+05 2.739e+05) (ext = 2.570e+04)
[03/15 20:13:18   4256] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1872.8MB
[03/15 20:13:18   4256] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1872.8MB) @(1:10:55 - 1:10:56).
[03/15 20:13:18   4256] *** Finished refinePlace (1:10:56 mem=1872.8M) ***
[03/15 20:13:18   4256] #spOpts: N=65 
[03/15 20:13:19   4256] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:13:19   4256] Density distribution unevenness ratio = 0.765%
[03/15 20:13:19   4256] End: GigaOpt Optimization in TNS mode
[03/15 20:13:19   4256]   Timing Snapshot: (REF)
[03/15 20:13:19   4256]      Weighted WNS: -0.439
[03/15 20:13:19   4256]       All  PG WNS: -0.592
[03/15 20:13:19   4256]       High PG WNS: -0.422
[03/15 20:13:19   4256]       All  PG TNS: -473.935
[03/15 20:13:19   4256]       High PG TNS: -420.648
[03/15 20:13:19   4256]          Tran DRV: 0
[03/15 20:13:19   4256]           Cap DRV: 0
[03/15 20:13:19   4256]        Fanout DRV: 0
[03/15 20:13:19   4256]            Glitch: 0
[03/15 20:13:19   4256]    Category Slack: { [L, -0.592] [H, -0.422] }
[03/15 20:13:19   4256] 
[03/15 20:13:19   4257] ** Profile ** Start :  cpu=0:00:00.0, mem=1756.3M
[03/15 20:13:20   4257] ** Profile ** Other data :  cpu=0:00:00.1, mem=1756.3M
[03/15 20:13:20   4257] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1764.3M
[03/15 20:13:20   4258] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1764.3M
[03/15 20:13:20   4258] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.422  | -0.591  |
|           TNS (ns):|-473.933 |-420.646 | -53.287 |
|    Violating Paths:|  2169   |  2009   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.769%
       (98.278% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1764.3M
[03/15 20:13:21   4258] Info: 230 clock nets excluded from IPO operation.
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] Begin Power Analysis
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258]     0.00V	    VSS
[03/15 20:13:21   4258]     0.90V	    VDD
[03/15 20:13:21   4258] Begin Processing Timing Library for Power Calculation
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] Begin Processing Timing Library for Power Calculation
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.25MB/1493.25MB)
[03/15 20:13:21   4258] 
[03/15 20:13:21   4258] Begin Processing Timing Window Data for Power Calculation
[03/15 20:13:21   4258] 
[03/15 20:13:21   4259] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.25MB/1493.25MB)
[03/15 20:13:21   4259] 
[03/15 20:13:21   4259] Begin Processing User Attributes
[03/15 20:13:21   4259] 
[03/15 20:13:21   4259] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.25MB/1493.25MB)
[03/15 20:13:21   4259] 
[03/15 20:13:21   4259] Begin Processing Signal Activity
[03/15 20:13:21   4259] 
[03/15 20:13:23   4261] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1493.87MB/1493.87MB)
[03/15 20:13:23   4261] 
[03/15 20:13:23   4261] Begin Power Computation
[03/15 20:13:23   4261] 
[03/15 20:13:23   4261]       ----------------------------------------------------------
[03/15 20:13:23   4261]       # of cell(s) missing both power/leakage table: 0
[03/15 20:13:23   4261]       # of cell(s) missing power table: 0
[03/15 20:13:23   4261]       # of cell(s) missing leakage table: 0
[03/15 20:13:23   4261]       # of MSMV cell(s) missing power_level: 0
[03/15 20:13:23   4261]       ----------------------------------------------------------
[03/15 20:13:23   4261] 
[03/15 20:13:23   4261] 
[03/15 20:13:26   4263] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1494.11MB/1494.11MB)
[03/15 20:13:26   4263] 
[03/15 20:13:26   4263] Begin Processing User Attributes
[03/15 20:13:26   4263] 
[03/15 20:13:26   4263] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1494.11MB/1494.11MB)
[03/15 20:13:26   4263] 
[03/15 20:13:26   4263] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1494.11MB/1494.11MB)
[03/15 20:13:26   4263] 
[03/15 20:13:26   4264] Begin: Power Optimization
[03/15 20:13:26   4264] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:13:26   4264] #spOpts: N=65 mergeVia=F 
[03/15 20:13:28   4265] Reclaim Optimization WNS Slack -0.592  TNS Slack -473.935 Density 98.28
[03/15 20:13:28   4265] +----------+---------+--------+--------+------------+--------+
[03/15 20:13:28   4265] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/15 20:13:28   4265] +----------+---------+--------+--------+------------+--------+
[03/15 20:13:28   4265] |    98.28%|        -|  -0.592|-473.935|   0:00:00.0| 2037.2M|
[03/15 20:13:46   4284] |    98.19%|      536|  -0.591|-472.247|   0:00:18.0| 2037.2M|
[03/15 20:13:47   4284] +----------+---------+--------+--------+------------+--------+
[03/15 20:13:47   4284] Reclaim Optimization End WNS Slack -0.592  TNS Slack -472.247 Density 98.19
[03/15 20:13:47   4284] 
[03/15 20:13:47   4284] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 544 **
[03/15 20:13:47   4284] --------------------------------------------------------------
[03/15 20:13:47   4284] |                                   | Total     | Sequential |
[03/15 20:13:47   4284] --------------------------------------------------------------
[03/15 20:13:47   4284] | Num insts resized                 |     498  |       1    |
[03/15 20:13:47   4284] | Num insts undone                  |       8  |       0    |
[03/15 20:13:47   4284] | Num insts Downsized               |     165  |       1    |
[03/15 20:13:47   4284] | Num insts Samesized               |     333  |       0    |
[03/15 20:13:47   4284] | Num insts Upsized                 |       0  |       0    |
[03/15 20:13:47   4284] | Num multiple commits+uncommits    |      30  |       -    |
[03/15 20:13:47   4284] --------------------------------------------------------------
[03/15 20:13:47   4284] ** Finished Core Power Optimization (cpu = 0:00:20.2) (real = 0:00:21.0) **
[03/15 20:13:47   4284] #spOpts: N=65 
[03/15 20:13:47   4284] *** Starting refinePlace (1:11:25 mem=1993.3M) ***
[03/15 20:13:47   4284] Total net bbox length = 5.137e+05 (2.399e+05 2.739e+05) (ext = 2.570e+04)
[03/15 20:13:47   4284] Starting refinePlace ...
[03/15 20:13:47   4284] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:13:47   4284] Density distribution unevenness ratio = 0.762%
[03/15 20:13:47   4285]   Spread Effort: high, post-route mode, useDDP on.
[03/15 20:13:47   4285] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1993.3MB) @(1:11:25 - 1:11:25).
[03/15 20:13:47   4285] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:47   4285] wireLenOptFixPriorityInst 5034 inst fixed
[03/15 20:13:48   4285] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:48   4285] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1993.3MB) @(1:11:25 - 1:11:26).
[03/15 20:13:48   4285] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:13:48   4285] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1993.3MB
[03/15 20:13:48   4285] Statistics of distance of Instance movement in refine placement:
[03/15 20:13:48   4285]   maximum (X+Y) =         0.00 um
[03/15 20:13:48   4285]   mean    (X+Y) =         0.00 um
[03/15 20:13:48   4285] Summary Report:
[03/15 20:13:48   4285] Instances move: 0 (out of 28815 movable)
[03/15 20:13:48   4285] Mean displacement: 0.00 um
[03/15 20:13:48   4285] Max displacement: 0.00 um 
[03/15 20:13:48   4285] Total instances moved : 0
[03/15 20:13:48   4285] Total net bbox length = 5.137e+05 (2.399e+05 2.739e+05) (ext = 2.570e+04)
[03/15 20:13:48   4285] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1993.3MB
[03/15 20:13:48   4285] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1993.3MB) @(1:11:25 - 1:11:26).
[03/15 20:13:48   4285] *** Finished refinePlace (1:11:26 mem=1993.3M) ***
[03/15 20:13:48   4285] #spOpts: N=65 
[03/15 20:13:48   4286] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:13:48   4286] Density distribution unevenness ratio = 0.759%
[03/15 20:13:49   4286] Running setup recovery post routing.
[03/15 20:13:49   4286] **optDesign ... cpu = 0:02:17, real = 0:02:17, mem = 1758.6M, totSessionCpu=1:11:27 **
[03/15 20:13:49   4287]   Timing Snapshot: (TGT)
[03/15 20:13:49   4287]      Weighted WNS: -0.439
[03/15 20:13:49   4287]       All  PG WNS: -0.592
[03/15 20:13:49   4287]       High PG WNS: -0.422
[03/15 20:13:49   4287]       All  PG TNS: -472.247
[03/15 20:13:49   4287]       High PG TNS: -418.960
[03/15 20:13:49   4287]          Tran DRV: 0
[03/15 20:13:49   4287]           Cap DRV: 0
[03/15 20:13:49   4287]        Fanout DRV: 0
[03/15 20:13:49   4287]            Glitch: 0
[03/15 20:13:49   4287]    Category Slack: { [L, -0.592] [H, -0.422] }
[03/15 20:13:49   4287] 
[03/15 20:13:49   4287] Checking setup slack degradation ...
[03/15 20:13:49   4287] 
[03/15 20:13:49   4287] Recovery Manager:
[03/15 20:13:49   4287]   Low  Effort WNS Jump: 0.000 (REF: -0.592, TGT: -0.592, Threshold: 0.000) - Skip
[03/15 20:13:49   4287]   High Effort WNS Jump: 0.000 (REF: -0.422, TGT: -0.422, Threshold: 0.000) - Skip
[03/15 20:13:49   4287]   Low  Effort TNS Jump: 0.000 (REF: -473.935, TGT: -472.247, Threshold: 47.394) - Skip
[03/15 20:13:49   4287]   High Effort TNS Jump: 0.000 (REF: -420.648, TGT: -418.960, Threshold: 42.065) - Skip
[03/15 20:13:49   4287] 
[03/15 20:13:49   4287] Checking DRV degradation...
[03/15 20:13:49   4287] 
[03/15 20:13:49   4287] Recovery Manager:
[03/15 20:13:49   4287]     Tran DRV degradation : 0 (0 -> 0)
[03/15 20:13:49   4287]      Cap DRV degradation : 0 (0 -> 0)
[03/15 20:13:49   4287]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 20:13:49   4287]       Glitch degradation : 0 (0 -> 0)
[03/15 20:13:49   4287]   DRV Recovery (Margin: 100) - Skip
[03/15 20:13:49   4287] 
[03/15 20:13:49   4287] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 20:13:49   4287] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1758.62M, totSessionCpu=1:11:27 .
[03/15 20:13:49   4287] **optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 1758.6M, totSessionCpu=1:11:27 **
[03/15 20:13:49   4287] 
[03/15 20:13:50   4287] Info: 230 clock nets excluded from IPO operation.
[03/15 20:13:50   4287] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:13:50   4287] #spOpts: N=65 
[03/15 20:13:52   4290] Info: 230 clock nets excluded from IPO operation.
[03/15 20:13:54   4291] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:54   4291] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:13:54   4291] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:54   4291] |  -0.592|   -0.592|-472.247| -472.247|    98.19%|   0:00:00.0| 1907.4M|   WC_VIEW|  default| out[118]                                           |
[03/15 20:13:54   4291] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:13:54   4291] 
[03/15 20:13:54   4291] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1907.4M) ***
[03/15 20:13:54   4291] 
[03/15 20:13:54   4291] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1907.4M) ***
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Power Analysis
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292]     0.00V	    VSS
[03/15 20:13:54   4292]     0.90V	    VDD
[03/15 20:13:54   4292] Begin Processing Timing Library for Power Calculation
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Processing Timing Library for Power Calculation
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1524.01MB/1524.01MB)
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Processing Timing Window Data for Power Calculation
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1524.01MB/1524.01MB)
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Processing User Attributes
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1524.01MB/1524.01MB)
[03/15 20:13:54   4292] 
[03/15 20:13:54   4292] Begin Processing Signal Activity
[03/15 20:13:54   4292] 
[03/15 20:13:56   4294] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1524.54MB/1524.54MB)
[03/15 20:13:56   4294] 
[03/15 20:13:56   4294] Begin Power Computation
[03/15 20:13:56   4294] 
[03/15 20:13:56   4294]       ----------------------------------------------------------
[03/15 20:13:56   4294]       # of cell(s) missing both power/leakage table: 0
[03/15 20:13:56   4294]       # of cell(s) missing power table: 0
[03/15 20:13:56   4294]       # of cell(s) missing leakage table: 0
[03/15 20:13:56   4294]       # of MSMV cell(s) missing power_level: 0
[03/15 20:13:56   4294]       ----------------------------------------------------------
[03/15 20:13:56   4294] 
[03/15 20:13:56   4294] 
[03/15 20:13:59   4297] Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1524.54MB/1524.54MB)
[03/15 20:13:59   4297] 
[03/15 20:13:59   4297] Begin Processing User Attributes
[03/15 20:13:59   4297] 
[03/15 20:13:59   4297] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1524.54MB/1524.54MB)
[03/15 20:13:59   4297] 
[03/15 20:13:59   4297] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1524.54MB/1524.54MB)
[03/15 20:13:59   4297] 
[03/15 20:13:59   4297] *** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:33, mem=1756.61M, totSessionCpu=1:11:38).
[03/15 20:13:59   4297] *info: All cells identified as Buffer and Delay cells:
[03/15 20:13:59   4297] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/15 20:13:59   4297] *info: ------------------------------------------------------------------
[03/15 20:13:59   4297] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/15 20:13:59   4297] Summary for sequential cells idenfication: 
[03/15 20:13:59   4297] Identified SBFF number: 199
[03/15 20:13:59   4297] Identified MBFF number: 0
[03/15 20:13:59   4297] Not identified SBFF number: 0
[03/15 20:13:59   4297] Not identified MBFF number: 0
[03/15 20:13:59   4297] Number of sequential cells which are not FFs: 104
[03/15 20:13:59   4297] 
[03/15 20:14:00   4297] **ERROR: (IMPOPT-310):	Design density (98.19%) exceeds/equals limit (95.00%).
[03/15 20:14:00   4297] GigaOpt Hold Optimizer is used
[03/15 20:14:00   4298] Include MVT Delays for Hold Opt
[03/15 20:14:00   4298] <optDesign CMD> fixhold  no -lvt Cells
[03/15 20:14:00   4298] **INFO: Num dontuse cells 396, Num usable cells 544
[03/15 20:14:00   4298] optDesignOneStep: Leakage Power Flow
[03/15 20:14:00   4298] **INFO: Num dontuse cells 396, Num usable cells 544
[03/15 20:14:00   4298] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:38 mem=1756.6M ***
[03/15 20:14:00   4298] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:14:00   4298]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:14:00   4298] Latch borrow mode reset to max_borrow
[03/15 20:14:00   4298] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:14:00   4298] Begin IPO call back ...
[03/15 20:14:00   4298] End IPO call back ...
[03/15 20:14:00   4298] #################################################################################
[03/15 20:14:00   4298] # Design Stage: PostRoute
[03/15 20:14:00   4298] # Design Name: core
[03/15 20:14:00   4298] # Design Mode: 65nm
[03/15 20:14:00   4298] # Analysis Mode: MMMC OCV 
[03/15 20:14:00   4298] # Parasitics Mode: SPEF/RCDB
[03/15 20:14:00   4298] # Signoff Settings: SI On 
[03/15 20:14:00   4298] #################################################################################
[03/15 20:14:00   4298] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:14:00   4298] Setting infinite Tws ...
[03/15 20:14:00   4298] First Iteration Infinite Tw... 
[03/15 20:14:00   4298] Calculate late delays in OCV mode...
[03/15 20:14:00   4298] Calculate early delays in OCV mode...
[03/15 20:14:00   4298] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 20:14:00   4298] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 20:14:00   4298] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:14:00   4298] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/15 20:14:00   4298] End delay calculation. (MEM=0 CPU=0:00:08.1 REAL=0:00:09.0)
[03/15 20:14:00   4298] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:14:00   4298] *** CDM Built up (cpu=0:00:09.1  real=0:00:10.0  mem= 0.0M) ***
[03/15 20:14:00   4298] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 20:14:00   4298] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:14:00   4298] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 20:14:00   4298] 
[03/15 20:14:00   4298] Executing IPO callback for view pruning ..
[03/15 20:14:00   4298] Starting SI iteration 2
[03/15 20:14:00   4298] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:14:00   4298] Calculate late delays in OCV mode...
[03/15 20:14:00   4298] Calculate early delays in OCV mode...
[03/15 20:14:00   4298] AAE_INFO-618: Total number of nets in the design is 30992,  1.8 percent of the nets selected for SI analysis
[03/15 20:14:00   4298] End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[03/15 20:14:00   4298] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/15 20:14:00   4298] *** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:00:39.1 mem=0.0M)
[03/15 20:14:00   4298] Done building cte hold timing graph (fixHold) cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:00:39.1 mem=0.0M ***
[03/15 20:14:00   4298] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 20:14:00   4298] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/15 20:14:00   4298] Done building hold timer [50860 node(s), 69907 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:00:41.3 mem=0.0M ***
[03/15 20:14:00   4298] Timing Data dump into file /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/coe_eosdata_XqlJDY/BC_VIEW.twf, for view: BC_VIEW 
[03/15 20:14:00   4298] 	 Dumping view 1 BC_VIEW 
[03/15 20:14:16   4313]  
_______________________________________________________________________
[03/15 20:14:16   4313] Done building cte setup timing graph (fixHold) cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=1:11:53 mem=1756.6M ***
[03/15 20:14:16   4313] ** Profile ** Start :  cpu=0:00:00.0, mem=1756.6M
[03/15 20:14:17   4313] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1764.6M
[03/15 20:14:17   4313] *info: category slack lower bound [L -591.5] default
[03/15 20:14:17   4313] *info: category slack lower bound [H -421.6] reg2reg 
[03/15 20:14:17   4313] --------------------------------------------------- 
[03/15 20:14:17   4313]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 20:14:17   4313] --------------------------------------------------- 
[03/15 20:14:17   4313]          WNS    reg2regWNS
[03/15 20:14:17   4313]    -0.592 ns     -0.422 ns
[03/15 20:14:17   4313] --------------------------------------------------- 
[03/15 20:14:17   4313] Loading timing data from /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/coe_eosdata_XqlJDY/BC_VIEW.twf 
[03/15 20:14:17   4313] 	 Loading view 1 BC_VIEW 
[03/15 20:14:17   4313] ** Profile ** Start :  cpu=0:00:00.0, mem=1764.6M
[03/15 20:14:17   4314] ** Profile ** Other data :  cpu=0:00:00.2, mem=1764.6M
[03/15 20:14:18   4314] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1764.6M
[03/15 20:14:18   4314] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.422  | -0.591  |
|           TNS (ns):|-472.248 |-418.961 | -53.287 |
|    Violating Paths:|  2168   |  2008   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  0.000  |
|           TNS (ns):| -13.320 | -13.320 |  0.000  |
|    Violating Paths:|   341   |   341   |    0    |
|          All Paths:|  6326   |  6326   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/15 20:14:18   4314] Identified SBFF number: 199
[03/15 20:14:18   4314] Identified MBFF number: 0
[03/15 20:14:18   4314] Not identified SBFF number: 0
[03/15 20:14:18   4314] Not identified MBFF number: 0
[03/15 20:14:18   4314] Number of sequential cells which are not FFs: 104
[03/15 20:14:18   4314] 
[03/15 20:14:18   4314] Summary for sequential cells idenfication: 
[03/15 20:14:18   4314] Identified SBFF number: 199
[03/15 20:14:18   4314] Identified MBFF number: 0
[03/15 20:14:18   4314] Not identified SBFF number: 0
[03/15 20:14:18   4314] Not identified MBFF number: 0
[03/15 20:14:18   4314] Number of sequential cells which are not FFs: 104
[03/15 20:14:18   4314] 
[03/15 20:14:18   4315] 
[03/15 20:14:18   4315] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/15 20:14:18   4315] *Info: worst delay setup view: WC_VIEW
[03/15 20:14:18   4315] Footprint list for hold buffering (delay unit: ps)
[03/15 20:14:18   4315] =================================================================
[03/15 20:14:18   4315] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 20:14:18   4315] ------------------------------------------------------------------
[03/15 20:14:18   4315] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/15 20:14:18   4315] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/15 20:14:18   4315] =================================================================
[03/15 20:14:19   4315] **optDesign ... cpu = 0:02:46, real = 0:02:47, mem = 1761.7M, totSessionCpu=1:11:56 **
[03/15 20:14:19   4315] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 20:14:19   4315] *info: Run optDesign holdfix with 1 thread.
[03/15 20:14:19   4315] Info: 230 clock nets excluded from IPO operation.
[03/15 20:14:19   4316] --------------------------------------------------- 
[03/15 20:14:19   4316]    Hold Timing Summary  - Initial 
[03/15 20:14:19   4316] --------------------------------------------------- 
[03/15 20:14:19   4316]  Target slack: 0.000 ns
[03/15 20:14:19   4316] View: BC_VIEW 
[03/15 20:14:19   4316] 	WNS: -0.144 
[03/15 20:14:19   4316] 	TNS: -13.321 
[03/15 20:14:19   4316] 	VP: 341 
[03/15 20:14:19   4316] 	Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D 
[03/15 20:14:19   4316] --------------------------------------------------- 
[03/15 20:14:19   4316]    Setup Timing Summary  - Initial 
[03/15 20:14:19   4316] --------------------------------------------------- 
[03/15 20:14:19   4316]  Target slack: 0.000 ns
[03/15 20:14:19   4316] View: WC_VIEW 
[03/15 20:14:19   4316] 	WNS: -0.592 
[03/15 20:14:19   4316] 	TNS: -472.247 
[03/15 20:14:19   4316] 	VP: 2168 
[03/15 20:14:19   4316] 	Worst setup path end point:out[118] 
[03/15 20:14:19   4316] --------------------------------------------------- 
[03/15 20:14:19   4316] PhyDesignGrid: maxLocalDensity 0.98
[03/15 20:14:19   4316] #spOpts: N=65 mergeVia=F 
[03/15 20:14:20   4316] 
[03/15 20:14:20   4316] *** Starting Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:20.0 totSessionCpu=1:11:56 mem=1895.3M density=98.190% ***
[03/15 20:14:20   4316] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/15 20:14:20   4316] 
[03/15 20:14:20   4316] Phase I ......
[03/15 20:14:20   4316] *info: Multithread Hold Batch Commit is enabled
[03/15 20:14:20   4316] *info: Levelized Batch Commit is enabled
[03/15 20:14:20   4316] Executing transform: ECO Safe Resize
[03/15 20:14:20   4316] Worst hold path end point:
[03/15 20:14:20   4316]   ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/15 20:14:20   4316]     net: array_out[40] (nrTerm=9)
[03/15 20:14:20   4316] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 20:14:20   4316] ===========================================================================================
[03/15 20:14:20   4316]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 20:14:20   4316] ------------------------------------------------------------------------------------------
[03/15 20:14:20   4316]  Hold WNS :      -0.1435
[03/15 20:14:20   4316]       TNS :     -13.3207
[03/15 20:14:20   4316]       #VP :          341
[03/15 20:14:20   4316]   Density :      98.190%
[03/15 20:14:20   4316] ------------------------------------------------------------------------------------------
[03/15 20:14:20   4316]  cpu=0:00:18.9 real=0:00:20.0 totSessionCpu=1:11:57 mem=1895.3M
[03/15 20:14:20   4316] ===========================================================================================
[03/15 20:14:20   4316] 
[03/15 20:14:20   4317] Executing transform: AddBuffer + LegalResize
[03/15 20:14:20   4317] Worst hold path end point:
[03/15 20:14:20   4317]   ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/15 20:14:20   4317]     net: array_out[40] (nrTerm=9)
[03/15 20:14:20   4317] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/15 20:14:20   4317] ===========================================================================================
[03/15 20:14:20   4317]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 20:14:20   4317] ------------------------------------------------------------------------------------------
[03/15 20:14:20   4317]  Hold WNS :      -0.1435
[03/15 20:14:20   4317]       TNS :     -13.3207
[03/15 20:14:20   4317]       #VP :          341
[03/15 20:14:20   4317]   Density :      98.190%
[03/15 20:14:20   4317] ------------------------------------------------------------------------------------------
[03/15 20:14:20   4317]  cpu=0:00:19.1 real=0:00:20.0 totSessionCpu=1:11:57 mem=1895.3M
[03/15 20:14:20   4317] ===========================================================================================
[03/15 20:14:20   4317] 
[03/15 20:14:20   4317] --------------------------------------------------- 
[03/15 20:14:20   4317]    Hold Timing Summary  - Phase I 
[03/15 20:14:20   4317] --------------------------------------------------- 
[03/15 20:14:20   4317]  Target slack: 0.000 ns
[03/15 20:14:20   4317] View: BC_VIEW 
[03/15 20:14:20   4317] 	WNS: -0.144 
[03/15 20:14:20   4317] 	TNS: -13.321 
[03/15 20:14:20   4317] 	VP: 341 
[03/15 20:14:20   4317] 	Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D 
[03/15 20:14:20   4317] --------------------------------------------------- 
[03/15 20:14:20   4317]    Setup Timing Summary  - Phase I 
[03/15 20:14:20   4317] --------------------------------------------------- 
[03/15 20:14:20   4317]  Target slack: 0.000 ns
[03/15 20:14:20   4317] View: WC_VIEW 
[03/15 20:14:20   4317] 	WNS: -0.592 
[03/15 20:14:20   4317] 	TNS: -472.247 
[03/15 20:14:20   4317] 	VP: 2168 
[03/15 20:14:20   4317] 	Worst setup path end point:out[118] 
[03/15 20:14:20   4317] --------------------------------------------------- 
[03/15 20:14:20   4317] 
[03/15 20:14:20   4317] *** Finished Core Fixing (fixHold) cpu=0:00:19.3 real=0:00:20.0 totSessionCpu=1:11:57 mem=1895.3M density=98.190% ***
[03/15 20:14:20   4317] *info:
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] =======================================================================
[03/15 20:14:21   4317]                 Reasons for remaining hold violations
[03/15 20:14:21   4317] =======================================================================
[03/15 20:14:21   4317] *info: Total 1681 net(s) have violated hold timing slacks.
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] Buffering failure reasons
[03/15 20:14:21   4317] ------------------------------------------------
[03/15 20:14:21   4317] *info:  1681 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 20:14:21   4317] 	psum_mem_instance/n793
[03/15 20:14:21   4317] 	psum_mem_instance/n792
[03/15 20:14:21   4317] 	psum_mem_instance/n791
[03/15 20:14:21   4317] 	psum_mem_instance/n501
[03/15 20:14:21   4317] 	psum_mem_instance/n499
[03/15 20:14:21   4317] 	psum_mem_instance/n498
[03/15 20:14:21   4317] 	psum_mem_instance/n464
[03/15 20:14:21   4317] 	psum_mem_instance/n463
[03/15 20:14:21   4317] 	psum_mem_instance/n355
[03/15 20:14:21   4317] 	psum_mem_instance/n225
[03/15 20:14:21   4317] 	psum_mem_instance/n215
[03/15 20:14:21   4317] 	psum_mem_instance/memory7[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory7[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory1[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory1[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory0[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory0[116]
[03/15 20:14:21   4317] 	psum_mem_instance/FE_RN_1407_0
[03/15 20:14:21   4317] 	pmem_in[115]
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n68
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n115
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n107
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5431_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n98
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n83
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n125
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n124
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n123
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n113
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n112
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n111
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/FE_RN_1294_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n117
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n109
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n108
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n107
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_301_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_1211_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n117
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n115
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_6221_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_408_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n70
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n69
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n62
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n59
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n58
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n54
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n53
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n52
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n43
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n58
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n54
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n53
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n42
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n40
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_971_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_1139_0
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[98]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[97]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[96]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[95]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[91]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[90]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[89]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[88]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[87]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[80]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[74]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[73]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[65]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[64]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[511]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[510]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[503]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[502]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[501]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[495]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[488]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[487]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[483]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[481]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[480]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[479]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[472]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[471]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[464]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[462]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[455]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[454]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[442]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[440]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[439]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[435]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[433]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[432]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[430]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[429]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[427]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[426]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[425]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[424]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[423]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[422]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[421]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[418]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[416]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[415]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[414]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[410]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[409]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[408]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[407]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[406]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[405]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[402]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[401]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[400]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[394]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[392]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[389]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[387]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[386]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[385]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[384]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[368]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[352]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[312]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[311]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[304]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[296]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[288]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[280]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[279]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[272]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[264]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[256]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[255]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[248]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[247]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[240]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[239]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[232]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[231]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[224]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[223]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[216]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[215]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[208]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[200]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[199]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[192]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[191]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[190]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[184]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[183]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[176]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[175]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[168]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[167]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[160]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[159]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[152]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[151]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[136]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[135]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[127]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[120]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[119]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[112]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[111]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[104]
[03/15 20:14:21   4317] 	mac_array_instance/inst_temp[9]
[03/15 20:14:21   4317] 	mac_array_instance/inst_temp[15]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n90
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n424
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n208
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n205
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n204
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n203
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n197
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n195
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n194
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1721
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1720
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1719
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1717
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1705
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1704
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1703
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1701
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1697
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1693
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1689
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1683
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1682
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1645
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1643
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1614
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1595
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1594
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1593
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n129
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1223
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1118
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1115
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1110
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6066_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3915_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2862_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2701_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2441_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2277_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1677_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1676_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1356_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1235_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1234_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1123_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2850_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1767_n_9_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1621_n1728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN607_n_64_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n84
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n83
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n81
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n79
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n74
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n52
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n5
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n999
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n998
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n995
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n994
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n991
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n989
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n987
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n985
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n984
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n983
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n982
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n978
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n962
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n961
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n958
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n957
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n956
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n955
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n954
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n953
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n952
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n951
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n947
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n945
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n944
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n943
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n942
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n941
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n940
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n935
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n933
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n923
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n922
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n921
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n92
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n914
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n911
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n910
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n906
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n905
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n903
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n901
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n90
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n897
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n894
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n893
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n892
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n891
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n887
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n875
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n874
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n873
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n872
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n86
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n856
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n854
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n851
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n845
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n839
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n838
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n837
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n836
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n834
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n833
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n830
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n828
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n823
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n815
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n811
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n809
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n808
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n804
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n793
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n787
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n786
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n785
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n783
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n739
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n717
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n713
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n709
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n707
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n705
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n703
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n689
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n63
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n62
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n61
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n505
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n50
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n469
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n273
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n258
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n255
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n24
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n23
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n212
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n21
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n209
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n199
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n181
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n178
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n177
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1584
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1575
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n156
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1559
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1556
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1551
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1550
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1548
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1547
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1546
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1544
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1537
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1527
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1526
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1521
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1518
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1515
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1513
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1482
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1481
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1480
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1477
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1446
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1445
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1444
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1443
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1442
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1441
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1440
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n144
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1439
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1437
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1436
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1435
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1434
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1433
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1430
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1413
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1412
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1411
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1410
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1409
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1408
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1407
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1405
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1404
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1403
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1401
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1395
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1391
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1387
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1386
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1385
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1384
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1382
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1380
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1378
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1377
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1358
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1350
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1348
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1338
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1337
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1336
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1335
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1330
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1329
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1327
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1323
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1288
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1286
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1283
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n128
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1258
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1256
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n125
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n124
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1229
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1192
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1189
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1100
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1097
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1071
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1068
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1066
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1055
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1051
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1050
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1048
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1046
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1044
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1043
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1042
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1041
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1040
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1038
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1031
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1028
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1025
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1024
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1023
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1021
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1020
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n102
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1015
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1014
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1013
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1011
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1010
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1003
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1000
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_908_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_906_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_901_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_664_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5678_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5676_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5615_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5613_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5612_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5507_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5465_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5429_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5090_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5089_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5087_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5086_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5069_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5068_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5006_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5005_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5004_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5003_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5002_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5001_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4837_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4836_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4765_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4764_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4762_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4761_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4756_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4612_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4611_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4607_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4605_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4602_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4601_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4600_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4599_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4596_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4568_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4183_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4182_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4181_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4178_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4055_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3762_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3634_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3633_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3632_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3588_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3587_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3392_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3329_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3328_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2969_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2719_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2714_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2713_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2447_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2439_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2438_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2429_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1457_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1006_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1005_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1004_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1003_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1002_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1001_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN442_q_temp_480_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1572_key_q_21_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2970_n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2656_n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2644_n1409
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2642_n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2512_n1408
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2399_n875
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2312_n1411
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2078_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2074_n1380
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_7_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2015_n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1995_n92
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1829_n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[6]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[37]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN896_key_q_37_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n991
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n918
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n907
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n903
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n67
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n66
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n46
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n18
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1471
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1470
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1451
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1449
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1422
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1396
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1088
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1081
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1077
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1015
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1014
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5701_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4491_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4489_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4488_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3184_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3149_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1168_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1167_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1164_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2367_n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2113_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_38
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_37
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN504_q_temp_400_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN369_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN213_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1556
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1392
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1391
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1390
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1385
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1325
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1319
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1316
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1275
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2204_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_8
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_72
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1172_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n78
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n77
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n435
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n407
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n34
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n31
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n24
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n198
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n184
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n172
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1634
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1633
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1632
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1508
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1507
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1457
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1237
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1236
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1235
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1234
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1233
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1232
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1231
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1140
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_546_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_545_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5367_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3726_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3355_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3106_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3071_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_28_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_27_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_26_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_25_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2210_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1424_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1440_q_temp_304_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1077_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1983_key_q_54_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_50
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_34
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_28
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1234_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1215_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN2515_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/n1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n95
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n91
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n259
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n235
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n230
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n225
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n214
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n186
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1656
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1655
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1654
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1644
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1643
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1642
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1640
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1636
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1632
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1618
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1617
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1569
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1499
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1498
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1494
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1491
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1489
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1488
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1484
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1451
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1412
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1399
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1344
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1109
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1108
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1106
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1104
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1092
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1058
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1055
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1031
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1030
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_6253_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_57_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2873_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2406_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2405_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2071_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1596_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1406_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1236_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1232_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1203_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN845_n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN430_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1555_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1100_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1022_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3016_n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2815_n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2789_n438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2769_n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2738_n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2682_n1628
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2666_key_q_31_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2269_FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1823_key_q_22_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1805_n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1752_key_q_63_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1750_FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[37]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[29]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[20]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_9
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_69
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_63
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_57
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_56
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_13
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_11
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN573_q_temp_216_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN571_key_q_45_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN341_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN335_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN318_key_q_24_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN281_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1473_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1469_q_temp_215_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1258_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_q_temp_200_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1099_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN1922_key_q_33_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n985
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n879
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n826
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n747
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n727
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n626
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n590
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n337
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n326
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n319
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n318
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n298
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n263
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n256
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n206
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n205
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n183
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n182
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n181
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n180
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1708
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1702
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1701
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1700
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1698
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1696
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1694
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1691
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1683
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1680
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1678
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1676
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1672
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1670
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1668
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1650
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1614
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1612
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1588
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1586
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1585
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1584
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1582
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1581
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1561
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1537
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1536
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1515
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1514
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1513
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1511
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n141
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n140
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n138
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n136
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1224
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n122
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1209
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1203
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n120
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1199
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1198
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1197
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1195
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1194
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1193
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1192
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1185
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1178
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1172
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1171
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1170
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1163
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1162
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1153
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1138
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1126
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1123
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1120
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1114
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1099
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1094
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1050
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1026
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5554_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5432_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5349_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5316_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5072_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3979_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3507_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3441_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3427_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3426_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3425_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3231_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3230_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3229_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3220_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3219_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2887_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2886_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2656_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2642_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2288_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2287_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2286_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2218_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2217_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2216_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2172_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2171_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1683_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1390_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3142_key_q_30_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3140_key_q_29_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1422_n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2709_n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2594_FE_OFN590_n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2530_n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2426_n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2241_n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2080_key_q_55_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2025_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1775_n747
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1659_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[59]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_40
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_27
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN603_key_q_61_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN590_n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_39_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN305_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/n14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n994
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n990
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n988
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n987
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n984
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n982
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n976
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n966
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n965
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n962
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n960
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n954
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n953
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n948
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n947
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n946
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n945
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n944
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n940
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n936
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n935
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n934
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n925
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n919
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n916
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n907
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n889
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n866
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n865
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n848
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n837
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n835
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n83
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n811
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n78
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n758
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n714
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n55
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n46
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n399
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n26
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n211
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n204
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1598
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1590
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1589
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1559
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1549
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n154
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n151
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1508
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1507
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1506
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1478
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1477
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1475
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1474
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1473
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1445
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1444
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1443
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1441
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1423
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1422
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1421
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1420
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n136
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n135
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1096
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1093
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1088
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1077
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1076
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1075
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1074
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1071
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1068
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1063
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1062
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1048
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1047
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1046
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1042
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1040
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1030
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1026
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1025
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1021
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1020
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1017
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1006
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1005
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6020_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6009_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4535_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4317_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4315_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4314_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4313_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4312_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4311_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4229_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3844_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3842_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3841_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3840_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3647_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3646_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3645_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3643_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3642_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3465_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3464_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3416_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3364_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3314_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3050_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3041_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3040_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2999_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2997_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2737_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2144_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2113_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2111_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2110_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2109_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2055_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1757_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN683_key_q_25_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN432_key_q_39_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN411_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1268_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2194_FE_OFN293_key_q_56_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[59]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_41
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_20
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN358_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN298_key_q_24_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN293_key_q_56_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1496_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1267_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1149_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1106_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN2945_key_q_33_
[03/15 20:14:21   4317] 	array_out[80]
[03/15 20:14:21   4317] 	array_out[7]
[03/15 20:14:21   4317] 	array_out[78]
[03/15 20:14:21   4317] 	array_out[77]
[03/15 20:14:21   4317] 	array_out[60]
[03/15 20:14:21   4317] 	array_out[5]
[03/15 20:14:21   4317] 	array_out[58]
[03/15 20:14:21   4317] 	array_out[57]
[03/15 20:14:21   4317] 	array_out[45]
[03/15 20:14:21   4317] 	array_out[41]
[03/15 20:14:21   4317] 	array_out[40]
[03/15 20:14:21   4317] 	array_out[3]
[03/15 20:14:21   4317] 	array_out[38]
[03/15 20:14:21   4317] 	array_out[37]
[03/15 20:14:21   4317] 	array_out[28]
[03/15 20:14:21   4317] 	array_out[27]
[03/15 20:14:21   4317] 	array_out[22]
[03/15 20:14:21   4317] 	array_out[21]
[03/15 20:14:21   4317] 	array_out[20]
[03/15 20:14:21   4317] 	array_out[1]
[03/15 20:14:21   4317] 	array_out[18]
[03/15 20:14:21   4317] 	array_out[17]
[03/15 20:14:21   4317] 	array_out[158]
[03/15 20:14:21   4317] 	array_out[157]
[03/15 20:14:21   4317] 	array_out[148]
[03/15 20:14:21   4317] 	array_out[142]
[03/15 20:14:21   4317] 	array_out[141]
[03/15 20:14:21   4317] 	array_out[140]
[03/15 20:14:21   4317] 	array_out[138]
[03/15 20:14:21   4317] 	array_out[137]
[03/15 20:14:21   4317] 	array_out[129]
[03/15 20:14:21   4317] 	array_out[126]
[03/15 20:14:21   4317] 	array_out[123]
[03/15 20:14:21   4317] 	array_out[122]
[03/15 20:14:21   4317] 	array_out[121]
[03/15 20:14:21   4317] 	array_out[120]
[03/15 20:14:21   4317] 	array_out[118]
[03/15 20:14:21   4317] 	array_out[117]
[03/15 20:14:21   4317] 	array_out[102]
[03/15 20:14:21   4317] 	array_out[101]
[03/15 20:14:21   4317] 	array_out[100]
[03/15 20:14:21   4317] 	array_out[0]
[03/15 20:14:21   4317] 	FE_OFN1228_array_out_45_
[03/15 20:14:21   4317] 	FE_OFN1227_array_out_45_
[03/15 20:14:21   4317] 	FE_OCPN3009_array_out_21_
[03/15 20:14:21   4317] 	FE_OCPN3008_array_out_1_
[03/15 20:14:21   4317] 	FE_OCPN3007_array_out_141_
[03/15 20:14:21   4317] 	FE_OCPN2924_array_out_101_
[03/15 20:14:21   4317] 	FE_OCPN2920_array_out_142_
[03/15 20:14:21   4317] 	FE_OCPN2919_array_out_22_
[03/15 20:14:21   4317] 	FE_OCPN2916_array_out_121_
[03/15 20:14:21   4317] 	FE_OCPN2908_array_out_3_
[03/15 20:14:21   4317] 	FE_OCPN2897_array_out_102_
[03/15 20:14:21   4317] 	FE_OCPN2895_array_out_123_
[03/15 20:14:21   4317] 	FE_OCPN2886_array_out_5_
[03/15 20:14:21   4317] 	FE_OCPN2846_array_out_27_
[03/15 20:14:21   4317] 	FE_OCPN2836_array_out_7_
[03/15 20:14:21   4317] 	FE_OCPN2819_array_out_57_
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] Resizing failure reasons
[03/15 20:14:21   4317] ------------------------------------------------
[03/15 20:14:21   4317] *info:  1681 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/15 20:14:21   4317] 	psum_mem_instance/n793
[03/15 20:14:21   4317] 	psum_mem_instance/n792
[03/15 20:14:21   4317] 	psum_mem_instance/n791
[03/15 20:14:21   4317] 	psum_mem_instance/n501
[03/15 20:14:21   4317] 	psum_mem_instance/n499
[03/15 20:14:21   4317] 	psum_mem_instance/n498
[03/15 20:14:21   4317] 	psum_mem_instance/n464
[03/15 20:14:21   4317] 	psum_mem_instance/n463
[03/15 20:14:21   4317] 	psum_mem_instance/n355
[03/15 20:14:21   4317] 	psum_mem_instance/n225
[03/15 20:14:21   4317] 	psum_mem_instance/n215
[03/15 20:14:21   4317] 	psum_mem_instance/memory7[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory7[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory6[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory5[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[118]
[03/15 20:14:21   4317] 	psum_mem_instance/memory3[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory1[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory1[116]
[03/15 20:14:21   4317] 	psum_mem_instance/memory0[90]
[03/15 20:14:21   4317] 	psum_mem_instance/memory0[116]
[03/15 20:14:21   4317] 	psum_mem_instance/FE_RN_1407_0
[03/15 20:14:21   4317] 	pmem_in[115]
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n68
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n115
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n107
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/n106
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_7__fifo_instance/FE_RN_5431_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n98
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n83
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n125
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n124
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n123
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n113
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n112
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/n111
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_6__fifo_instance/FE_RN_1294_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/rd_ptr[2]
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n70
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n117
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n109
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n108
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/n107
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_301_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_5__fifo_instance/FE_RN_1211_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n117
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_3__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n121
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n120
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n119
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n118
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n116
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n115
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n114
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/n106
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_6221_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_2__fifo_instance/FE_RN_408_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n76
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n75
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n70
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n69
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n62
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n59
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n58
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n57
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n55
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n54
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n53
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n52
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_1__fifo_instance/n43
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n76
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n71
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n58
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n55
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n54
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n53
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n42
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/n40
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_971_0
[03/15 20:14:21   4317] 	ofifo_inst/col_idx_0__fifo_instance/FE_RN_1139_0
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[98]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[97]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[96]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[95]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[91]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[90]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[89]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[88]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[87]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[80]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[74]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[73]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[65]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[64]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[511]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[510]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[503]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[502]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[501]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[495]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[488]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[487]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[483]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[481]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[480]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[479]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[472]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[471]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[464]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[462]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[455]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[454]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[442]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[440]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[439]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[435]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[433]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[432]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[430]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[429]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[427]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[426]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[425]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[424]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[423]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[422]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[421]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[418]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[416]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[415]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[414]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[410]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[409]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[408]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[407]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[406]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[405]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[402]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[401]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[400]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[394]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[392]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[389]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[387]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[386]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[385]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[384]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[368]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[352]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[312]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[311]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[304]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[296]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[288]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[280]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[279]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[272]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[264]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[256]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[255]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[248]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[247]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[240]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[239]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[232]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[231]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[224]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[223]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[216]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[215]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[208]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[200]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[199]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[192]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[191]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[190]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[184]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[183]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[176]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[175]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[168]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[167]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[160]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[159]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[152]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[151]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[136]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[135]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[127]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[120]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[119]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[112]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[111]
[03/15 20:14:21   4317] 	mac_array_instance/q_temp[104]
[03/15 20:14:21   4317] 	mac_array_instance/inst_temp[9]
[03/15 20:14:21   4317] 	mac_array_instance/inst_temp[15]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n90
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n424
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n208
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n206
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n205
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n204
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n203
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n197
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n195
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n194
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1721
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1720
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1719
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1717
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1705
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1704
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1703
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1701
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1697
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1693
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1689
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1683
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1682
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1645
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1643
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1614
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1595
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1594
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1593
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1551
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1550
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n129
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1229
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1228
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1225
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1223
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1222
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1221
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1220
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1157
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1156
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1145
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1118
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1115
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1110
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6066_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3915_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2862_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2701_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2441_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2277_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1677_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1676_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1422_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1421_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1356_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1235_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1234_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1123_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2850_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1767_n_9_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1621_n1728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_8__mac_col_inst/FE_OFN607_n_64_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n84
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n83
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n81
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n79
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n74
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n52
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n5
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/n33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n999
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n998
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n995
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n994
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n991
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n989
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n987
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n985
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n984
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n983
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n982
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n978
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n962
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n961
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n958
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n957
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n956
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n955
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n954
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n953
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n952
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n951
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n947
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n945
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n944
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n943
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n942
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n941
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n940
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n935
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n933
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n923
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n922
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n921
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n92
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n914
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n911
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n910
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n906
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n905
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n903
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n901
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n90
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n897
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n894
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n893
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n892
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n891
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n889
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n887
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n875
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n874
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n873
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n872
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n86
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n856
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n854
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n851
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n845
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n839
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n838
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n837
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n836
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n834
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n833
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n830
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n828
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n823
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n815
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n811
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n809
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n808
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n804
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n793
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n787
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n786
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n785
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n783
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n739
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n717
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n713
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n709
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n707
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n705
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n703
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n689
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n63
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n62
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n61
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n505
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n50
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n469
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n273
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n258
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n255
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n24
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n23
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n212
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n21
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n209
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n199
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n181
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n178
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n177
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1584
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1575
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1574
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1572
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1571
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1563
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1561
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n156
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1559
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1556
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1551
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1550
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1548
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1547
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1546
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1544
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1537
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1527
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1526
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1521
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1518
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1515
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1513
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1482
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1481
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1480
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1477
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1446
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1445
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1444
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1443
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1442
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1441
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1440
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n144
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1439
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1437
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1436
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1435
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1434
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1433
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1430
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1417
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1415
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1414
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1413
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1412
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1411
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1410
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1409
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1408
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1407
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1405
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1404
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1403
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1401
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1395
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1391
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1387
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1386
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1385
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1384
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1382
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1380
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1378
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1377
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1358
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1350
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1348
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1338
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1337
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1336
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1335
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1330
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1329
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1327
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1323
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1288
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1286
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1283
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n128
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1258
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1256
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n125
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n124
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1229
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1192
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1189
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1100
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1097
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1081
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1076
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1075
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1071
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1068
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1066
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1055
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1051
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1050
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1048
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1047
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1046
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1044
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1043
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1042
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1041
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1040
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1039
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1038
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1031
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1029
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1028
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1027
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1025
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1024
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1023
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1021
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1020
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n102
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1015
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1014
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1013
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1011
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1010
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1004
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1003
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1000
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_908_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_906_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_901_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_664_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5678_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5676_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5615_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5613_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5612_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5507_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5465_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5429_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5090_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5089_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5087_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5086_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5069_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5068_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5006_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5005_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5004_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5003_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5002_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5001_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4837_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4836_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4765_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4764_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4762_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4761_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4756_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4612_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4611_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4607_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4605_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4602_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4601_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4600_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4599_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4596_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4568_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4183_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4182_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4181_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4178_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4055_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3762_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3634_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3633_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3632_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3588_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3587_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3394_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3393_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3392_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3329_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3328_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2969_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2719_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2714_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2713_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2447_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2439_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2438_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2429_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1457_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1010_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1008_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1006_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1005_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1004_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1003_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1002_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1001_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN442_q_temp_480_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1572_key_q_21_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2970_n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2656_n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2644_n1409
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2642_n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2512_n1408
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2399_n875
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2312_n1411
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2078_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2074_n1380
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_7_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2015_n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1995_n92
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1829_n1402
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[6]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[37]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_28
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_7__mac_col_inst/FE_OFN896_key_q_37_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n991
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n918
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n907
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n903
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n67
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n66
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n46
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n18
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1493
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1471
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1470
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1451
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1449
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1422
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1396
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1088
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1081
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1077
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1074
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1015
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1014
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5701_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4491_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4489_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4488_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3184_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3149_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1168_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1167_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1164_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2367_n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2113_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_38
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_37
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_36
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN504_q_temp_400_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN369_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_6__mac_col_inst/FE_OFN213_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1556
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1392
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1391
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1390
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1388
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1385
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1325
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1319
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1316
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1275
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2204_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_8
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_RN_72
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1172_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n78
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n77
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n435
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n407
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n34
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n33
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n31
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n24
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n198
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n184
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n172
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1634
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1633
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1632
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1508
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1507
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1457
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1237
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1236
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1235
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1234
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1233
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1232
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1231
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1140
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_546_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_545_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5367_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3726_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3355_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3106_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3071_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_28_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_27_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_26_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_25_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2210_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1424_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1440_q_temp_304_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1077_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN1983_key_q_54_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_50
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_34
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_28
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_RN_22
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1234_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1215_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_4__mac_col_inst/FE_OCPN2515_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/n1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n95
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n94
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n93
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n91
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n259
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n235
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n230
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n225
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n214
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n186
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1656
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1655
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1654
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1644
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1643
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1642
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1640
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1636
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1632
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1628
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1618
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1617
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1569
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1499
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1498
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1494
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1491
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1489
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1488
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1485
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1484
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1456
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1451
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1416
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1412
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1399
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1389
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1344
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1109
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1108
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1107
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1106
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1104
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1092
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1058
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1055
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1032
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1031
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1030
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_7
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_6253_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_57_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2873_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2872_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2406_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2405_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_2071_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1596_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1406_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1277_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1276_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1275_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1236_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1232_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1203_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1201_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN845_n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN430_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1555_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1100_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN1022_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3016_n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2815_n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2789_n438
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2769_n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2738_n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2682_n1628
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2666_key_q_31_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2269_FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1823_key_q_22_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1805_n418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1752_key_q_63_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN1750_FE_RN_15
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[37]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[29]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[20]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_9
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_69
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_63
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_57
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_56
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_13
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_RN_11
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN573_q_temp_216_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN571_key_q_45_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN341_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN335_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN318_key_q_24_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN281_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1473_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1469_q_temp_215_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1258_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1170_q_temp_200_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1099_key_q_0_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN1922_key_q_33_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n986
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n985
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n879
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n826
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n747
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n727
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n626
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n590
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n337
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n326
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n319
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n318
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n298
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n282
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n263
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n256
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n206
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n205
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n183
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n182
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n181
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n180
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1708
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1702
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1701
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1700
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1698
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1696
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1694
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1691
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1683
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1680
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1678
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1676
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1672
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1670
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1668
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1650
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1614
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1612
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1588
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1586
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1585
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1584
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1582
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1581
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1561
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1557
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1538
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1537
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1536
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1533
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1532
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1529
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1528
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1515
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1514
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1513
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1511
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1464
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n143
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n142
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n141
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n140
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n138
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n136
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1238
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n123
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1227
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1224
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n122
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1209
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1203
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n120
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1199
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1198
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1197
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1196
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1195
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1194
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1193
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1192
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1185
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1178
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1172
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1171
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1170
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1163
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1162
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1153
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1139
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1138
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1126
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1123
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1120
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1117
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1114
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1099
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1094
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1067
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1061
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1050
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1041
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1035
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1026
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1010
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5554_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5432_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5349_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5316_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5072_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4902_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4278_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3979_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3507_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3442_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3441_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3427_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3426_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3425_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3231_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3230_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3229_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3220_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3219_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2887_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2886_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2656_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2642_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2288_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2287_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2286_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2218_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2217_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2216_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2172_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2171_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1683_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1390_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3142_key_q_30_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3140_key_q_29_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1422_n1615
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2709_n1535
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2594_FE_OFN590_n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2530_n1512
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2426_n264
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2241_n1132
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2080_key_q_55_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2025_key_q_23_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1775_n747
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN1659_key_q_47_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[7]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[59]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_43
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_40
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_27
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_25
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_17
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN603_key_q_61_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN590_n2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_39_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_2__mac_col_inst/FE_OFN305_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/n14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n999
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n994
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n993
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n992
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n990
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n988
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n987
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n984
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n982
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n976
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n970
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n966
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n965
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n962
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n960
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n954
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n953
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n948
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n947
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n946
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n945
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n944
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n940
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n936
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n935
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n934
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n925
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n919
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n916
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n907
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n889
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n866
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n865
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n848
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n837
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n835
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n83
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n82
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n811
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n78
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n758
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n728
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n714
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n55
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n46
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n399
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n35
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n26
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n220
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n211
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n207
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n204
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n202
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1598
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1591
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1590
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1589
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1587
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1585
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1568
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1567
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1564
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1562
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1559
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1549
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1548
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1546
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1545
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n154
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n151
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1508
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1507
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1506
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1478
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1477
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1476
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1475
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1474
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1473
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1445
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1444
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1443
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1441
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1423
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1422
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1421
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1420
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1418
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n137
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n136
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n135
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1115
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1113
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1112
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1105
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1104
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1103
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1102
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1101
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1100
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1098
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1097
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1096
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1095
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1094
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1093
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1092
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1091
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1090
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1089
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1088
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1087
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1086
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1085
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1084
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1083
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1082
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1080
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1079
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1078
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1077
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1076
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1075
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1074
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1073
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1072
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1071
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1070
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1069
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1068
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1066
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1065
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1064
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1063
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1062
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1061
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1058
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1057
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1056
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1054
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1053
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1052
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1051
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1049
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1048
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1047
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1046
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1045
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1042
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1040
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1039
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1037
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1036
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1034
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1033
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1030
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1028
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1027
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1026
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1025
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1024
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1021
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1020
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1017
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1013
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1009
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1006
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1005
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1003
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1002
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6020_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6009_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4535_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4317_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4315_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4314_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4313_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4312_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4311_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4229_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4061_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3844_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3842_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3841_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3840_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3647_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3646_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3645_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3643_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3642_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3465_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3464_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3416_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3364_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3314_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3140_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3139_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3050_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3041_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3040_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2999_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2997_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2737_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2144_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2113_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2111_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2110_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2109_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2055_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1757_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1540_0
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_14
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_10
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN683_key_q_25_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN432_key_q_39_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN411_key_q_53_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1268_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2194_FE_OFN293_key_q_56_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[59]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[31]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_47
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_45
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_41
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_4
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_20
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_2
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_RN_12
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN358_key_q_32_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN298_key_q_24_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN293_key_q_56_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1496_key_q_16_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1267_key_q_8_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1149_key_q_40_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1106_key_q_48_
[03/15 20:14:21   4317] 	mac_array_instance/col_idx_1__mac_col_inst/FE_OCPN2945_key_q_33_
[03/15 20:14:21   4317] 	array_out[80]
[03/15 20:14:21   4317] 	array_out[7]
[03/15 20:14:21   4317] 	array_out[78]
[03/15 20:14:21   4317] 	array_out[77]
[03/15 20:14:21   4317] 	array_out[60]
[03/15 20:14:21   4317] 	array_out[5]
[03/15 20:14:21   4317] 	array_out[58]
[03/15 20:14:21   4317] 	array_out[57]
[03/15 20:14:21   4317] 	array_out[45]
[03/15 20:14:21   4317] 	array_out[41]
[03/15 20:14:21   4317] 	array_out[40]
[03/15 20:14:21   4317] 	array_out[3]
[03/15 20:14:21   4317] 	array_out[38]
[03/15 20:14:21   4317] 	array_out[37]
[03/15 20:14:21   4317] 	array_out[28]
[03/15 20:14:21   4317] 	array_out[27]
[03/15 20:14:21   4317] 	array_out[22]
[03/15 20:14:21   4317] 	array_out[21]
[03/15 20:14:21   4317] 	array_out[20]
[03/15 20:14:21   4317] 	array_out[1]
[03/15 20:14:21   4317] 	array_out[18]
[03/15 20:14:21   4317] 	array_out[17]
[03/15 20:14:21   4317] 	array_out[158]
[03/15 20:14:21   4317] 	array_out[157]
[03/15 20:14:21   4317] 	array_out[148]
[03/15 20:14:21   4317] 	array_out[142]
[03/15 20:14:21   4317] 	array_out[141]
[03/15 20:14:21   4317] 	array_out[140]
[03/15 20:14:21   4317] 	array_out[138]
[03/15 20:14:21   4317] 	array_out[137]
[03/15 20:14:21   4317] 	array_out[129]
[03/15 20:14:21   4317] 	array_out[126]
[03/15 20:14:21   4317] 	array_out[123]
[03/15 20:14:21   4317] 	array_out[122]
[03/15 20:14:21   4317] 	array_out[121]
[03/15 20:14:21   4317] 	array_out[120]
[03/15 20:14:21   4317] 	array_out[118]
[03/15 20:14:21   4317] 	array_out[117]
[03/15 20:14:21   4317] 	array_out[102]
[03/15 20:14:21   4317] 	array_out[101]
[03/15 20:14:21   4317] 	array_out[100]
[03/15 20:14:21   4317] 	array_out[0]
[03/15 20:14:21   4317] 	FE_OFN1228_array_out_45_
[03/15 20:14:21   4317] 	FE_OFN1227_array_out_45_
[03/15 20:14:21   4317] 	FE_OCPN3009_array_out_21_
[03/15 20:14:21   4317] 	FE_OCPN3008_array_out_1_
[03/15 20:14:21   4317] 	FE_OCPN3007_array_out_141_
[03/15 20:14:21   4317] 	FE_OCPN2924_array_out_101_
[03/15 20:14:21   4317] 	FE_OCPN2920_array_out_142_
[03/15 20:14:21   4317] 	FE_OCPN2919_array_out_22_
[03/15 20:14:21   4317] 	FE_OCPN2916_array_out_121_
[03/15 20:14:21   4317] 	FE_OCPN2908_array_out_3_
[03/15 20:14:21   4317] 	FE_OCPN2897_array_out_102_
[03/15 20:14:21   4317] 	FE_OCPN2895_array_out_123_
[03/15 20:14:21   4317] 	FE_OCPN2886_array_out_5_
[03/15 20:14:21   4317] 	FE_OCPN2846_array_out_27_
[03/15 20:14:21   4317] 	FE_OCPN2836_array_out_7_
[03/15 20:14:21   4317] 	FE_OCPN2819_array_out_57_
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] *info: net names were printed out to logv file
[03/15 20:14:21   4317] 
[03/15 20:14:21   4317] *** Finish Post Route Hold Fixing (cpu=0:00:19.4 real=0:00:21.0 totSessionCpu=1:11:58 mem=1895.3M density=98.190%) ***
[03/15 20:14:21   4317] Summary for sequential cells idenfication: 
[03/15 20:14:21   4317] Identified SBFF number: 199
[03/15 20:14:21   4317] Identified MBFF number: 0
[03/15 20:14:21   4317] Not identified SBFF number: 0
[03/15 20:14:21   4317] Not identified MBFF number: 0
[03/15 20:14:21   4317] Number of sequential cells which are not FFs: 104
[03/15 20:14:21   4317] 
[03/15 20:14:22   4318] Default Rule : ""
[03/15 20:14:22   4318] Non Default Rules :
[03/15 20:14:22   4318] Worst Slack : -0.422 ns
[03/15 20:14:22   4318] Total 0 nets layer assigned (1.3).
[03/15 20:14:23   4319] GigaOpt: setting up router preferences
[03/15 20:14:23   4319]         design wns: -0.4216
[03/15 20:14:23   4319]         slack threshold: 0.9984
[03/15 20:14:23   4320] GigaOpt: 15 nets assigned router directives
[03/15 20:14:23   4320] 
[03/15 20:14:23   4320] Start Assign Priority Nets ...
[03/15 20:14:23   4320] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 20:14:23   4320] Existing Priority Nets 0 (0.0%)
[03/15 20:14:23   4320] Total Assign Priority Nets 922 (3.0%)
[03/15 20:14:24   4320] Default Rule : ""
[03/15 20:14:24   4320] Non Default Rules :
[03/15 20:14:24   4320] Worst Slack : -0.592 ns
[03/15 20:14:24   4320] Total 0 nets layer assigned (0.3).
[03/15 20:14:24   4320] GigaOpt: setting up router preferences
[03/15 20:14:24   4320]         design wns: -0.5915
[03/15 20:14:24   4320]         slack threshold: 0.8285
[03/15 20:14:24   4320] GigaOpt: 0 nets assigned router directives
[03/15 20:14:24   4320] 
[03/15 20:14:24   4320] Start Assign Priority Nets ...
[03/15 20:14:24   4320] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 20:14:24   4320] Existing Priority Nets 0 (0.0%)
[03/15 20:14:24   4320] Total Assign Priority Nets 922 (3.0%)
[03/15 20:14:24   4320] ** Profile ** Start :  cpu=0:00:00.0, mem=1818.9M
[03/15 20:14:24   4321] ** Profile ** Other data :  cpu=0:00:00.1, mem=1818.9M
[03/15 20:14:24   4321] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1818.9M
[03/15 20:14:25   4321] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1818.9M
[03/15 20:14:25   4321] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.591  | -0.422  | -0.591  |
|           TNS (ns):|-472.248 |-418.961 | -53.287 |
|    Violating Paths:|  2168   |  2008   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1818.9M
[03/15 20:14:25   4321] **optDesign ... cpu = 0:02:52, real = 0:02:53, mem = 1729.6M, totSessionCpu=1:12:02 **
[03/15 20:14:25   4321] -routeWithEco false                      # bool, default=false
[03/15 20:14:25   4321] -routeWithEco true                       # bool, default=false, user setting
[03/15 20:14:25   4321] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:14:25   4321] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:14:25   4321] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 20:14:25   4321] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:14:25   4321] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 20:14:25   4321] 
[03/15 20:14:25   4321] globalDetailRoute
[03/15 20:14:25   4321] 
[03/15 20:14:25   4321] #setNanoRouteMode -drouteAutoStop true
[03/15 20:14:25   4321] #setNanoRouteMode -drouteFixAntenna true
[03/15 20:14:25   4321] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 20:14:25   4321] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 20:14:25   4321] #setNanoRouteMode -routeWithEco true
[03/15 20:14:25   4321] #setNanoRouteMode -routeWithSiDriven false
[03/15 20:14:25   4321] #setNanoRouteMode -routeWithTimingDriven false
[03/15 20:14:25   4321] #Start globalDetailRoute on Sat Mar 15 20:14:25 2025
[03/15 20:14:25   4321] #
[03/15 20:14:25   4322] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 39551 times net's RC data read were performed.
[03/15 20:14:26   4322] ### Net info: total nets: 30992
[03/15 20:14:26   4322] ### Net info: dirty nets: 109
[03/15 20:14:26   4322] ### Net info: marked as disconnected nets: 0
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3130_CTS_193 connects to NET FE_USKN3130_CTS_193 at location ( 276.300 256.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET FE_USKN3130_CTS_193 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3070_CTS_196 connects to NET FE_USKN3070_CTS_196 at location ( 313.100 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET FE_USKN3070_CTS_196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_9 connects to NET CTS_222 at location ( 239.500 300.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3044_CTS_222 connects to NET CTS_222 at location ( 197.100 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_43 connects to NET CTS_206 at location ( 159.700 117.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_206 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST qmem_instance/Q_reg_10_ connects to NET CTS_201 at location ( 44.700 144.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_201 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_46_ connects to NET psum_mem_instance/CTS_47 at location ( 134.500 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_9_ connects to NET psum_mem_instance/CTS_47 at location ( 102.900 23.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3071_CTS_200 connects to NET CTS_200 at location ( 121.300 111.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_10_ connects to NET CTS_200 at location ( 95.700 66.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_0_ connects to NET CTS_200 at location ( 96.500 65.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_29 connects to NET CTS_199 at location ( 310.500 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3070_CTS_196 connects to NET CTS_196 at location ( 316.100 242.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_196 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3130_CTS_193 connects to NET CTS_193 at location ( 279.300 255.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_193 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_20 connects to NET CTS_189 at location ( 286.300 123.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_10 connects to NET CTS_189 at location ( 257.300 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_56_ connects to NET CTS_182 at location ( 210.700 54.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_142_ connects to NET CTS_176 at location ( 335.500 18.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_141_ connects to NET CTS_176 at location ( 335.700 16.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_9 connects to NET mac_array_instance/CTS_45 at location ( 241.900 300.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 20:14:26   4322] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_6169_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_6117_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_6113_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_6111_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_6010_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:14:26   4322] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 20:14:26   4322] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:14:27   4323] ### Net info: fully routed nets: 29081
[03/15 20:14:27   4323] ### Net info: trivial (single pin) nets: 0
[03/15 20:14:27   4323] ### Net info: unrouted nets: 192
[03/15 20:14:27   4323] ### Net info: re-extraction nets: 1719
[03/15 20:14:27   4323] ### Net info: ignored nets: 0
[03/15 20:14:27   4323] ### Net info: skip routing nets: 0
[03/15 20:14:27   4323] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 20:14:27   4323] #Loading the last recorded routing design signature
[03/15 20:14:27   4324] #Created 64 NETS and 0 SPECIALNETS new signatures
[03/15 20:14:27   4324] #Summary of the placement changes since last routing:
[03/15 20:14:27   4324] #  Number of instances added (including moved) = 89
[03/15 20:14:27   4324] #  Number of instances deleted (including moved) = 34
[03/15 20:14:27   4324] #  Number of instances resized = 540
[03/15 20:14:27   4324] #  Number of instances with same cell size swap = 23
[03/15 20:14:27   4324] #  Number of instances with pin swaps = 36
[03/15 20:14:27   4324] #  Total number of placement changes (moved instances are counted twice) = 663
[03/15 20:14:28   4324] #Start routing data preparation.
[03/15 20:14:28   4324] #Minimum voltage of a net in the design = 0.000.
[03/15 20:14:28   4324] #Maximum voltage of a net in the design = 1.100.
[03/15 20:14:28   4324] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 20:14:28   4324] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 20:14:28   4324] #Voltage range [0.000 - 1.100] has 30990 nets.
[03/15 20:14:28   4325] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 20:14:28   4325] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:14:28   4325] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:14:28   4325] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:14:28   4325] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:14:28   4325] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:14:28   4325] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:14:28   4325] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:14:30   4326] #922/30840 = 2% of signal nets have been set as priority nets
[03/15 20:14:30   4326] #Regenerating Ggrids automatically.
[03/15 20:14:30   4326] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 20:14:30   4326] #Using automatically generated G-grids.
[03/15 20:14:30   4326] #Done routing data preparation.
[03/15 20:14:30   4326] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1415.94 (MB), peak = 1577.88 (MB)
[03/15 20:14:30   4326] #Merging special wires...
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 334.995 18.200 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 335.195 16.200 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 210.675 54.290 ) on M1 for NET CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 331.920 122.500 ) on M1 for NET CTS_186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 348.520 162.095 ) on M1 for NET CTS_186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 286.450 123.995 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 257.450 131.195 ) on M1 for NET CTS_189. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 278.200 255.700 ) on M1 for NET CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 315.000 243.100 ) on M1 for NET CTS_196. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 310.650 267.995 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 95.195 66.600 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 96.475 65.090 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 120.775 111.700 ) on M1 for NET CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.195 144.200 ) on M1 for NET CTS_201. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 169.005 106.200 ) on M1 for NET CTS_205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 159.850 116.795 ) on M1 for NET CTS_206. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 167.205 228.600 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 139.200 201.800 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 142.005 219.800 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 143.205 219.800 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:14:30   4327] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 20:14:30   4327] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:14:30   4327] #
[03/15 20:14:30   4327] #Connectivity extraction summary:
[03/15 20:14:30   4327] #1723 routed nets are extracted.
[03/15 20:14:30   4327] #    758 (2.45%) extracted nets are partially routed.
[03/15 20:14:30   4327] #29077 routed nets are imported.
[03/15 20:14:30   4327] #40 (0.13%) nets are without wires.
[03/15 20:14:30   4327] #152 nets are fixed|skipped|trivial (not extracted).
[03/15 20:14:30   4327] #Total number of nets = 30992.
[03/15 20:14:30   4327] #
[03/15 20:14:30   4327] #Found 0 nets for post-route si or timing fixing.
[03/15 20:14:30   4327] #Number of eco nets is 758
[03/15 20:14:30   4327] #
[03/15 20:14:30   4327] #Start data preparation...
[03/15 20:14:30   4327] #
[03/15 20:14:30   4327] #Data preparation is done on Sat Mar 15 20:14:30 2025
[03/15 20:14:30   4327] #
[03/15 20:14:30   4327] #Analyzing routing resource...
[03/15 20:14:32   4329] #Routing resource analysis is done on Sat Mar 15 20:14:32 2025
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #  Resource Analysis:
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 20:14:32   4329] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 20:14:32   4329] #  --------------------------------------------------------------
[03/15 20:14:32   4329] #  Metal 1        H        2305          80       25281    92.58%
[03/15 20:14:32   4329] #  Metal 2        V        2305          84       25281     4.85%
[03/15 20:14:32   4329] #  Metal 3        H        2383           2       25281     0.14%
[03/15 20:14:32   4329] #  Metal 4        V        1977         412       25281     7.50%
[03/15 20:14:32   4329] #  --------------------------------------------------------------
[03/15 20:14:32   4329] #  Total                   8971       6.03%  101124    26.27%
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #  245 nets (0.79%) with 1 preferred extra spacing.
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1416.81 (MB), peak = 1577.88 (MB)
[03/15 20:14:32   4329] #
[03/15 20:14:32   4329] #start global routing iteration 1...
[03/15 20:14:33   4329] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.71 (MB), peak = 1577.88 (MB)
[03/15 20:14:33   4329] #
[03/15 20:14:33   4329] #start global routing iteration 2...
[03/15 20:14:33   4330] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.79 (MB), peak = 1577.88 (MB)
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #Total number of trivial nets (e.g. < 2 pins) = 152 (skipped).
[03/15 20:14:33   4330] #Total number of routable nets = 30840.
[03/15 20:14:33   4330] #Total number of nets in the design = 30992.
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #798 routable nets have only global wires.
[03/15 20:14:33   4330] #30042 routable nets have only detail routed wires.
[03/15 20:14:33   4330] #74 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:14:33   4330] #171 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #Routed nets constraints summary:
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #      Default                 74             724  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #        Total                 74             724  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #Routing constraints summary of the whole design:
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #      Default                245           30595  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #        Total                245           30595  
[03/15 20:14:33   4330] #------------------------------------------------
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #                 OverCon       OverCon          
[03/15 20:14:33   4330] #                  #Gcell        #Gcell    %Gcell
[03/15 20:14:33   4330] #     Layer           (1)           (2)   OverCon
[03/15 20:14:33   4330] #  ----------------------------------------------
[03/15 20:14:33   4330] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:14:33   4330] #   Metal 2     22(0.09%)      6(0.02%)   (0.11%)
[03/15 20:14:33   4330] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:14:33   4330] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:14:33   4330] #  ----------------------------------------------
[03/15 20:14:33   4330] #     Total     22(0.03%)      6(0.01%)   (0.04%)
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 20:14:33   4330] #  Overflow after GR: 0.00% H + 0.06% V
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #Complete Global Routing.
[03/15 20:14:33   4330] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:14:33   4330] #Total wire length = 646354 um.
[03/15 20:14:33   4330] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M1 = 918 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M2 = 182981 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M3 = 291316 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M4 = 171139 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M5 = 0 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M6 = 0 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M7 = 0 um.
[03/15 20:14:33   4330] #Total wire length on LAYER M8 = 0 um.
[03/15 20:14:33   4330] #Total number of vias = 216711
[03/15 20:14:33   4330] #Total number of multi-cut vias = 146161 ( 67.4%)
[03/15 20:14:33   4330] #Total number of single cut vias = 70550 ( 32.6%)
[03/15 20:14:33   4330] #Up-Via Summary (total 216711):
[03/15 20:14:33   4330] #                   single-cut          multi-cut      Total
[03/15 20:14:33   4330] #-----------------------------------------------------------
[03/15 20:14:33   4330] #  Metal 1       67721 ( 65.1%)     36341 ( 34.9%)     104062
[03/15 20:14:33   4330] #  Metal 2        2516 (  2.7%)     89537 ( 97.3%)      92053
[03/15 20:14:33   4330] #  Metal 3         313 (  1.5%)     20283 ( 98.5%)      20596
[03/15 20:14:33   4330] #-----------------------------------------------------------
[03/15 20:14:33   4330] #                70550 ( 32.6%)    146161 ( 67.4%)     216711 
[03/15 20:14:33   4330] #
[03/15 20:14:33   4330] #Total number of involved priority nets 69
[03/15 20:14:33   4330] #Maximum src to sink distance for priority net 230.0
[03/15 20:14:33   4330] #Average of max src_to_sink distance for priority net 48.4
[03/15 20:14:33   4330] #Average of ave src_to_sink distance for priority net 34.7
[03/15 20:14:33   4330] #Max overcon = 2 tracks.
[03/15 20:14:33   4330] #Total overcon = 0.04%.
[03/15 20:14:33   4330] #Worst layer Gcell overcon rate = 0.00%.
[03/15 20:14:33   4330] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1434.84 (MB), peak = 1577.88 (MB)
[03/15 20:14:33   4330] #
[03/15 20:14:34   4330] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.89 (MB), peak = 1577.88 (MB)
[03/15 20:14:34   4330] #Start Track Assignment.
[03/15 20:14:35   4332] #Done with 121 horizontal wires in 2 hboxes and 110 vertical wires in 2 hboxes.
[03/15 20:14:36   4333] #Done with 17 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
[03/15 20:14:37   4333] #Complete Track Assignment.
[03/15 20:14:37   4333] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:14:37   4333] #Total wire length = 646467 um.
[03/15 20:14:37   4333] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M1 = 976 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M2 = 182990 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M3 = 291351 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M4 = 171150 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M5 = 0 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M6 = 0 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M7 = 0 um.
[03/15 20:14:37   4333] #Total wire length on LAYER M8 = 0 um.
[03/15 20:14:37   4333] #Total number of vias = 216695
[03/15 20:14:37   4333] #Total number of multi-cut vias = 146161 ( 67.5%)
[03/15 20:14:37   4333] #Total number of single cut vias = 70534 ( 32.5%)
[03/15 20:14:37   4333] #Up-Via Summary (total 216695):
[03/15 20:14:37   4333] #                   single-cut          multi-cut      Total
[03/15 20:14:37   4333] #-----------------------------------------------------------
[03/15 20:14:37   4333] #  Metal 1       67713 ( 65.1%)     36341 ( 34.9%)     104054
[03/15 20:14:37   4333] #  Metal 2        2508 (  2.7%)     89537 ( 97.3%)      92045
[03/15 20:14:37   4333] #  Metal 3         313 (  1.5%)     20283 ( 98.5%)      20596
[03/15 20:14:37   4333] #-----------------------------------------------------------
[03/15 20:14:37   4333] #                70534 ( 32.5%)    146161 ( 67.5%)     216695 
[03/15 20:14:37   4333] #
[03/15 20:14:37   4333] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1476.45 (MB), peak = 1577.88 (MB)
[03/15 20:14:37   4333] #
[03/15 20:14:37   4333] #Cpu time = 00:00:09
[03/15 20:14:37   4333] #Elapsed time = 00:00:09
[03/15 20:14:37   4333] #Increased memory = 59.38 (MB)
[03/15 20:14:37   4333] #Total memory = 1476.45 (MB)
[03/15 20:14:37   4333] #Peak memory = 1577.88 (MB)
[03/15 20:14:37   4334] #
[03/15 20:14:37   4334] #Start Detail Routing..
[03/15 20:14:37   4334] #start initial detail routing ...
[03/15 20:15:21   4377] # ECO: 2.2% of the total area was rechecked for DRC, and 45.3% required routing.
[03/15 20:15:21   4377] #    number of violations = 153
[03/15 20:15:21   4377] #
[03/15 20:15:21   4377] #    By Layer and Type :
[03/15 20:15:21   4377] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/15 20:15:21   4377] #	M1           23        7       23       15        1        0        4       73
[03/15 20:15:21   4377] #	M2           38       30        8        1        0        1        0       78
[03/15 20:15:21   4377] #	M3            1        1        0        0        0        0        0        2
[03/15 20:15:21   4377] #	Totals       62       38       31       16        1        1        4      153
[03/15 20:15:21   4377] #629 out of 82092 instances need to be verified(marked ipoed).
[03/15 20:15:21   4377] #29.7% of the total area is being checked for drcs
[03/15 20:15:35   4392] #29.7% of the total area was checked
[03/15 20:15:35   4392] #    number of violations = 505
[03/15 20:15:35   4392] #
[03/15 20:15:35   4392] #    By Layer and Type :
[03/15 20:15:35   4392] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[03/15 20:15:35   4392] #	M1          174       32      103       90       15        0        4      418
[03/15 20:15:35   4392] #	M2           40       33       10        0        1        1        0       85
[03/15 20:15:35   4392] #	M3            1        1        0        0        0        0        0        2
[03/15 20:15:35   4392] #	Totals      215       66      113       90       16        1        4      505
[03/15 20:15:35   4392] #cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1476.42 (MB), peak = 1577.88 (MB)
[03/15 20:15:35   4392] #start 1st optimization iteration ...
[03/15 20:15:46   4403] #    number of violations = 48
[03/15 20:15:46   4403] #
[03/15 20:15:46   4403] #    By Layer and Type :
[03/15 20:15:46   4403] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/15 20:15:46   4403] #	M1           13        5        9        2        0       29
[03/15 20:15:46   4403] #	M2            3        1       11        2        2       19
[03/15 20:15:46   4403] #	Totals       16        6       20        4        2       48
[03/15 20:15:46   4403] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1467.23 (MB), peak = 1577.88 (MB)
[03/15 20:15:46   4403] #start 2nd optimization iteration ...
[03/15 20:15:47   4404] #    number of violations = 26
[03/15 20:15:47   4404] #
[03/15 20:15:47   4404] #    By Layer and Type :
[03/15 20:15:47   4404] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/15 20:15:47   4404] #	M1           13        1        9        2       25
[03/15 20:15:47   4404] #	M2            0        0        1        0        1
[03/15 20:15:47   4404] #	Totals       13        1       10        2       26
[03/15 20:15:47   4404] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1467.91 (MB), peak = 1577.88 (MB)
[03/15 20:15:47   4404] #start 3rd optimization iteration ...
[03/15 20:15:48   4404] #    number of violations = 2
[03/15 20:15:48   4404] #
[03/15 20:15:48   4404] #    By Layer and Type :
[03/15 20:15:48   4404] #	          Short   Totals
[03/15 20:15:48   4404] #	M1            0        0
[03/15 20:15:48   4404] #	M2            2        2
[03/15 20:15:48   4404] #	Totals        2        2
[03/15 20:15:48   4404] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.16 (MB), peak = 1577.88 (MB)
[03/15 20:15:48   4404] #start 4th optimization iteration ...
[03/15 20:15:48   4404] #    number of violations = 0
[03/15 20:15:48   4404] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1468.22 (MB), peak = 1577.88 (MB)
[03/15 20:15:48   4404] #Complete Detail Routing.
[03/15 20:15:48   4405] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:15:48   4405] #Total wire length = 646230 um.
[03/15 20:15:48   4405] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M1 = 919 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M2 = 182340 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M3 = 291532 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M4 = 171439 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M5 = 0 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M6 = 0 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M7 = 0 um.
[03/15 20:15:48   4405] #Total wire length on LAYER M8 = 0 um.
[03/15 20:15:48   4405] #Total number of vias = 217910
[03/15 20:15:48   4405] #Total number of multi-cut vias = 143840 ( 66.0%)
[03/15 20:15:48   4405] #Total number of single cut vias = 74070 ( 34.0%)
[03/15 20:15:48   4405] #Up-Via Summary (total 217910):
[03/15 20:15:48   4405] #                   single-cut          multi-cut      Total
[03/15 20:15:48   4405] #-----------------------------------------------------------
[03/15 20:15:48   4405] #  Metal 1       68603 ( 65.8%)     35613 ( 34.2%)     104216
[03/15 20:15:48   4405] #  Metal 2        4545 (  4.9%)     88208 ( 95.1%)      92753
[03/15 20:15:48   4405] #  Metal 3         922 (  4.4%)     20019 ( 95.6%)      20941
[03/15 20:15:48   4405] #-----------------------------------------------------------
[03/15 20:15:48   4405] #                74070 ( 34.0%)    143840 ( 66.0%)     217910 
[03/15 20:15:48   4405] #
[03/15 20:15:48   4405] #Total number of DRC violations = 0
[03/15 20:15:48   4405] #Cpu time = 00:01:11
[03/15 20:15:48   4405] #Elapsed time = 00:01:11
[03/15 20:15:48   4405] #Increased memory = -43.59 (MB)
[03/15 20:15:48   4405] #Total memory = 1432.86 (MB)
[03/15 20:15:48   4405] #Peak memory = 1577.88 (MB)
[03/15 20:15:48   4405] #
[03/15 20:15:48   4405] #start routing for process antenna violation fix ...
[03/15 20:15:49   4405] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1433.95 (MB), peak = 1577.88 (MB)
[03/15 20:15:49   4405] #
[03/15 20:15:49   4405] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:15:49   4405] #Total wire length = 646230 um.
[03/15 20:15:49   4405] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M1 = 919 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M2 = 182340 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M3 = 291532 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M4 = 171439 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M5 = 0 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M6 = 0 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M7 = 0 um.
[03/15 20:15:49   4405] #Total wire length on LAYER M8 = 0 um.
[03/15 20:15:49   4405] #Total number of vias = 217910
[03/15 20:15:49   4405] #Total number of multi-cut vias = 143840 ( 66.0%)
[03/15 20:15:49   4405] #Total number of single cut vias = 74070 ( 34.0%)
[03/15 20:15:49   4405] #Up-Via Summary (total 217910):
[03/15 20:15:49   4405] #                   single-cut          multi-cut      Total
[03/15 20:15:49   4405] #-----------------------------------------------------------
[03/15 20:15:49   4405] #  Metal 1       68603 ( 65.8%)     35613 ( 34.2%)     104216
[03/15 20:15:49   4405] #  Metal 2        4545 (  4.9%)     88208 ( 95.1%)      92753
[03/15 20:15:49   4405] #  Metal 3         922 (  4.4%)     20019 ( 95.6%)      20941
[03/15 20:15:49   4405] #-----------------------------------------------------------
[03/15 20:15:49   4405] #                74070 ( 34.0%)    143840 ( 66.0%)     217910 
[03/15 20:15:49   4405] #
[03/15 20:15:49   4405] #Total number of DRC violations = 0
[03/15 20:15:49   4405] #Total number of net violated process antenna rule = 0
[03/15 20:15:49   4405] #
[03/15 20:15:51   4407] #
[03/15 20:15:51   4407] #Start Post Route wire spreading..
[03/15 20:15:51   4407] #
[03/15 20:15:51   4407] #Start data preparation for wire spreading...
[03/15 20:15:51   4407] #
[03/15 20:15:51   4407] #Data preparation is done on Sat Mar 15 20:15:51 2025
[03/15 20:15:51   4407] #
[03/15 20:15:51   4407] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.95 (MB), peak = 1577.88 (MB)
[03/15 20:15:51   4407] #
[03/15 20:15:51   4407] #Start Post Route Wire Spread.
[03/15 20:15:54   4411] #Done with 973 horizontal wires in 3 hboxes and 1344 vertical wires in 3 hboxes.
[03/15 20:15:55   4411] #Complete Post Route Wire Spread.
[03/15 20:15:55   4411] #
[03/15 20:15:55   4411] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:15:55   4411] #Total wire length = 646950 um.
[03/15 20:15:55   4411] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M1 = 919 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M5 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M6 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M7 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M8 = 0 um.
[03/15 20:15:55   4411] #Total number of vias = 217910
[03/15 20:15:55   4411] #Total number of multi-cut vias = 143840 ( 66.0%)
[03/15 20:15:55   4411] #Total number of single cut vias = 74070 ( 34.0%)
[03/15 20:15:55   4411] #Up-Via Summary (total 217910):
[03/15 20:15:55   4411] #                   single-cut          multi-cut      Total
[03/15 20:15:55   4411] #-----------------------------------------------------------
[03/15 20:15:55   4411] #  Metal 1       68603 ( 65.8%)     35613 ( 34.2%)     104216
[03/15 20:15:55   4411] #  Metal 2        4545 (  4.9%)     88208 ( 95.1%)      92753
[03/15 20:15:55   4411] #  Metal 3         922 (  4.4%)     20019 ( 95.6%)      20941
[03/15 20:15:55   4411] #-----------------------------------------------------------
[03/15 20:15:55   4411] #                74070 ( 34.0%)    143840 ( 66.0%)     217910 
[03/15 20:15:55   4411] #
[03/15 20:15:55   4411] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1481.93 (MB), peak = 1577.88 (MB)
[03/15 20:15:55   4411] #
[03/15 20:15:55   4411] #Post Route wire spread is done.
[03/15 20:15:55   4411] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:15:55   4411] #Total wire length = 646950 um.
[03/15 20:15:55   4411] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M1 = 919 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M5 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M6 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M7 = 0 um.
[03/15 20:15:55   4411] #Total wire length on LAYER M8 = 0 um.
[03/15 20:15:55   4411] #Total number of vias = 217910
[03/15 20:15:55   4411] #Total number of multi-cut vias = 143840 ( 66.0%)
[03/15 20:15:55   4411] #Total number of single cut vias = 74070 ( 34.0%)
[03/15 20:15:55   4411] #Up-Via Summary (total 217910):
[03/15 20:15:55   4411] #                   single-cut          multi-cut      Total
[03/15 20:15:55   4411] #-----------------------------------------------------------
[03/15 20:15:55   4411] #  Metal 1       68603 ( 65.8%)     35613 ( 34.2%)     104216
[03/15 20:15:55   4411] #  Metal 2        4545 (  4.9%)     88208 ( 95.1%)      92753
[03/15 20:15:55   4411] #  Metal 3         922 (  4.4%)     20019 ( 95.6%)      20941
[03/15 20:15:55   4411] #-----------------------------------------------------------
[03/15 20:15:55   4411] #                74070 ( 34.0%)    143840 ( 66.0%)     217910 
[03/15 20:15:55   4411] #
[03/15 20:15:56   4413] #
[03/15 20:15:56   4413] #Start Post Route via swapping..
[03/15 20:15:56   4413] #51.31% of area are rerouted by ECO routing.
[03/15 20:16:16   4432] #    number of violations = 0
[03/15 20:16:16   4432] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1444.02 (MB), peak = 1577.88 (MB)
[03/15 20:16:16   4433] #    number of violations = 0
[03/15 20:16:16   4433] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1444.09 (MB), peak = 1577.88 (MB)
[03/15 20:16:16   4433] #CELL_VIEW core,init has no DRC violation.
[03/15 20:16:16   4433] #Total number of DRC violations = 0
[03/15 20:16:16   4433] #Total number of net violated process antenna rule = 0
[03/15 20:16:16   4433] #Post Route via swapping is done.
[03/15 20:16:17   4433] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:16:17   4433] #Total wire length = 646950 um.
[03/15 20:16:17   4433] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M1 = 919 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M5 = 0 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M6 = 0 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M7 = 0 um.
[03/15 20:16:17   4433] #Total wire length on LAYER M8 = 0 um.
[03/15 20:16:17   4433] #Total number of vias = 217910
[03/15 20:16:17   4433] #Total number of multi-cut vias = 147748 ( 67.8%)
[03/15 20:16:17   4433] #Total number of single cut vias = 70162 ( 32.2%)
[03/15 20:16:17   4433] #Up-Via Summary (total 217910):
[03/15 20:16:17   4433] #                   single-cut          multi-cut      Total
[03/15 20:16:17   4433] #-----------------------------------------------------------
[03/15 20:16:17   4433] #  Metal 1       67577 ( 64.8%)     36639 ( 35.2%)     104216
[03/15 20:16:17   4433] #  Metal 2        2349 (  2.5%)     90404 ( 97.5%)      92753
[03/15 20:16:17   4433] #  Metal 3         236 (  1.1%)     20705 ( 98.9%)      20941
[03/15 20:16:17   4433] #-----------------------------------------------------------
[03/15 20:16:17   4433] #                70162 ( 32.2%)    147748 ( 67.8%)     217910 
[03/15 20:16:17   4433] #
[03/15 20:16:17   4433] #detailRoute Statistics:
[03/15 20:16:17   4433] #Cpu time = 00:01:40
[03/15 20:16:17   4433] #Elapsed time = 00:01:40
[03/15 20:16:17   4433] #Increased memory = -33.33 (MB)
[03/15 20:16:17   4433] #Total memory = 1443.12 (MB)
[03/15 20:16:17   4433] #Peak memory = 1577.88 (MB)
[03/15 20:16:17   4433] #Updating routing design signature
[03/15 20:16:17   4433] #Created 847 library cell signatures
[03/15 20:16:17   4433] #Created 30992 NETS and 0 SPECIALNETS signatures
[03/15 20:16:17   4433] #Created 82093 instance signatures
[03/15 20:16:17   4433] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.18 (MB), peak = 1577.88 (MB)
[03/15 20:16:17   4434] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.25 (MB), peak = 1577.88 (MB)
[03/15 20:16:18   4435] #
[03/15 20:16:18   4435] #globalDetailRoute statistics:
[03/15 20:16:18   4435] #Cpu time = 00:01:53
[03/15 20:16:18   4435] #Elapsed time = 00:01:53
[03/15 20:16:18   4435] #Increased memory = -80.78 (MB)
[03/15 20:16:18   4435] #Total memory = 1394.63 (MB)
[03/15 20:16:18   4435] #Peak memory = 1577.88 (MB)
[03/15 20:16:18   4435] #Number of warnings = 63
[03/15 20:16:18   4435] #Total number of warnings = 156
[03/15 20:16:18   4435] #Number of fails = 0
[03/15 20:16:18   4435] #Total number of fails = 0
[03/15 20:16:18   4435] #Complete globalDetailRoute on Sat Mar 15 20:16:18 2025
[03/15 20:16:18   4435] #
[03/15 20:16:18   4435] **optDesign ... cpu = 0:04:45, real = 0:04:46, mem = 1688.1M, totSessionCpu=1:13:55 **
[03/15 20:16:18   4435] -routeWithEco false                      # bool, default=false
[03/15 20:16:18   4435] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:16:18   4435] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:16:18   4435] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:16:18   4435] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:16:18   4435] Extraction called for design 'core' of instances=82092 and nets=30992 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:16:18   4435] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:16:18   4435] RC Extraction called in multi-corner(2) mode.
[03/15 20:16:18   4435] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:16:18   4435] Process corner(s) are loaded.
[03/15 20:16:18   4435]  Corner: Cmax
[03/15 20:16:18   4435]  Corner: Cmin
[03/15 20:16:18   4435] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:16:18   4435] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:16:18   4435]       RC Corner Indexes            0       1   
[03/15 20:16:18   4435] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:16:18   4435] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:16:18   4435] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:16:18   4435] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:16:18   4435] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:16:18   4435] Shrink Factor                : 1.00000
[03/15 20:16:19   4435] Initializing multi-corner capacitance tables ... 
[03/15 20:16:19   4435] Initializing multi-corner resistance tables ...
[03/15 20:16:19   4436] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1688.1M)
[03/15 20:16:19   4436] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:16:20   4436] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1737.9M)
[03/15 20:16:20   4437] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1737.9M)
[03/15 20:16:20   4437] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1737.9M)
[03/15 20:16:20   4437] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1737.9M)
[03/15 20:16:21   4437] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1737.9M)
[03/15 20:16:21   4438] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1741.9M)
[03/15 20:16:22   4438] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 1741.9M)
[03/15 20:16:23   4440] Extracted 80.0004% (CPU Time= 0:00:04.2  MEM= 1741.9M)
[03/15 20:16:23   4440] Extracted 90.0003% (CPU Time= 0:00:04.6  MEM= 1741.9M)
[03/15 20:16:24   4441] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1741.9M)
[03/15 20:16:24   4441] Number of Extracted Resistors     : 580926
[03/15 20:16:24   4441] Number of Extracted Ground Cap.   : 576966
[03/15 20:16:24   4441] Number of Extracted Coupling Cap. : 1029056
[03/15 20:16:24   4441] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:16:24   4441] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:16:24   4441]  Corner: Cmax
[03/15 20:16:24   4441]  Corner: Cmin
[03/15 20:16:24   4441] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1721.9M)
[03/15 20:16:24   4441] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:16:25   4442] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:16:25   4442] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1721.887M)
[03/15 20:16:25   4442] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:16:25   4442] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1721.887M)
[03/15 20:16:25   4442] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1721.887M)
[03/15 20:16:25   4442] **optDesign ... cpu = 0:04:52, real = 0:04:53, mem = 1685.1M, totSessionCpu=1:14:02 **
[03/15 20:16:25   4442] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:16:25   4442] Begin IPO call back ...
[03/15 20:16:25   4442] End IPO call back ...
[03/15 20:16:25   4442] #################################################################################
[03/15 20:16:25   4442] # Design Stage: PostRoute
[03/15 20:16:25   4442] # Design Name: core
[03/15 20:16:25   4442] # Design Mode: 65nm
[03/15 20:16:25   4442] # Analysis Mode: MMMC OCV 
[03/15 20:16:25   4442] # Parasitics Mode: SPEF/RCDB
[03/15 20:16:25   4442] # Signoff Settings: SI On 
[03/15 20:16:25   4442] #################################################################################
[03/15 20:16:26   4443] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:16:26   4443] Setting infinite Tws ...
[03/15 20:16:26   4443] First Iteration Infinite Tw... 
[03/15 20:16:26   4443] Calculate early delays in OCV mode...
[03/15 20:16:26   4443] Calculate late delays in OCV mode...
[03/15 20:16:26   4443] Topological Sorting (CPU = 0:00:00.1, MEM = 1697.0M, InitMEM = 1692.6M)
[03/15 20:16:26   4443] Initializing multi-corner capacitance tables ... 
[03/15 20:16:27   4443] Initializing multi-corner resistance tables ...
[03/15 20:16:27   4444] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:16:27   4444] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1713.7M)
[03/15 20:16:27   4444] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:16:35   4452] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:16:36   4452] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 20:16:36   4452] End delay calculation. (MEM=1780.48 CPU=0:00:08.4 REAL=0:00:09.0)
[03/15 20:16:36   4452] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:16:36   4452] *** CDM Built up (cpu=0:00:10.5  real=0:00:11.0  mem= 1780.5M) ***
[03/15 20:16:37   4453] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1780.5M)
[03/15 20:16:37   4453] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:16:37   4453] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1780.5M)
[03/15 20:16:37   4453] Starting SI iteration 2
[03/15 20:16:37   4454] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:16:37   4454] Calculate early delays in OCV mode...
[03/15 20:16:37   4454] Calculate late delays in OCV mode...
[03/15 20:16:41   4458] AAE_INFO-618: Total number of nets in the design is 30992,  13.7 percent of the nets selected for SI analysis
[03/15 20:16:41   4458] End delay calculation. (MEM=1756.52 CPU=0:00:04.0 REAL=0:00:04.0)
[03/15 20:16:41   4458] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1756.5M) ***
[03/15 20:16:43   4459] *** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=1:14:20 mem=1756.5M)
[03/15 20:16:43   4459] **optDesign ... cpu = 0:05:10, real = 0:05:11, mem = 1687.3M, totSessionCpu=1:14:20 **
[03/15 20:16:43   4460] *** Timing NOT met, worst failing slack is -0.569
[03/15 20:16:43   4460] *** Check timing (0:00:00.1)
[03/15 20:16:43   4460] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 20:16:43   4460] Info: 230 clock nets excluded from IPO operation.
[03/15 20:16:43   4460] PhyDesignGrid: maxLocalDensity 1.00
[03/15 20:16:43   4460] #spOpts: N=65 mergeVia=F 
[03/15 20:16:45   4462] *info: 230 clock nets excluded
[03/15 20:16:45   4462] *info: 2 special nets excluded.
[03/15 20:16:45   4462] *info: 150 no-driver nets excluded.
[03/15 20:16:47   4464] ** GigaOpt Optimizer WNS Slack -0.569 TNS Slack -466.523 Density 98.19
[03/15 20:16:47   4464] Optimizer TNS Opt
[03/15 20:16:47   4464] Active Path Group: reg2reg  
[03/15 20:16:47   4464] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:16:47   4464] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:16:47   4464] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:16:47   4464] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:00.0| 1887.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 20:16:48   4465] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:01.0| 1887.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 20:16:48   4465] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:00.0| 1887.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 20:16:48   4465] |        |         |        |         |          |            |        |          |         | _reg_3_/E                                          |
[03/15 20:16:49   4465] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:01.0| 1887.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_7_/D    |
[03/15 20:16:49   4466] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:00.0| 1887.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 20:16:49   4466] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:16:49   4466] 
[03/15 20:16:49   4466] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1887.4M) ***
[03/15 20:16:49   4466] Checking setup slack degradation ...
[03/15 20:16:49   4466] 
[03/15 20:16:49   4466] Recovery Manager:
[03/15 20:16:49   4466]   Low  Effort WNS Jump: 0.000 (REF: -0.592, TGT: -0.569, Threshold: 0.150) - Skip
[03/15 20:16:49   4466]   High Effort WNS Jump: 0.030 (REF: -0.422, TGT: -0.452, Threshold: 0.075) - Skip
[03/15 20:16:49   4466]   Low  Effort TNS Jump: 0.000 (REF: -473.935, TGT: -466.523, Threshold: 47.394) - Skip
[03/15 20:16:49   4466]   High Effort TNS Jump: 0.000 (REF: -420.648, TGT: -413.935, Threshold: 42.065) - Skip
[03/15 20:16:49   4466] 
[03/15 20:16:49   4466] 
[03/15 20:16:49   4466] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1887.4M) ***
[03/15 20:16:49   4466] 
[03/15 20:16:49   4466] *** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1887.4M) ***
[03/15 20:16:49   4466] End: GigaOpt Optimization in post-eco TNS mode
[03/15 20:16:49   4466] Running setup recovery post routing.
[03/15 20:16:49   4466] **optDesign ... cpu = 0:05:17, real = 0:05:17, mem = 1748.6M, totSessionCpu=1:14:27 **
[03/15 20:16:50   4467]   Timing Snapshot: (TGT)
[03/15 20:16:50   4467]      Weighted WNS: -0.463
[03/15 20:16:50   4467]       All  PG WNS: -0.569
[03/15 20:16:50   4467]       High PG WNS: -0.452
[03/15 20:16:50   4467]       All  PG TNS: -466.523
[03/15 20:16:50   4467]       High PG TNS: -413.935
[03/15 20:16:50   4467]          Tran DRV: 0
[03/15 20:16:50   4467]           Cap DRV: 0
[03/15 20:16:50   4467]        Fanout DRV: 0
[03/15 20:16:50   4467]            Glitch: 0
[03/15 20:16:50   4467]    Category Slack: { [L, -0.569] [H, -0.452] }
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] Checking setup slack degradation ...
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] Recovery Manager:
[03/15 20:16:50   4467]   Low  Effort WNS Jump: 0.000 (REF: -0.592, TGT: -0.569, Threshold: 0.150) - Skip
[03/15 20:16:50   4467]   High Effort WNS Jump: 0.030 (REF: -0.422, TGT: -0.452, Threshold: 0.075) - Skip
[03/15 20:16:50   4467]   Low  Effort TNS Jump: 0.000 (REF: -473.935, TGT: -466.523, Threshold: 47.394) - Skip
[03/15 20:16:50   4467]   High Effort TNS Jump: 0.000 (REF: -420.648, TGT: -413.935, Threshold: 42.065) - Skip
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] Checking DRV degradation...
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] Recovery Manager:
[03/15 20:16:50   4467]     Tran DRV degradation : 0 (0 -> 0)
[03/15 20:16:50   4467]      Cap DRV degradation : 0 (0 -> 0)
[03/15 20:16:50   4467]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 20:16:50   4467]       Glitch degradation : 0 (0 -> 0)
[03/15 20:16:50   4467]   DRV Recovery (Margin: 100) - Skip
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 20:16:50   4467] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1748.58M, totSessionCpu=1:14:28 .
[03/15 20:16:50   4467] **optDesign ... cpu = 0:05:18, real = 0:05:18, mem = 1748.6M, totSessionCpu=1:14:28 **
[03/15 20:16:50   4467] 
[03/15 20:16:50   4467] Latch borrow mode reset to max_borrow
[03/15 20:16:51   4468] <optDesign CMD> Restore Using all VT Cells
[03/15 20:16:51   4468] Reported timing to dir ./timingReports
[03/15 20:16:51   4468] **optDesign ... cpu = 0:05:19, real = 0:05:19, mem = 1748.6M, totSessionCpu=1:14:29 **
[03/15 20:16:51   4468] Begin: glitch net info
[03/15 20:16:51   4468] glitch slack range: number of glitch nets
[03/15 20:16:51   4468] glitch slack < -0.32 : 0
[03/15 20:16:51   4468] -0.32 < glitch slack < -0.28 : 0
[03/15 20:16:51   4468] -0.28 < glitch slack < -0.24 : 0
[03/15 20:16:51   4468] -0.24 < glitch slack < -0.2 : 0
[03/15 20:16:51   4468] -0.2 < glitch slack < -0.16 : 0
[03/15 20:16:51   4468] -0.16 < glitch slack < -0.12 : 0
[03/15 20:16:51   4468] -0.12 < glitch slack < -0.08 : 0
[03/15 20:16:51   4468] -0.08 < glitch slack < -0.04 : 0
[03/15 20:16:51   4468] -0.04 < glitch slack : 0
[03/15 20:16:51   4468] End: glitch net info
[03/15 20:16:51   4468] ** Profile ** Start :  cpu=0:00:00.0, mem=1805.8M
[03/15 20:16:52   4468] ** Profile ** Other data :  cpu=0:00:00.2, mem=1805.8M
[03/15 20:16:52   4468] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:16:52   4468]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:16:52   4468] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:16:52   4468] Begin IPO call back ...
[03/15 20:16:52   4468] End IPO call back ...
[03/15 20:16:52   4468] #################################################################################
[03/15 20:16:52   4468] # Design Stage: PostRoute
[03/15 20:16:52   4468] # Design Name: core
[03/15 20:16:52   4468] # Design Mode: 65nm
[03/15 20:16:52   4468] # Analysis Mode: MMMC OCV 
[03/15 20:16:52   4468] # Parasitics Mode: SPEF/RCDB
[03/15 20:16:52   4468] # Signoff Settings: SI On 
[03/15 20:16:52   4468] #################################################################################
[03/15 20:16:52   4468] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:16:52   4468] Setting infinite Tws ...
[03/15 20:16:52   4468] First Iteration Infinite Tw... 
[03/15 20:16:52   4468] Calculate late delays in OCV mode...
[03/15 20:16:52   4468] Calculate early delays in OCV mode...
[03/15 20:16:52   4468] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/15 20:16:52   4468] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 20:16:52   4468] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:16:52   4468] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/15 20:16:52   4468] End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:08.0)
[03/15 20:16:52   4468] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:16:52   4468] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 0.0M) ***
[03/15 20:16:52   4468] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 20:16:52   4468] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:16:52   4468] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/15 20:16:52   4468] Starting SI iteration 2
[03/15 20:16:52   4468] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:16:52   4468] Calculate late delays in OCV mode...
[03/15 20:16:52   4468] Calculate early delays in OCV mode...
[03/15 20:16:52   4468] AAE_INFO-618: Total number of nets in the design is 30992,  1.7 percent of the nets selected for SI analysis
[03/15 20:16:52   4468] End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[03/15 20:16:52   4468] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/15 20:16:52   4468] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:53.6 mem=0.0M)
[03/15 20:16:52   4468] ** Profile ** Overall slacks :  cpu=-1:0-3:0-5.-1, mem=0.0M
[03/15 20:16:52   4468] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/15 20:17:06   4482]  
_______________________________________________________________________
[03/15 20:17:06   4482] ** Profile ** Overall slacks :  cpu=0:00:13.3, mem=1805.8M
[03/15 20:17:07   4483] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1750.6M
[03/15 20:17:08   4483] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1750.6M
[03/15 20:17:08   4483] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.144  | -0.144  |  0.000  |
|           TNS (ns):| -13.178 | -13.178 |  0.000  |
|    Violating Paths:|   345   |   345   |    0    |
|          All Paths:|  6326   |  6326   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1750.6M
[03/15 20:17:08   4483] *** Final Summary (holdfix) CPU=0:00:15.2, REAL=0:00:17.0, MEM=1750.6M
[03/15 20:17:08   4483] **optDesign ... cpu = 0:05:34, real = 0:05:36, mem = 1748.6M, totSessionCpu=1:14:44 **
[03/15 20:17:08   4483]  ReSet Options after AAE Based Opt flow 
[03/15 20:17:08   4484] *** Finished optDesign ***
[03/15 20:17:08   4484] 
[03/15 20:17:08   4484] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:37 real=  0:05:39)
[03/15 20:17:08   4484] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 20:17:08   4484] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.7 real=0:00:13.5)
[03/15 20:17:08   4484] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:17:08   4484] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.1 real=0:00:26.5)
[03/15 20:17:08   4484] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.2 real=0:00:06.1)
[03/15 20:17:08   4484] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.9 real=0:00:04.8)
[03/15 20:17:08   4484] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:20.7 real=0:00:20.8)
[03/15 20:17:08   4484] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:33.9 real=0:00:34.0)
[03/15 20:17:08   4484] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:20.0 real=0:00:21.4)
[03/15 20:17:08   4484] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[03/15 20:17:08   4484] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:53 real=  0:01:53)
[03/15 20:17:08   4484] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.8 real=0:00:17.7)
[03/15 20:17:08   4484] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[03/15 20:17:08   4484] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/15 20:17:08   4484] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:17:08   4484] Info: pop threads available for lower-level modules during optimization.
[03/15 20:17:08   4484] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 20:17:08   4484] <CMD> optDesign -postRoute -drv
[03/15 20:17:08   4484] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 20:17:08   4484] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 20:17:08   4484] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:17:08   4484] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:17:08   4484] -setupDynamicPowerViewAsDefaultView false
[03/15 20:17:08   4484]                                            # bool, default=false, private
[03/15 20:17:08   4484] #spOpts: N=65 mergeVia=F 
[03/15 20:17:08   4484] Core basic site is core
[03/15 20:17:08   4484] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:17:08   4484] #spOpts: N=65 mergeVia=F 
[03/15 20:17:09   4484] GigaOpt running with 1 threads.
[03/15 20:17:09   4484] Info: 1 threads available for lower-level modules during optimization.
[03/15 20:17:09   4484] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 20:17:09   4484] 	Cell FILL1_LL, site bcore.
[03/15 20:17:09   4484] 	Cell FILL_NW_HH, site bcore.
[03/15 20:17:09   4484] 	Cell FILL_NW_LL, site bcore.
[03/15 20:17:09   4484] 	Cell GFILL, site gacore.
[03/15 20:17:09   4484] 	Cell GFILL10, site gacore.
[03/15 20:17:09   4484] 	Cell GFILL2, site gacore.
[03/15 20:17:09   4484] 	Cell GFILL3, site gacore.
[03/15 20:17:09   4484] 	Cell GFILL4, site gacore.
[03/15 20:17:09   4484] 	Cell LVLLHCD1, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHCD2, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHCD4, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHCD8, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHD1, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHD2, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHD4, site bcore.
[03/15 20:17:09   4484] 	Cell LVLLHD8, site bcore.
[03/15 20:17:09   4484] .
[03/15 20:17:10   4485] Effort level <high> specified for reg2reg path_group
[03/15 20:17:11   4487] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1727.6M, totSessionCpu=1:14:47 **
[03/15 20:17:11   4487] #Created 847 library cell signatures
[03/15 20:17:11   4487] #Created 30992 NETS and 0 SPECIALNETS signatures
[03/15 20:17:11   4487] #Created 82093 instance signatures
[03/15 20:17:11   4487] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.24 (MB), peak = 1577.88 (MB)
[03/15 20:17:11   4487] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.24 (MB), peak = 1577.88 (MB)
[03/15 20:17:11   4487] #spOpts: N=65 
[03/15 20:17:12   4487] Begin checking placement ... (start mem=1727.6M, init mem=1727.6M)
[03/15 20:17:12   4488] *info: Placed = 82092          (Fixed = 83)
[03/15 20:17:12   4488] *info: Unplaced = 0           
[03/15 20:17:12   4488] Placement Density:98.19%(205517/209306)
[03/15 20:17:12   4488] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1727.6M)
[03/15 20:17:12   4488]  Initial DC engine is -> aae
[03/15 20:17:12   4488]  
[03/15 20:17:12   4488]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 20:17:12   4488]  
[03/15 20:17:12   4488]  
[03/15 20:17:12   4488]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 20:17:12   4488]  
[03/15 20:17:12   4488] Reset EOS DB
[03/15 20:17:12   4488] Ignoring AAE DB Resetting ...
[03/15 20:17:12   4488]  Set Options for AAE Based Opt flow 
[03/15 20:17:12   4488] *** optDesign -postRoute ***
[03/15 20:17:12   4488] DRC Margin: user margin 0.0; extra margin 0
[03/15 20:17:12   4488] Setup Target Slack: user slack 0
[03/15 20:17:12   4488] Hold Target Slack: user slack 0
[03/15 20:17:12   4488] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 20:17:12   4488] Include MVT Delays for Hold Opt
[03/15 20:17:12   4488] ** INFO : this run is activating 'postRoute' automaton
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488] Type 'man IMPOPT-3663' for more detail.
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488] Power view               = WC_VIEW
[03/15 20:17:12   4488] Number of VT partitions  = 2
[03/15 20:17:12   4488] Standard cells in design = 811
[03/15 20:17:12   4488] Instances in design      = 28898
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488] Instance distribution across the VT partitions:
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488]  LVT : inst = 13849 (47.9%), cells = 335 (41%)
[03/15 20:17:12   4488]    Lib tcbn65gpluswc        : inst = 13849 (47.9%)
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488]  HVT : inst = 15049 (52.1%), cells = 457 (56%)
[03/15 20:17:12   4488]    Lib tcbn65gpluswc        : inst = 15049 (52.1%)
[03/15 20:17:12   4488] 
[03/15 20:17:12   4488] Reporting took 0 sec
[03/15 20:17:12   4488] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:17:12   4488] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:17:12   4488] Extraction called for design 'core' of instances=82092 and nets=30992 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:17:12   4488] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:17:12   4488] RC Extraction called in multi-corner(2) mode.
[03/15 20:17:12   4488] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:17:13   4488] Process corner(s) are loaded.
[03/15 20:17:13   4488]  Corner: Cmax
[03/15 20:17:13   4488]  Corner: Cmin
[03/15 20:17:13   4488] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:17:13   4488] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:17:13   4488]       RC Corner Indexes            0       1   
[03/15 20:17:13   4488] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:17:13   4488] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:17:13   4488] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:13   4488] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:13   4488] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:13   4488] Shrink Factor                : 1.00000
[03/15 20:17:13   4489] Initializing multi-corner capacitance tables ... 
[03/15 20:17:13   4489] Initializing multi-corner resistance tables ...
[03/15 20:17:14   4489] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1717.6M)
[03/15 20:17:14   4490] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:17:14   4490] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1767.4M)
[03/15 20:17:14   4490] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1767.4M)
[03/15 20:17:15   4490] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1767.4M)
[03/15 20:17:15   4491] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1767.4M)
[03/15 20:17:15   4491] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1767.4M)
[03/15 20:17:15   4491] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1771.4M)
[03/15 20:17:16   4492] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 1771.4M)
[03/15 20:17:17   4493] Extracted 80.0004% (CPU Time= 0:00:04.2  MEM= 1771.4M)
[03/15 20:17:18   4493] Extracted 90.0003% (CPU Time= 0:00:04.5  MEM= 1771.4M)
[03/15 20:17:18   4494] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1771.4M)
[03/15 20:17:19   4494] Number of Extracted Resistors     : 580926
[03/15 20:17:19   4494] Number of Extracted Ground Cap.   : 576966
[03/15 20:17:19   4494] Number of Extracted Coupling Cap. : 1029056
[03/15 20:17:19   4494] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:17:19   4494] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:17:19   4494]  Corner: Cmax
[03/15 20:17:19   4494]  Corner: Cmin
[03/15 20:17:19   4495] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1751.4M)
[03/15 20:17:19   4495] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:17:19   4495] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:17:19   4495] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1751.371M)
[03/15 20:17:19   4495] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:17:19   4495] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1751.371M)
[03/15 20:17:19   4495] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1751.371M)
[03/15 20:17:20   4495] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:17:20   4495] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1728.6M)
[03/15 20:17:20   4496] Initializing multi-corner capacitance tables ... 
[03/15 20:17:20   4496] Initializing multi-corner resistance tables ...
[03/15 20:17:21   4497] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:17:21   4497] Begin IPO call back ...
[03/15 20:17:21   4497] End IPO call back ...
[03/15 20:17:21   4497] #################################################################################
[03/15 20:17:21   4497] # Design Stage: PostRoute
[03/15 20:17:21   4497] # Design Name: core
[03/15 20:17:21   4497] # Design Mode: 65nm
[03/15 20:17:21   4497] # Analysis Mode: MMMC OCV 
[03/15 20:17:21   4497] # Parasitics Mode: SPEF/RCDB
[03/15 20:17:21   4497] # Signoff Settings: SI On 
[03/15 20:17:21   4497] #################################################################################
[03/15 20:17:22   4497] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:17:22   4497] Setting infinite Tws ...
[03/15 20:17:22   4497] First Iteration Infinite Tw... 
[03/15 20:17:22   4497] Calculate early delays in OCV mode...
[03/15 20:17:22   4497] Calculate late delays in OCV mode...
[03/15 20:17:22   4498] Topological Sorting (CPU = 0:00:00.1, MEM = 1726.6M, InitMEM = 1726.6M)
[03/15 20:17:30   4506] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:17:30   4506] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:17:30   4506] End delay calculation. (MEM=1805.48 CPU=0:00:08.2 REAL=0:00:08.0)
[03/15 20:17:30   4506] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:17:30   4506] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1805.5M) ***
[03/15 20:17:31   4507] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1805.5M)
[03/15 20:17:31   4507] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:17:31   4507] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1805.5M)
[03/15 20:17:31   4507] Starting SI iteration 2
[03/15 20:17:32   4507] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:17:32   4507] Calculate early delays in OCV mode...
[03/15 20:17:32   4507] Calculate late delays in OCV mode...
[03/15 20:17:36   4512] AAE_INFO-618: Total number of nets in the design is 30992,  13.7 percent of the nets selected for SI analysis
[03/15 20:17:36   4512] End delay calculation. (MEM=1781.53 CPU=0:00:04.0 REAL=0:00:04.0)
[03/15 20:17:36   4512] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1781.5M) ***
[03/15 20:17:37   4513] *** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=1:15:13 mem=1781.5M)
[03/15 20:17:37   4513] ** Profile ** Start :  cpu=0:00:00.0, mem=1781.5M
[03/15 20:17:37   4513] ** Profile ** Other data :  cpu=0:00:00.1, mem=1781.5M
[03/15 20:17:37   4513] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1781.5M
[03/15 20:17:38   4514] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1781.5M
[03/15 20:17:38   4514] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1781.5M
[03/15 20:17:38   4514] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1686.0M, totSessionCpu=1:15:15 **
[03/15 20:17:39   4514] Setting latch borrow mode to budget during optimization.
[03/15 20:17:40   4516] Glitch fixing enabled
[03/15 20:17:40   4516] <optDesign CMD> fixdrv  all VT Cells
[03/15 20:17:40   4516] Leakage Power Opt: re-selecting buf/inv list 
[03/15 20:17:40   4516] Summary for sequential cells idenfication: 
[03/15 20:17:40   4516] Identified SBFF number: 199
[03/15 20:17:40   4516] Identified MBFF number: 0
[03/15 20:17:40   4516] Not identified SBFF number: 0
[03/15 20:17:40   4516] Not identified MBFF number: 0
[03/15 20:17:40   4516] Number of sequential cells which are not FFs: 104
[03/15 20:17:40   4516] 
[03/15 20:17:40   4516] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:17:40   4516] optDesignOneStep: Leakage Power Flow
[03/15 20:17:40   4516] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:17:40   4516] **INFO: Start fixing DRV (Mem = 1750.80M) ...
[03/15 20:17:40   4516] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/15 20:17:40   4516] **INFO: Start fixing DRV iteration 1 ...
[03/15 20:17:40   4516] Begin: GigaOpt DRV Optimization
[03/15 20:17:40   4516] Glitch fixing enabled
[03/15 20:17:40   4516] Info: 230 clock nets excluded from IPO operation.
[03/15 20:17:40   4516] Summary for sequential cells idenfication: 
[03/15 20:17:40   4516] Identified SBFF number: 199
[03/15 20:17:40   4516] Identified MBFF number: 0
[03/15 20:17:40   4516] Not identified SBFF number: 0
[03/15 20:17:40   4516] Not identified MBFF number: 0
[03/15 20:17:40   4516] Number of sequential cells which are not FFs: 104
[03/15 20:17:40   4516] 
[03/15 20:17:40   4516] DRV pessimism of 5.00% is used.
[03/15 20:17:40   4516] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:17:40   4516] #spOpts: N=65 mergeVia=F 
[03/15 20:17:44   4520] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:17:44   4520] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/15 20:17:44   4520] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:17:44   4520] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/15 20:17:44   4520] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:17:44   4520] DEBUG: @coeDRVCandCache::init.
[03/15 20:17:44   4520] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:17:44   4520] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  98.19  |            |           |
[03/15 20:17:44   4520] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 20:17:45   4521] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  98.19  |   0:00:00.0|    1955.4M|
[03/15 20:17:45   4521] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 20:17:45   4521] 
[03/15 20:17:45   4521] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1955.4M) ***
[03/15 20:17:45   4521] 
[03/15 20:17:45   4521] Begin: glitch net info
[03/15 20:17:45   4521] glitch slack range: number of glitch nets
[03/15 20:17:45   4521] glitch slack < -0.32 : 0
[03/15 20:17:45   4521] -0.32 < glitch slack < -0.28 : 0
[03/15 20:17:45   4521] -0.28 < glitch slack < -0.24 : 0
[03/15 20:17:45   4521] -0.24 < glitch slack < -0.2 : 0
[03/15 20:17:45   4521] -0.2 < glitch slack < -0.16 : 0
[03/15 20:17:45   4521] -0.16 < glitch slack < -0.12 : 0
[03/15 20:17:45   4521] -0.12 < glitch slack < -0.08 : 0
[03/15 20:17:45   4521] -0.08 < glitch slack < -0.04 : 0
[03/15 20:17:45   4521] -0.04 < glitch slack : 0
[03/15 20:17:45   4521] End: glitch net info
[03/15 20:17:45   4521] DEBUG: @coeDRVCandCache::cleanup.
[03/15 20:17:45   4521] drv optimizer changes nothing and skips refinePlace
[03/15 20:17:45   4521] End: GigaOpt DRV Optimization
[03/15 20:17:45   4521] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1821.8M, totSessionCpu=1:15:21 **
[03/15 20:17:45   4521] *info:
[03/15 20:17:45   4521] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1821.85M).
[03/15 20:17:45   4521] Leakage Power Opt: resetting the buf/inv selection
[03/15 20:17:45   4521] ** Profile ** Start :  cpu=0:00:00.0, mem=1821.8M
[03/15 20:17:45   4521] ** Profile ** Other data :  cpu=0:00:00.1, mem=1821.8M
[03/15 20:17:45   4521] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1831.9M
[03/15 20:17:46   4522] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1831.9M
[03/15 20:17:46   4522] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1821.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1831.9M
[03/15 20:17:46   4522] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1821.8M, totSessionCpu=1:15:23 **
[03/15 20:17:47   4523]   Timing Snapshot: (REF)
[03/15 20:17:47   4523]      Weighted WNS: 0.000
[03/15 20:17:47   4523]       All  PG WNS: 0.000
[03/15 20:17:47   4523]       High PG WNS: 0.000
[03/15 20:17:47   4523]       All  PG TNS: 0.000
[03/15 20:17:47   4523]       High PG TNS: 0.000
[03/15 20:17:47   4523]          Tran DRV: 0
[03/15 20:17:47   4523]           Cap DRV: 0
[03/15 20:17:47   4523]        Fanout DRV: 0
[03/15 20:17:47   4523]            Glitch: 0
[03/15 20:17:47   4523]   Timing Snapshot: (REF)
[03/15 20:17:47   4523]      Weighted WNS: -0.463
[03/15 20:17:47   4523]       All  PG WNS: -0.569
[03/15 20:17:47   4523]       High PG WNS: -0.452
[03/15 20:17:47   4523]       All  PG TNS: -466.523
[03/15 20:17:47   4523]       High PG TNS: -413.935
[03/15 20:17:47   4523]          Tran DRV: 0
[03/15 20:17:47   4523]           Cap DRV: 0
[03/15 20:17:47   4523]        Fanout DRV: 0
[03/15 20:17:47   4523]            Glitch: 0
[03/15 20:17:47   4523]    Category Slack: { [L, -0.569] [H, -0.452] }
[03/15 20:17:47   4523] 
[03/15 20:17:47   4523] ** Profile ** Start :  cpu=0:00:00.0, mem=1793.2M
[03/15 20:17:47   4523] ** Profile ** Other data :  cpu=0:00:00.1, mem=1793.2M
[03/15 20:17:47   4524] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1793.2M
[03/15 20:17:48   4525] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1793.2M
[03/15 20:17:48   4525] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1793.2M
[03/15 20:17:48   4525] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1755.1M, totSessionCpu=1:15:25 **
[03/15 20:17:48   4525] -routeWithEco false                      # bool, default=false
[03/15 20:17:48   4525] -routeWithEco true                       # bool, default=false, user setting
[03/15 20:17:48   4525] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:17:48   4525] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:17:48   4525] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 20:17:48   4525] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:17:48   4525] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 20:17:48   4525] 
[03/15 20:17:48   4525] globalDetailRoute
[03/15 20:17:48   4525] 
[03/15 20:17:48   4525] #setNanoRouteMode -drouteAutoStop true
[03/15 20:17:48   4525] #setNanoRouteMode -drouteFixAntenna true
[03/15 20:17:48   4525] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 20:17:48   4525] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 20:17:48   4525] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 20:17:48   4525] #setNanoRouteMode -routeWithEco true
[03/15 20:17:48   4525] #setNanoRouteMode -routeWithSiDriven false
[03/15 20:17:48   4525] #setNanoRouteMode -routeWithTimingDriven false
[03/15 20:17:48   4525] #Start globalDetailRoute on Sat Mar 15 20:17:48 2025
[03/15 20:17:48   4525] #
[03/15 20:17:49   4525] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:17:49   4525] ### Net info: total nets: 30992
[03/15 20:17:49   4525] ### Net info: dirty nets: 0
[03/15 20:17:49   4525] ### Net info: marked as disconnected nets: 0
[03/15 20:17:50   4526] ### Net info: fully routed nets: 30840
[03/15 20:17:50   4526] ### Net info: trivial (single pin) nets: 0
[03/15 20:17:50   4526] ### Net info: unrouted nets: 152
[03/15 20:17:50   4526] ### Net info: re-extraction nets: 0
[03/15 20:17:50   4526] ### Net info: ignored nets: 0
[03/15 20:17:50   4526] ### Net info: skip routing nets: 0
[03/15 20:17:50   4526] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 20:17:50   4526] #Loading the last recorded routing design signature
[03/15 20:17:51   4527] #No placement changes detected since last routing
[03/15 20:17:51   4527] #Start routing data preparation.
[03/15 20:17:51   4527] #Minimum voltage of a net in the design = 0.000.
[03/15 20:17:51   4527] #Maximum voltage of a net in the design = 1.100.
[03/15 20:17:51   4527] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 20:17:51   4527] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 20:17:51   4527] #Voltage range [0.000 - 1.100] has 30990 nets.
[03/15 20:17:52   4528] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 20:17:52   4528] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:17:52   4528] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:17:52   4528] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:17:52   4528] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:17:52   4528] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:17:52   4528] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:17:52   4528] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:17:53   4529] #922/30840 = 2% of signal nets have been set as priority nets
[03/15 20:17:53   4529] #Regenerating Ggrids automatically.
[03/15 20:17:53   4529] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 20:17:53   4529] #Using automatically generated G-grids.
[03/15 20:17:53   4529] #Done routing data preparation.
[03/15 20:17:53   4529] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1451.13 (MB), peak = 1577.88 (MB)
[03/15 20:17:53   4529] #Merging special wires...
[03/15 20:17:53   4529] #Found 0 nets for post-route si or timing fixing.
[03/15 20:17:53   4529] #WARNING (NRGR-22) Design is already detail routed.
[03/15 20:17:53   4530] #Cpu time = 00:00:03
[03/15 20:17:53   4530] #Elapsed time = 00:00:03
[03/15 20:17:53   4530] #Increased memory = -1.14 (MB)
[03/15 20:17:53   4530] #Total memory = 1451.13 (MB)
[03/15 20:17:53   4530] #Peak memory = 1577.88 (MB)
[03/15 20:17:54   4530] #
[03/15 20:17:54   4530] #Start Detail Routing..
[03/15 20:17:54   4530] #start initial detail routing ...
[03/15 20:17:54   4530] #    number of violations = 0
[03/15 20:17:54   4530] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.22 (MB), peak = 1577.88 (MB)
[03/15 20:17:54   4530] #start 1st optimization iteration ...
[03/15 20:17:55   4531] #    number of violations = 0
[03/15 20:17:55   4531] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.22 (MB), peak = 1577.88 (MB)
[03/15 20:17:55   4531] #Complete Detail Routing.
[03/15 20:17:55   4531] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:17:55   4531] #Total wire length = 646950 um.
[03/15 20:17:55   4531] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M1 = 919 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M5 = 0 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M6 = 0 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M7 = 0 um.
[03/15 20:17:55   4531] #Total wire length on LAYER M8 = 0 um.
[03/15 20:17:55   4531] #Total number of vias = 217910
[03/15 20:17:55   4531] #Total number of multi-cut vias = 147748 ( 67.8%)
[03/15 20:17:55   4531] #Total number of single cut vias = 70162 ( 32.2%)
[03/15 20:17:55   4531] #Up-Via Summary (total 217910):
[03/15 20:17:55   4531] #                   single-cut          multi-cut      Total
[03/15 20:17:55   4531] #-----------------------------------------------------------
[03/15 20:17:55   4531] #  Metal 1       67577 ( 64.8%)     36639 ( 35.2%)     104216
[03/15 20:17:55   4531] #  Metal 2        2349 (  2.5%)     90404 ( 97.5%)      92753
[03/15 20:17:55   4531] #  Metal 3         236 (  1.1%)     20705 ( 98.9%)      20941
[03/15 20:17:55   4531] #-----------------------------------------------------------
[03/15 20:17:55   4531] #                70162 ( 32.2%)    147748 ( 67.8%)     217910 
[03/15 20:17:55   4531] #
[03/15 20:17:55   4531] #Total number of DRC violations = 0
[03/15 20:17:55   4531] #Cpu time = 00:00:02
[03/15 20:17:55   4531] #Elapsed time = 00:00:02
[03/15 20:17:55   4531] #Increased memory = 0.36 (MB)
[03/15 20:17:55   4531] #Total memory = 1451.48 (MB)
[03/15 20:17:55   4531] #Peak memory = 1577.88 (MB)
[03/15 20:17:55   4531] #
[03/15 20:17:55   4531] #start routing for process antenna violation fix ...
[03/15 20:17:56   4532] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1452.45 (MB), peak = 1577.88 (MB)
[03/15 20:17:56   4532] #
[03/15 20:17:56   4532] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:17:56   4532] #Total wire length = 646950 um.
[03/15 20:17:56   4532] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M1 = 919 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M5 = 0 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M6 = 0 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M7 = 0 um.
[03/15 20:17:56   4532] #Total wire length on LAYER M8 = 0 um.
[03/15 20:17:56   4532] #Total number of vias = 217910
[03/15 20:17:56   4532] #Total number of multi-cut vias = 147748 ( 67.8%)
[03/15 20:17:56   4532] #Total number of single cut vias = 70162 ( 32.2%)
[03/15 20:17:56   4532] #Up-Via Summary (total 217910):
[03/15 20:17:56   4532] #                   single-cut          multi-cut      Total
[03/15 20:17:56   4532] #-----------------------------------------------------------
[03/15 20:17:56   4532] #  Metal 1       67577 ( 64.8%)     36639 ( 35.2%)     104216
[03/15 20:17:56   4532] #  Metal 2        2349 (  2.5%)     90404 ( 97.5%)      92753
[03/15 20:17:56   4532] #  Metal 3         236 (  1.1%)     20705 ( 98.9%)      20941
[03/15 20:17:56   4532] #-----------------------------------------------------------
[03/15 20:17:56   4532] #                70162 ( 32.2%)    147748 ( 67.8%)     217910 
[03/15 20:17:56   4532] #
[03/15 20:17:56   4532] #Total number of DRC violations = 0
[03/15 20:17:56   4532] #Total number of net violated process antenna rule = 0
[03/15 20:17:56   4532] #
[03/15 20:17:57   4534] #
[03/15 20:17:57   4534] #Start Post Route via swapping..
[03/15 20:17:57   4534] #0.00% of area are rerouted by ECO routing.
[03/15 20:17:58   4534] #    number of violations = 0
[03/15 20:17:58   4534] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.31 (MB), peak = 1577.88 (MB)
[03/15 20:17:58   4534] #    number of violations = 0
[03/15 20:17:58   4534] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.46 (MB), peak = 1577.88 (MB)
[03/15 20:17:58   4534] #CELL_VIEW core,init has no DRC violation.
[03/15 20:17:58   4534] #Total number of DRC violations = 0
[03/15 20:17:58   4534] #Total number of net violated process antenna rule = 0
[03/15 20:17:58   4534] #No via is swapped.
[03/15 20:17:58   4534] #Post Route via swapping is done.
[03/15 20:17:58   4534] #Total number of nets with non-default rule or having extra spacing = 245
[03/15 20:17:58   4534] #Total wire length = 646950 um.
[03/15 20:17:58   4534] #Total half perimeter of net bounding box = 549413 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M1 = 919 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M2 = 182507 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M3 = 291832 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M4 = 171692 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M5 = 0 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M6 = 0 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M7 = 0 um.
[03/15 20:17:58   4534] #Total wire length on LAYER M8 = 0 um.
[03/15 20:17:58   4534] #Total number of vias = 217910
[03/15 20:17:58   4534] #Total number of multi-cut vias = 147748 ( 67.8%)
[03/15 20:17:58   4534] #Total number of single cut vias = 70162 ( 32.2%)
[03/15 20:17:58   4534] #Up-Via Summary (total 217910):
[03/15 20:17:58   4534] #                   single-cut          multi-cut      Total
[03/15 20:17:58   4534] #-----------------------------------------------------------
[03/15 20:17:58   4534] #  Metal 1       67577 ( 64.8%)     36639 ( 35.2%)     104216
[03/15 20:17:58   4534] #  Metal 2        2349 (  2.5%)     90404 ( 97.5%)      92753
[03/15 20:17:58   4534] #  Metal 3         236 (  1.1%)     20705 ( 98.9%)      20941
[03/15 20:17:58   4534] #-----------------------------------------------------------
[03/15 20:17:58   4534] #                70162 ( 32.2%)    147748 ( 67.8%)     217910 
[03/15 20:17:58   4534] #
[03/15 20:17:58   4534] #detailRoute Statistics:
[03/15 20:17:58   4534] #Cpu time = 00:00:04
[03/15 20:17:58   4534] #Elapsed time = 00:00:04
[03/15 20:17:58   4534] #Increased memory = 5.37 (MB)
[03/15 20:17:58   4534] #Total memory = 1456.50 (MB)
[03/15 20:17:58   4534] #Peak memory = 1577.88 (MB)
[03/15 20:17:58   4534] #Updating routing design signature
[03/15 20:17:58   4534] #Created 847 library cell signatures
[03/15 20:17:58   4534] #Created 30992 NETS and 0 SPECIALNETS signatures
[03/15 20:17:58   4534] #Created 82093 instance signatures
[03/15 20:17:58   4534] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.86 (MB), peak = 1577.88 (MB)
[03/15 20:17:58   4534] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1464.95 (MB), peak = 1577.88 (MB)
[03/15 20:17:59   4535] #
[03/15 20:17:59   4535] #globalDetailRoute statistics:
[03/15 20:17:59   4535] #Cpu time = 00:00:11
[03/15 20:17:59   4535] #Elapsed time = 00:00:10
[03/15 20:17:59   4535] #Increased memory = -46.64 (MB)
[03/15 20:17:59   4535] #Total memory = 1441.69 (MB)
[03/15 20:17:59   4535] #Peak memory = 1577.88 (MB)
[03/15 20:17:59   4535] #Number of warnings = 1
[03/15 20:17:59   4535] #Total number of warnings = 157
[03/15 20:17:59   4535] #Number of fails = 0
[03/15 20:17:59   4535] #Total number of fails = 0
[03/15 20:17:59   4535] #Complete globalDetailRoute on Sat Mar 15 20:17:59 2025
[03/15 20:17:59   4535] #
[03/15 20:17:59   4535] **optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1753.1M, totSessionCpu=1:15:36 **
[03/15 20:17:59   4535] -routeWithEco false                      # bool, default=false
[03/15 20:17:59   4535] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:17:59   4535] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:17:59   4535] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:17:59   4535] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:17:59   4535] Extraction called for design 'core' of instances=82092 and nets=30992 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:17:59   4535] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:17:59   4535] RC Extraction called in multi-corner(2) mode.
[03/15 20:17:59   4535] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:17:59   4535] Process corner(s) are loaded.
[03/15 20:17:59   4535]  Corner: Cmax
[03/15 20:17:59   4535]  Corner: Cmin
[03/15 20:17:59   4535] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:17:59   4535] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:17:59   4535]       RC Corner Indexes            0       1   
[03/15 20:17:59   4535] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:17:59   4535] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:17:59   4535] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:59   4535] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:59   4535] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:17:59   4535] Shrink Factor                : 1.00000
[03/15 20:18:00   4536] Initializing multi-corner capacitance tables ... 
[03/15 20:18:00   4536] Initializing multi-corner resistance tables ...
[03/15 20:18:00   4536] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1753.1M)
[03/15 20:18:00   4536] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:18:01   4537] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1794.9M)
[03/15 20:18:01   4537] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1794.9M)
[03/15 20:18:01   4537] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1794.9M)
[03/15 20:18:01   4538] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1794.9M)
[03/15 20:18:01   4538] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1794.9M)
[03/15 20:18:02   4538] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1798.9M)
[03/15 20:18:02   4539] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 1798.9M)
[03/15 20:18:04   4540] Extracted 80.0004% (CPU Time= 0:00:04.2  MEM= 1798.9M)
[03/15 20:18:04   4540] Extracted 90.0003% (CPU Time= 0:00:04.5  MEM= 1798.9M)
[03/15 20:18:05   4541] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1798.9M)
[03/15 20:18:05   4541] Number of Extracted Resistors     : 580926
[03/15 20:18:05   4541] Number of Extracted Ground Cap.   : 576966
[03/15 20:18:05   4541] Number of Extracted Coupling Cap. : 1029056
[03/15 20:18:05   4541] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:05   4541] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:18:05   4541]  Corner: Cmax
[03/15 20:18:05   4541]  Corner: Cmin
[03/15 20:18:05   4542] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1786.9M)
[03/15 20:18:05   4542] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:18:05   4542] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:18:06   4542] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1786.879M)
[03/15 20:18:06   4542] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:06   4542] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1786.879M)
[03/15 20:18:06   4542] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1786.879M)
[03/15 20:18:06   4542] **optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 1716.8M, totSessionCpu=1:15:43 **
[03/15 20:18:06   4542] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:18:06   4542] Begin IPO call back ...
[03/15 20:18:06   4543] End IPO call back ...
[03/15 20:18:06   4543] #################################################################################
[03/15 20:18:06   4543] # Design Stage: PostRoute
[03/15 20:18:06   4543] # Design Name: core
[03/15 20:18:06   4543] # Design Mode: 65nm
[03/15 20:18:06   4543] # Analysis Mode: MMMC OCV 
[03/15 20:18:06   4543] # Parasitics Mode: SPEF/RCDB
[03/15 20:18:06   4543] # Signoff Settings: SI On 
[03/15 20:18:06   4543] #################################################################################
[03/15 20:18:07   4544] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:18:07   4544] Setting infinite Tws ...
[03/15 20:18:07   4544] First Iteration Infinite Tw... 
[03/15 20:18:07   4544] Calculate early delays in OCV mode...
[03/15 20:18:07   4544] Calculate late delays in OCV mode...
[03/15 20:18:07   4544] Topological Sorting (CPU = 0:00:00.1, MEM = 1728.7M, InitMEM = 1724.3M)
[03/15 20:18:07   4544] Initializing multi-corner capacitance tables ... 
[03/15 20:18:08   4544] Initializing multi-corner resistance tables ...
[03/15 20:18:08   4544] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:08   4544] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1745.4M)
[03/15 20:18:08   4544] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:18:17   4553] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:18:17   4553] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:18:17   4553] End delay calculation. (MEM=1812.2 CPU=0:00:08.7 REAL=0:00:09.0)
[03/15 20:18:17   4553] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:18:17   4553] *** CDM Built up (cpu=0:00:10.6  real=0:00:11.0  mem= 1812.2M) ***
[03/15 20:18:18   4554] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1812.2M)
[03/15 20:18:18   4554] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:18:18   4554] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1812.2M)
[03/15 20:18:18   4554] Starting SI iteration 2
[03/15 20:18:18   4554] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:18:18   4554] Calculate early delays in OCV mode...
[03/15 20:18:18   4554] Calculate late delays in OCV mode...
[03/15 20:18:22   4558] AAE_INFO-618: Total number of nets in the design is 30992,  13.7 percent of the nets selected for SI analysis
[03/15 20:18:22   4558] End delay calculation. (MEM=1788.24 CPU=0:00:03.9 REAL=0:00:04.0)
[03/15 20:18:22   4558] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1788.2M) ***
[03/15 20:18:24   4560] *** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=1:16:01 mem=1788.2M)
[03/15 20:18:24   4560] **optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1719.0M, totSessionCpu=1:16:01 **
[03/15 20:18:24   4560] Latch borrow mode reset to max_borrow
[03/15 20:18:25   4561] <optDesign CMD> Restore Using all VT Cells
[03/15 20:18:25   4561] Reported timing to dir ./timingReports
[03/15 20:18:25   4561] **optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1719.0M, totSessionCpu=1:16:02 **
[03/15 20:18:25   4561] Begin: glitch net info
[03/15 20:18:25   4561] glitch slack range: number of glitch nets
[03/15 20:18:25   4561] glitch slack < -0.32 : 0
[03/15 20:18:25   4561] -0.32 < glitch slack < -0.28 : 0
[03/15 20:18:25   4561] -0.28 < glitch slack < -0.24 : 0
[03/15 20:18:25   4561] -0.24 < glitch slack < -0.2 : 0
[03/15 20:18:25   4561] -0.2 < glitch slack < -0.16 : 0
[03/15 20:18:25   4561] -0.16 < glitch slack < -0.12 : 0
[03/15 20:18:25   4561] -0.12 < glitch slack < -0.08 : 0
[03/15 20:18:25   4561] -0.08 < glitch slack < -0.04 : 0
[03/15 20:18:25   4561] -0.04 < glitch slack : 0
[03/15 20:18:25   4561] End: glitch net info
[03/15 20:18:25   4561] ** Profile ** Start :  cpu=0:00:00.0, mem=1776.3M
[03/15 20:18:25   4562] ** Profile ** Other data :  cpu=0:00:00.1, mem=1776.3M
[03/15 20:18:25   4562] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1776.3M
[03/15 20:18:27   4563] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1721.1M
[03/15 20:18:28   4564] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1721.1M
[03/15 20:18:28   4564] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1721.1M
[03/15 20:18:28   4564] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1719.0M, totSessionCpu=1:16:05 **
[03/15 20:18:28   4564]  ReSet Options after AAE Based Opt flow 
[03/15 20:18:28   4564] *** Finished optDesign ***
[03/15 20:18:28   4564] 
[03/15 20:18:28   4564] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:23 real=  0:01:22)
[03/15 20:18:28   4564] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 20:18:28   4564] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.7 real=0:00:14.5)
[03/15 20:18:28   4564] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:18:28   4564] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:20.3 real=0:00:20.2)
[03/15 20:18:28   4564] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.0 real=0:00:06.9)
[03/15 20:18:28   4564] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[03/15 20:18:28   4564] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:10.6 real=0:00:10.4)
[03/15 20:18:28   4564] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.8 real=0:00:17.7)
[03/15 20:18:28   4564] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:18:28   4564] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/15 20:18:28   4564] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:18:28   4564] Info: pop threads available for lower-level modules during optimization.
[03/15 20:18:28   4564] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 20:18:28   4564] <CMD> optDesign -postRoute -inc
[03/15 20:18:28   4564] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 20:18:28   4564] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 20:18:28   4564] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:18:28   4564] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:18:28   4564] -setupDynamicPowerViewAsDefaultView false
[03/15 20:18:28   4564]                                            # bool, default=false, private
[03/15 20:18:28   4564] #spOpts: N=65 mergeVia=F 
[03/15 20:18:28   4564] Core basic site is core
[03/15 20:18:28   4564] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 20:18:28   4565] #spOpts: N=65 mergeVia=F 
[03/15 20:18:28   4565] GigaOpt running with 1 threads.
[03/15 20:18:28   4565] Info: 1 threads available for lower-level modules during optimization.
[03/15 20:18:28   4565] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/15 20:18:28   4565] 	Cell FILL1_LL, site bcore.
[03/15 20:18:28   4565] 	Cell FILL_NW_HH, site bcore.
[03/15 20:18:28   4565] 	Cell FILL_NW_LL, site bcore.
[03/15 20:18:28   4565] 	Cell GFILL, site gacore.
[03/15 20:18:28   4565] 	Cell GFILL10, site gacore.
[03/15 20:18:28   4565] 	Cell GFILL2, site gacore.
[03/15 20:18:28   4565] 	Cell GFILL3, site gacore.
[03/15 20:18:28   4565] 	Cell GFILL4, site gacore.
[03/15 20:18:28   4565] 	Cell LVLLHCD1, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHCD2, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHCD4, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHCD8, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHD1, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHD2, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHD4, site bcore.
[03/15 20:18:28   4565] 	Cell LVLLHD8, site bcore.
[03/15 20:18:28   4565] .
[03/15 20:18:29   4566] Effort level <high> specified for reg2reg path_group
[03/15 20:18:31   4567] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1712.0M, totSessionCpu=1:16:08 **
[03/15 20:18:31   4567] **INFO: DRVs not fixed with -incr option
[03/15 20:18:31   4567] #Created 847 library cell signatures
[03/15 20:18:31   4567] #Created 30992 NETS and 0 SPECIALNETS signatures
[03/15 20:18:31   4568] #Created 82093 instance signatures
[03/15 20:18:31   4568] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.36 (MB), peak = 1577.88 (MB)
[03/15 20:18:31   4568] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.36 (MB), peak = 1577.88 (MB)
[03/15 20:18:31   4568] #spOpts: N=65 
[03/15 20:18:31   4568] Begin checking placement ... (start mem=1712.0M, init mem=1712.0M)
[03/15 20:18:32   4568] *info: Placed = 82092          (Fixed = 83)
[03/15 20:18:32   4568] *info: Unplaced = 0           
[03/15 20:18:32   4568] Placement Density:98.19%(205517/209306)
[03/15 20:18:32   4568] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1712.0M)
[03/15 20:18:32   4568]  Initial DC engine is -> aae
[03/15 20:18:32   4568]  
[03/15 20:18:32   4568]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 20:18:32   4568]  
[03/15 20:18:32   4568]  
[03/15 20:18:32   4568]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 20:18:32   4568]  
[03/15 20:18:32   4568] Reset EOS DB
[03/15 20:18:32   4568] Ignoring AAE DB Resetting ...
[03/15 20:18:32   4568]  Set Options for AAE Based Opt flow 
[03/15 20:18:32   4568] *** optDesign -postRoute ***
[03/15 20:18:32   4568] DRC Margin: user margin 0.0; extra margin 0
[03/15 20:18:32   4568] Setup Target Slack: user slack 0
[03/15 20:18:32   4568] Hold Target Slack: user slack 0
[03/15 20:18:32   4568] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 20:18:32   4568] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/15 20:18:32   4568] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/15 20:18:32   4568] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/15 20:18:32   4568] -setupDynamicPowerViewAsDefaultView false
[03/15 20:18:32   4568]                                            # bool, default=false, private
[03/15 20:18:32   4569] Include MVT Delays for Hold Opt
[03/15 20:18:32   4569] ** INFO : this run is activating 'postRoute' automaton
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569] Type 'man IMPOPT-3663' for more detail.
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569] Power view               = WC_VIEW
[03/15 20:18:32   4569] Number of VT partitions  = 2
[03/15 20:18:32   4569] Standard cells in design = 811
[03/15 20:18:32   4569] Instances in design      = 28898
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569] Instance distribution across the VT partitions:
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569]  LVT : inst = 13849 (47.9%), cells = 335 (41%)
[03/15 20:18:32   4569]    Lib tcbn65gpluswc        : inst = 13849 (47.9%)
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569]  HVT : inst = 15049 (52.1%), cells = 457 (56%)
[03/15 20:18:32   4569]    Lib tcbn65gpluswc        : inst = 15049 (52.1%)
[03/15 20:18:32   4569] 
[03/15 20:18:32   4569] Reporting took 0 sec
[03/15 20:18:32   4569] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:18:32   4569] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:18:32   4569] Extraction called for design 'core' of instances=82092 and nets=30992 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:18:32   4569] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:18:32   4569] RC Extraction called in multi-corner(2) mode.
[03/15 20:18:32   4569] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:18:32   4569] Process corner(s) are loaded.
[03/15 20:18:32   4569]  Corner: Cmax
[03/15 20:18:32   4569]  Corner: Cmin
[03/15 20:18:32   4569] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:18:32   4569] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:18:32   4569]       RC Corner Indexes            0       1   
[03/15 20:18:32   4569] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:18:32   4569] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:18:32   4569] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:18:32   4569] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:18:32   4569] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:18:32   4569] Shrink Factor                : 1.00000
[03/15 20:18:33   4570] Initializing multi-corner capacitance tables ... 
[03/15 20:18:33   4570] Initializing multi-corner resistance tables ...
[03/15 20:18:33   4570] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1702.0M)
[03/15 20:18:34   4570] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:18:34   4571] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1767.9M)
[03/15 20:18:34   4571] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1767.9M)
[03/15 20:18:34   4571] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1767.9M)
[03/15 20:18:35   4571] Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1767.9M)
[03/15 20:18:35   4571] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1767.9M)
[03/15 20:18:35   4572] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1771.9M)
[03/15 20:18:36   4572] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 1771.9M)
[03/15 20:18:37   4574] Extracted 80.0004% (CPU Time= 0:00:04.2  MEM= 1771.9M)
[03/15 20:18:37   4574] Extracted 90.0003% (CPU Time= 0:00:04.6  MEM= 1771.9M)
[03/15 20:18:38   4575] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1771.9M)
[03/15 20:18:38   4575] Number of Extracted Resistors     : 580926
[03/15 20:18:38   4575] Number of Extracted Ground Cap.   : 576966
[03/15 20:18:38   4575] Number of Extracted Coupling Cap. : 1029056
[03/15 20:18:38   4575] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:38   4575] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:18:38   4575]  Corner: Cmax
[03/15 20:18:38   4575]  Corner: Cmin
[03/15 20:18:38   4575] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1751.8M)
[03/15 20:18:38   4575] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:18:39   4576] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30840 times net's RC data read were performed.
[03/15 20:18:39   4576] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1751.840M)
[03/15 20:18:39   4576] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:39   4576] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1751.840M)
[03/15 20:18:39   4576] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 1751.840M)
[03/15 20:18:39   4576] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:18:39   4576] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1729.1M)
[03/15 20:18:39   4576] Initializing multi-corner capacitance tables ... 
[03/15 20:18:40   4576] Initializing multi-corner resistance tables ...
[03/15 20:18:41   4577] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:18:41   4577] Begin IPO call back ...
[03/15 20:18:41   4578] End IPO call back ...
[03/15 20:18:41   4578] #################################################################################
[03/15 20:18:41   4578] # Design Stage: PostRoute
[03/15 20:18:41   4578] # Design Name: core
[03/15 20:18:41   4578] # Design Mode: 65nm
[03/15 20:18:41   4578] # Analysis Mode: MMMC OCV 
[03/15 20:18:41   4578] # Parasitics Mode: SPEF/RCDB
[03/15 20:18:41   4578] # Signoff Settings: SI On 
[03/15 20:18:41   4578] #################################################################################
[03/15 20:18:41   4578] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:18:41   4578] Setting infinite Tws ...
[03/15 20:18:41   4578] First Iteration Infinite Tw... 
[03/15 20:18:41   4578] Calculate early delays in OCV mode...
[03/15 20:18:41   4578] Calculate late delays in OCV mode...
[03/15 20:18:41   4578] Topological Sorting (CPU = 0:00:00.1, MEM = 1727.1M, InitMEM = 1727.1M)
[03/15 20:18:50   4586] AAE_INFO-618: Total number of nets in the design is 30992,  99.6 percent of the nets selected for SI analysis
[03/15 20:18:50   4587] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:18:50   4587] End delay calculation. (MEM=1810.55 CPU=0:00:08.1 REAL=0:00:08.0)
[03/15 20:18:50   4587] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:18:50   4587] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1810.6M) ***
[03/15 20:18:51   4588] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1810.6M)
[03/15 20:18:51   4588] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:18:51   4588] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1810.6M)
[03/15 20:18:51   4588] 
[03/15 20:18:51   4588] Executing IPO callback for view pruning ..
[03/15 20:18:51   4588] Starting SI iteration 2
[03/15 20:18:51   4588] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:18:51   4588] Calculate early delays in OCV mode...
[03/15 20:18:51   4588] Calculate late delays in OCV mode...
[03/15 20:18:56   4592] AAE_INFO-618: Total number of nets in the design is 30992,  13.7 percent of the nets selected for SI analysis
[03/15 20:18:56   4592] End delay calculation. (MEM=1786.6 CPU=0:00:04.3 REAL=0:00:05.0)
[03/15 20:18:56   4592] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1786.6M) ***
[03/15 20:18:57   4593] *** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=1:16:34 mem=1786.6M)
[03/15 20:18:57   4594] ** Profile ** Start :  cpu=0:00:00.0, mem=1786.6M
[03/15 20:18:57   4594] ** Profile ** Other data :  cpu=0:00:00.1, mem=1786.6M
[03/15 20:18:57   4594] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1786.6M
[03/15 20:18:58   4595] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1786.6M
[03/15 20:18:58   4595] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.569  | -0.452  | -0.569  |
|           TNS (ns):|-466.527 |-413.939 | -52.588 |
|    Violating Paths:|  2172   |  2012   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.680%
       (98.190% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1786.6M
[03/15 20:18:58   4595] **optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1685.4M, totSessionCpu=1:16:36 **
[03/15 20:18:58   4595] Setting latch borrow mode to budget during optimization.
[03/15 20:19:00   4597] *** Timing NOT met, worst failing slack is -0.569
[03/15 20:19:00   4597] *** Check timing (0:00:00.0)
[03/15 20:19:00   4597] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:19:00   4597] optDesignOneStep: Leakage Power Flow
[03/15 20:19:00   4597] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:19:00   4597] Begin: GigaOpt Optimization in WNS mode
[03/15 20:19:00   4597] Info: 230 clock nets excluded from IPO operation.
[03/15 20:19:00   4597] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:19:00   4597] #spOpts: N=65 mergeVia=F 
[03/15 20:19:05   4601] *info: 230 clock nets excluded
[03/15 20:19:05   4601] *info: 2 special nets excluded.
[03/15 20:19:05   4601] *info: 150 no-driver nets excluded.
[03/15 20:19:06   4603] ** GigaOpt Optimizer WNS Slack -0.569 TNS Slack -466.523 Density 98.19
[03/15 20:19:06   4603] Optimizer WNS Pass 0
[03/15 20:19:06   4603] Active Path Group: reg2reg  
[03/15 20:19:07   4603] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:07   4603] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:19:07   4603] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:07   4603] |  -0.452|   -0.569|-413.935| -466.523|    98.19%|   0:00:01.0| 1889.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 20:19:07   4604] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:12   4609] skewClock has sized FE_USKC3065_CTS_210 (CKBD12)
[03/15 20:19:12   4609] skewClock has sized CTS_ccl_BUF_clk_G0_L2_18 (CKBD3)
[03/15 20:19:12   4609] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3204_CTS_215 (CKND2)
[03/15 20:19:12   4609] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3205_CTS_215 (CKND2)
[03/15 20:19:12   4609] skewClock has inserted FE_USKC3206_CTS_220 (CKBD4)
[03/15 20:19:12   4609] skewClock has inserted FE_USKC3207_CTS_211 (CKND3)
[03/15 20:19:12   4609] skewClock has inserted FE_USKC3208_CTS_211 (CKND3)
[03/15 20:19:12   4609] skewClock sized 2 and inserted 5 insts
[03/15 20:19:14   4611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:14   4611] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:19:14   4611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:15   4612] |  -0.412|   -0.574|-416.689| -471.057|    98.19%|   0:00:08.0| 1907.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:19:16   4613] |  -0.412|   -0.574|-416.543| -470.910|    98.19%|   0:00:01.0| 1907.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/15 20:19:17   4613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:21   4618] skewClock has sized CTS_ccl_BUF_clk_G0_L4_23 (CKBD12)
[03/15 20:19:21   4618] skewClock has inserted FE_USKC3212_CTS_206 (CKND3)
[03/15 20:19:21   4618] skewClock has inserted FE_USKC3213_CTS_206 (CKND3)
[03/15 20:19:21   4618] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3214_CTS_205 (CKND2)
[03/15 20:19:21   4618] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3215_CTS_205 (CKND2)
[03/15 20:19:21   4618] skewClock sized 1 and inserted 4 insts
[03/15 20:19:22   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:22   4619] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:19:22   4619] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:22   4619] |  -0.401|   -0.574|-414.508| -470.871|    98.18%|   0:00:06.0| 1905.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:19:22   4619] |        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
[03/15 20:19:23   4620] |  -0.401|   -0.574|-414.258| -470.621|    98.19%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:19:23   4620] |        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
[03/15 20:19:24   4620] |  -0.401|   -0.574|-414.869| -471.232|    98.16%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:19:24   4620] |        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
[03/15 20:19:24   4620] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:24   4620] 
[03/15 20:19:24   4620] *** Finish Core Optimize Step (cpu=0:00:17.2 real=0:00:18.0 mem=1905.5M) ***
[03/15 20:19:24   4620] 
[03/15 20:19:24   4620] *** Finished Optimize Step Cumulative (cpu=0:00:17.3 real=0:00:18.0 mem=1905.5M) ***
[03/15 20:19:24   4620] ** GigaOpt Optimizer WNS Slack -0.574 TNS Slack -471.232 Density 98.16
[03/15 20:19:24   4620] Update Timing Windows (Threshold 0.014) ...
[03/15 20:19:24   4621] Re Calculate Delays on 27 Nets
[03/15 20:19:24   4621] 
[03/15 20:19:24   4621] *** Finish Post Route Setup Fixing (cpu=0:00:17.9 real=0:00:18.0 mem=1905.5M) ***
[03/15 20:19:24   4621] #spOpts: N=65 
[03/15 20:19:24   4621] *** Starting refinePlace (1:17:01 mem=1894.4M) ***
[03/15 20:19:24   4621] Total net bbox length = 5.140e+05 (2.400e+05 2.740e+05) (ext = 2.570e+04)
[03/15 20:19:24   4621] Starting refinePlace ...
[03/15 20:19:24   4621] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:19:24   4621] Density distribution unevenness ratio = 0.758%
[03/15 20:19:24   4621]   Spread Effort: high, post-route mode, useDDP on.
[03/15 20:19:24   4621] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1894.4MB) @(1:17:01 - 1:17:02).
[03/15 20:19:24   4621] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:19:24   4621] wireLenOptFixPriorityInst 5036 inst fixed
[03/15 20:19:25   4622] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:19:25   4622] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1894.4MB) @(1:17:02 - 1:17:02).
[03/15 20:19:25   4622] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:19:25   4622] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1894.4MB
[03/15 20:19:25   4622] Statistics of distance of Instance movement in refine placement:
[03/15 20:19:25   4622]   maximum (X+Y) =         0.00 um
[03/15 20:19:25   4622]   mean    (X+Y) =         0.00 um
[03/15 20:19:25   4622] Summary Report:
[03/15 20:19:25   4622] Instances move: 0 (out of 28831 movable)
[03/15 20:19:25   4622] Mean displacement: 0.00 um
[03/15 20:19:25   4622] Max displacement: 0.00 um 
[03/15 20:19:25   4622] Total instances moved : 0
[03/15 20:19:25   4622] Total net bbox length = 5.140e+05 (2.400e+05 2.740e+05) (ext = 2.570e+04)
[03/15 20:19:25   4622] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1894.4MB
[03/15 20:19:25   4622] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1894.4MB) @(1:17:01 - 1:17:02).
[03/15 20:19:25   4622] *** Finished refinePlace (1:17:02 mem=1894.4M) ***
[03/15 20:19:25   4622] #spOpts: N=65 
[03/15 20:19:25   4622] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:19:25   4622] Density distribution unevenness ratio = 0.756%
[03/15 20:19:25   4622] End: GigaOpt Optimization in WNS mode
[03/15 20:19:25   4622] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:19:25   4622] optDesignOneStep: Leakage Power Flow
[03/15 20:19:25   4622] **INFO: Num dontuse cells 97, Num usable cells 843
[03/15 20:19:26   4623] Begin: GigaOpt Optimization in TNS mode
[03/15 20:19:26   4623] Info: 239 clock nets excluded from IPO operation.
[03/15 20:19:26   4623] PhyDesignGrid: maxLocalDensity 0.96
[03/15 20:19:26   4623] #spOpts: N=65 
[03/15 20:19:29   4626] *info: 239 clock nets excluded
[03/15 20:19:29   4626] *info: 2 special nets excluded.
[03/15 20:19:29   4626] *info: 150 no-driver nets excluded.
[03/15 20:19:30   4627] ** GigaOpt Optimizer WNS Slack -0.574 TNS Slack -471.234 Density 98.17
[03/15 20:19:30   4627] Optimizer TNS Opt
[03/15 20:19:31   4628] Active Path Group: reg2reg  
[03/15 20:19:31   4628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:31   4628] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:19:31   4628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:31   4628] |  -0.401|   -0.574|-414.871| -471.234|    98.17%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:19:31   4628] |        |         |        |         |          |            |        |          |         | eg_47_/D                                           |
[03/15 20:19:32   4629] |  -0.397|   -0.574|-411.836| -468.199|    98.17%|   0:00:01.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:19:32   4629] |  -0.397|   -0.574|-411.529| -467.892|    98.17%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:19:33   4630] |  -0.397|   -0.574|-411.453| -467.815|    98.17%|   0:00:01.0| 1913.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:19:33   4630] |        |         |        |         |          |            |        |          |         | eg_11_/D                                           |
[03/15 20:19:33   4630] |  -0.397|   -0.574|-411.429| -467.792|    98.17%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_15_/D   |
[03/15 20:19:34   4631] |  -0.397|   -0.574|-411.399| -467.762|    98.17%|   0:00:01.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/15 20:19:35   4632] |  -0.397|   -0.574|-411.104| -467.466|    98.15%|   0:00:01.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 20:19:35   4632] |  -0.397|   -0.574|-411.088| -467.451|    98.15%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/15 20:19:35   4632] |  -0.397|   -0.574|-410.652| -467.015|    98.14%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/15 20:19:36   4633] |  -0.397|   -0.574|-410.462| -466.825|    98.14%|   0:00:01.0| 1913.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 20:19:36   4633] |  -0.397|   -0.574|-404.725| -461.088|    98.14%|   0:00:00.0| 1913.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/15 20:19:36   4633] |        |         |        |         |          |            |        |          |         | eg_8_/D                                            |
[03/15 20:19:37   4634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:48   4645] skewClock has sized psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_51 (CKBD8)
[03/15 20:19:48   4645] skewClock has sized FE_USKC3065_CTS_210 (CKBD8)
[03/15 20:19:48   4645] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3107_CTS_13 (BUFFD8)
[03/15 20:19:48   4645] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 (CKBD12)
[03/15 20:19:48   4645] skewClock has sized FE_USKC3066_CTS_201 (BUFFD8)
[03/15 20:19:48   4645] skewClock has sized FE_USKC3076_CTS_209 (CKBD12)
[03/15 20:19:48   4645] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_17 (CKBD8)
[03/15 20:19:48   4645] skewClock has sized FE_USKC3096_CTS_195 (CKBD12)
[03/15 20:19:48   4645] skewClock has inserted mac_array_instance/FE_USKC3222_CTS_43 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted mac_array_instance/FE_USKC3223_CTS_43 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3224_CTS_211 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3225_CTS_211 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3226_CTS_192 (CKBD4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3227_CTS_192 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3228_CTS_192 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted mac_array_instance/col_idx_3__mac_col_inst/FE_USKC3229_CTS_4 (CKBD8)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3230_CTS_208 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3231_CTS_208 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted ofifo_inst/FE_USKC3232_CTS_4 (CKBD3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3233_CTS_193 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3234_CTS_193 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3235_CTS_184 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3236_CTS_184 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3237_CTS_209 (BUFFD8)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3238_CTS_193 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3239_CTS_193 (CKND4)
[03/15 20:19:48   4645] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3240_CTS_14 (CKBD4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3241_CTS_181 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3242_CTS_181 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3243_CTS_181 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3244_CTS_181 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3245_CTS_196 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3246_CTS_196 (CKND3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3247_CTS_183 (BUFFD3)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3248_CTS_176 (CKBD4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3249_CTS_196 (BUFFD4)
[03/15 20:19:48   4645] skewClock has inserted FE_USKC3250_CTS_183 (CKBD3)
[03/15 20:19:48   4645] skewClock sized 8 and inserted 29 insts
[03/15 20:19:50   4647] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:50   4647] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:19:50   4647] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:19:50   4647] |  -0.397|   -0.687|-381.656| -440.665|    98.14%|   0:00:14.0| 1942.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/15 20:19:51   4648] |  -0.397|   -0.687|-381.656| -440.665|    98.14%|   0:00:01.0| 1944.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/15 20:19:51   4648] |        |         |        |         |          |            |        |          |         | eg_5_/E                                            |
[03/15 20:19:51   4648] |  -0.397|   -0.687|-381.533| -440.542|    98.14%|   0:00:00.0| 1944.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/15 20:19:51   4648] |        |         |        |         |          |            |        |          |         | eg_15_/D                                           |
[03/15 20:19:52   4649] |  -0.397|   -0.687|-381.476| -440.485|    98.14%|   0:00:01.0| 1944.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 20:19:52   4649] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/15 20:19:53   4650] |  -0.397|   -0.687|-381.438| -440.448|    98.14%|   0:00:01.0| 1944.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 20:19:53   4650] |        |         |        |         |          |            |        |          |         | _reg_13_/E                                         |
[03/15 20:19:53   4650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:20:01   4658] skewClock has sized FE_USKC3076_CTS_209 (CKBD8)
[03/15 20:20:01   4658] skewClock has sized FE_USKC3096_CTS_195 (CKBD8)
[03/15 20:20:01   4658] skewClock has inserted FE_USKC3255_CTS_193 (CKND3)
[03/15 20:20:01   4658] skewClock has inserted FE_USKC3256_CTS_193 (CKND3)
[03/15 20:20:01   4658] skewClock has inserted FE_USKC3257_CTS_196 (CKND3)
[03/15 20:20:01   4658] skewClock has inserted FE_USKC3258_CTS_196 (CKND3)
[03/15 20:20:01   4658] skewClock sized 2 and inserted 4 insts
[03/15 20:20:02   4658] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:20:02   4658] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:20:02   4658] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:20:02   4659] |  -0.397|   -0.687|-378.397| -437.407|    98.14%|   0:00:09.0| 1955.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/15 20:20:02   4659] |        |         |        |         |          |            |        |          |         | _reg_58_/E                                         |
[03/15 20:20:02   4659] |  -0.397|   -0.687|-377.863| -436.872|    98.14%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/15 20:20:02   4659] |        |         |        |         |          |            |        |          |         | _reg_34_/E                                         |
[03/15 20:20:03   4659] |  -0.397|   -0.687|-377.782| -436.792|    98.14%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/15 20:20:03   4660] |  -0.397|   -0.687|-377.651| -436.660|    98.15%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/15 20:20:03   4660] |  -0.397|   -0.687|-377.430| -436.439|    98.15%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/15 20:20:03   4660] |  -0.397|   -0.687|-376.934| -435.943|    98.15%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/15 20:20:04   4661] |  -0.397|   -0.687|-376.340| -435.349|    98.15%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
[03/15 20:20:04   4661] |  -0.397|   -0.687|-376.196| -435.206|    98.15%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
[03/15 20:20:04   4661] |  -0.397|   -0.687|-376.080| -435.089|    98.15%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/15 20:20:04   4661] |        |         |        |         |          |            |        |          |         | _reg_43_/E                                         |
[03/15 20:20:05   4662] |  -0.397|   -0.687|-375.794| -434.803|    98.15%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/15 20:20:05   4662] |        |         |        |         |          |            |        |          |         | _reg_24_/D                                         |
[03/15 20:20:05   4662] |  -0.397|   -0.687|-375.552| -434.561|    98.16%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/D   |
[03/15 20:20:06   4663] |  -0.397|   -0.687|-375.528| -434.537|    98.16%|   0:00:01.0| 1955.3M|   WC_VIEW|  reg2reg| psum_mem_instance/memory3_reg_108_/D               |
[03/15 20:20:06   4663] |  -0.397|   -0.687|-375.528| -434.537|    98.16%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_11_/D   |
[03/15 20:20:06   4663] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:20:06   4663] 
[03/15 20:20:06   4663] *** Finish Core Optimize Step (cpu=0:00:35.5 real=0:00:35.0 mem=1955.3M) ***
[03/15 20:20:06   4663] 
[03/15 20:20:06   4663] *** Finished Optimize Step Cumulative (cpu=0:00:35.6 real=0:00:35.0 mem=1955.3M) ***
[03/15 20:20:06   4663] ** GigaOpt Optimizer WNS Slack -0.687 TNS Slack -434.537 Density 98.16
[03/15 20:20:06   4663] Update Timing Windows (Threshold 0.014) ...
[03/15 20:20:06   4663] Re Calculate Delays on 42 Nets
[03/15 20:20:06   4663] 
[03/15 20:20:06   4663] *** Finish Post Route Setup Fixing (cpu=0:00:36.1 real=0:00:36.0 mem=1955.3M) ***
[03/15 20:20:07   4663] #spOpts: N=65 
[03/15 20:20:07   4664] *** Starting refinePlace (1:17:44 mem=1936.2M) ***
[03/15 20:20:07   4664] Total net bbox length = 5.151e+05 (2.405e+05 2.746e+05) (ext = 2.570e+04)
[03/15 20:20:07   4664] Starting refinePlace ...
[03/15 20:20:07   4664] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:20:07   4664] Density distribution unevenness ratio = 0.753%
[03/15 20:20:07   4664]   Spread Effort: high, post-route mode, useDDP on.
[03/15 20:20:07   4664] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1936.2MB) @(1:17:44 - 1:17:44).
[03/15 20:20:07   4664] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:20:07   4664] wireLenOptFixPriorityInst 5039 inst fixed
[03/15 20:20:07   4664] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:20:07   4664] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1936.2MB) @(1:17:44 - 1:17:45).
[03/15 20:20:07   4664] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 20:20:07   4664] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1936.2MB
[03/15 20:20:07   4664] Statistics of distance of Instance movement in refine placement:
[03/15 20:20:07   4664]   maximum (X+Y) =         0.00 um
[03/15 20:20:07   4664]   mean    (X+Y) =         0.00 um
[03/15 20:20:07   4664] Summary Report:
[03/15 20:20:07   4664] Instances move: 0 (out of 28889 movable)
[03/15 20:20:07   4664] Mean displacement: 0.00 um
[03/15 20:20:07   4664] Max displacement: 0.00 um 
[03/15 20:20:07   4664] Total instances moved : 0
[03/15 20:20:07   4664] Total net bbox length = 5.151e+05 (2.405e+05 2.746e+05) (ext = 2.570e+04)
[03/15 20:20:07   4664] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1936.2MB
[03/15 20:20:07   4664] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1936.2MB) @(1:17:44 - 1:17:45).
[03/15 20:20:07   4664] *** Finished refinePlace (1:17:45 mem=1936.2M) ***
[03/15 20:20:08   4665] #spOpts: N=65 
[03/15 20:20:08   4665] default core: bins with density >  0.75 = 92.5 % ( 625 / 676 )
[03/15 20:20:08   4665] Density distribution unevenness ratio = 0.751%
[03/15 20:20:08   4665] End: GigaOpt Optimization in TNS mode
[03/15 20:20:09   4666]   Timing Snapshot: (REF)
[03/15 20:20:09   4666]      Weighted WNS: -0.426
[03/15 20:20:09   4666]       All  PG WNS: -0.687
[03/15 20:20:09   4666]       High PG WNS: -0.397
[03/15 20:20:09   4666]       All  PG TNS: -434.538
[03/15 20:20:09   4666]       High PG TNS: -375.529
[03/15 20:20:09   4666]          Tran DRV: 0
[03/15 20:20:09   4666]           Cap DRV: 0
[03/15 20:20:09   4666]        Fanout DRV: 0
[03/15 20:20:09   4666]            Glitch: 0
[03/15 20:20:09   4666]    Category Slack: { [L, -0.687] [H, -0.397] }
[03/15 20:20:09   4666] 
[03/15 20:20:09   4666] Default Rule : ""
[03/15 20:20:09   4666] Non Default Rules :
[03/15 20:20:09   4666] Worst Slack : -0.397 ns
[03/15 20:20:09   4666] Total 0 nets layer assigned (0.6).
[03/15 20:20:09   4666] GigaOpt: setting up router preferences
[03/15 20:20:09   4666]         design wns: -0.3967
[03/15 20:20:09   4666]         slack threshold: 1.0233
[03/15 20:20:09   4667] GigaOpt: 0 nets assigned router directives
[03/15 20:20:09   4667] 
[03/15 20:20:09   4667] Start Assign Priority Nets ...
[03/15 20:20:09   4667] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 20:20:09   4667] Existing Priority Nets 0 (0.0%)
[03/15 20:20:09   4667] Total Assign Priority Nets 923 (3.0%)
[03/15 20:20:10   4667] Default Rule : ""
[03/15 20:20:10   4667] Non Default Rules :
[03/15 20:20:10   4667] Worst Slack : -0.687 ns
[03/15 20:20:10   4667] Total 0 nets layer assigned (0.3).
[03/15 20:20:10   4667] GigaOpt: setting up router preferences
[03/15 20:20:10   4667]         design wns: -0.6870
[03/15 20:20:10   4667]         slack threshold: 0.7330
[03/15 20:20:10   4667] GigaOpt: 0 nets assigned router directives
[03/15 20:20:10   4667] 
[03/15 20:20:10   4667] Start Assign Priority Nets ...
[03/15 20:20:10   4667] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/15 20:20:10   4667] Existing Priority Nets 0 (0.0%)
[03/15 20:20:10   4667] Total Assign Priority Nets 923 (3.0%)
[03/15 20:20:10   4667] ** Profile ** Start :  cpu=0:00:00.0, mem=1909.3M
[03/15 20:20:10   4667] ** Profile ** Other data :  cpu=0:00:00.1, mem=1909.3M
[03/15 20:20:10   4668] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1909.3M
[03/15 20:20:11   4669] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1909.3M
[03/15 20:20:11   4669] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.687  | -0.397  | -0.687  |
|           TNS (ns):|-434.541 |-375.532 | -59.009 |
|    Violating Paths:|  2176   |  2016   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.679%
       (98.189% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1909.3M
[03/15 20:20:11   4669] **optDesign ... cpu = 0:01:41, real = 0:01:40, mem = 1790.4M, totSessionCpu=1:17:49 **
[03/15 20:20:12   4669] -routeWithEco false                      # bool, default=false
[03/15 20:20:12   4669] -routeWithEco true                       # bool, default=false, user setting
[03/15 20:20:12   4669] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:20:12   4669] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:20:12   4669] -routeWithTimingDriven false             # bool, default=false, user setting
[03/15 20:20:12   4669] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:20:12   4669] -routeWithSiDriven false                 # bool, default=false, user setting
[03/15 20:20:12   4669] 
[03/15 20:20:12   4669] globalDetailRoute
[03/15 20:20:12   4669] 
[03/15 20:20:12   4669] #setNanoRouteMode -drouteAutoStop true
[03/15 20:20:12   4669] #setNanoRouteMode -drouteFixAntenna true
[03/15 20:20:12   4669] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/15 20:20:12   4669] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 20:20:12   4669] #setNanoRouteMode -routeTopRoutingLayer 4
[03/15 20:20:12   4669] #setNanoRouteMode -routeWithEco true
[03/15 20:20:12   4669] #setNanoRouteMode -routeWithSiDriven false
[03/15 20:20:12   4669] #setNanoRouteMode -routeWithTimingDriven false
[03/15 20:20:12   4669] #Start globalDetailRoute on Sat Mar 15 20:20:12 2025
[03/15 20:20:12   4669] #
[03/15 20:20:12   4669] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 39569 times net's RC data read were performed.
[03/15 20:20:12   4669] ### Net info: total nets: 31061
[03/15 20:20:12   4669] ### Net info: dirty nets: 123
[03/15 20:20:12   4669] ### Net info: marked as disconnected nets: 0
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3096_CTS_195 connects to NET FE_USKN3096_CTS_195 at location ( 282.100 300.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET FE_USKN3096_CTS_195 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L2_18 connects to NET FE_USKN3080_CTS_221 at location ( 259.700 258.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET FE_USKN3080_CTS_221 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC3065_CTS_210 connects to NET FE_USKN3065_CTS_210 at location ( 227.900 177.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET FE_USKN3065_CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L2_18 connects to NET CTS_222 at location ( 257.300 257.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_17 connects to NET CTS_222 at location ( 192.500 343.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_51 connects to NET CTS_211 at location ( 243.300 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3065_CTS_210 connects to NET CTS_210 at location ( 231.100 176.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3076_CTS_209 connects to NET CTS_209 at location ( 178.900 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_209 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC3096_CTS_195 connects to NET CTS_195 at location ( 285.100 300.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_195 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_23 connects to NET CTS_191 at location ( 279.300 297.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_50 at location ( 151.100 284.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10780_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5319_0 at location ( 320.100 414.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5319_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4669] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10780_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5318_0 at location ( 320.500 414.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4669] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5318_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_2__mac_col_inst/U56 connects to NET mac_array_instance/FE_OCPN2103_q_temp_71_ at location ( 173.300 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN2103_q_temp_71_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_48 at location ( 146.100 264.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_2__mac_col_inst/U51 connects to NET mac_array_instance/FE_OCPN1843_q_temp_115_ at location ( 150.900 331.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/FE_OCPN1843_q_temp_115_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_46 at location ( 143.300 284.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4370_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2438_0 at location ( 339.100 134.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2438_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST psum_mem_instance/U560 connects to NET psum_mem_instance/FE_OFN1601_n29 at location ( 217.500 117.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET psum_mem_instance/FE_OFN1601_n29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41 at location ( 143.900 277.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/15 20:20:12   4670] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:20:12   4670] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_RN_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/15 20:20:12   4670] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/15 20:20:12   4670] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:20:13   4670] ### Net info: fully routed nets: 30474
[03/15 20:20:13   4670] ### Net info: trivial (single pin) nets: 0
[03/15 20:20:13   4670] ### Net info: unrouted nets: 194
[03/15 20:20:13   4670] ### Net info: re-extraction nets: 393
[03/15 20:20:13   4670] ### Net info: ignored nets: 0
[03/15 20:20:13   4670] ### Net info: skip routing nets: 0
[03/15 20:20:13   4671] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/15 20:20:13   4671] #Loading the last recorded routing design signature
[03/15 20:20:14   4671] #Created 71 NETS and 0 SPECIALNETS new signatures
[03/15 20:20:14   4671] #Summary of the placement changes since last routing:
[03/15 20:20:14   4671] #  Number of instances added (including moved) = 85
[03/15 20:20:14   4671] #  Number of instances deleted (including moved) = 16
[03/15 20:20:14   4671] #  Number of instances resized = 126
[03/15 20:20:14   4671] #  Number of instances with same cell size swap = 2
[03/15 20:20:14   4671] #  Number of instances with pin swaps = 4
[03/15 20:20:14   4671] #  Total number of placement changes (moved instances are counted twice) = 227
[03/15 20:20:14   4671] #Start routing data preparation.
[03/15 20:20:14   4671] #Minimum voltage of a net in the design = 0.000.
[03/15 20:20:14   4671] #Maximum voltage of a net in the design = 1.100.
[03/15 20:20:14   4671] #Voltage range [0.000 - 0.000] has 1 net.
[03/15 20:20:14   4671] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 20:20:14   4671] #Voltage range [0.000 - 1.100] has 31059 nets.
[03/15 20:20:15   4672] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/15 20:20:15   4672] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:20:15   4672] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:20:15   4672] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:20:15   4672] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:20:15   4672] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/15 20:20:15   4672] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:20:15   4672] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/15 20:20:16   4673] #923/30909 = 2% of signal nets have been set as priority nets
[03/15 20:20:16   4673] #Regenerating Ggrids automatically.
[03/15 20:20:16   4673] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/15 20:20:16   4673] #Using automatically generated G-grids.
[03/15 20:20:16   4673] #Done routing data preparation.
[03/15 20:20:16   4673] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1459.77 (MB), peak = 1624.12 (MB)
[03/15 20:20:16   4673] #Merging special wires...
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 278.905 297.100 ) on M1 for NET CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.000 300.700 ) on M1 for NET CTS_195. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 177.800 178.300 ) on M1 for NET CTS_209. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 229.800 176.500 ) on M1 for NET CTS_210. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 243.450 131.195 ) on M1 for NET CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 148.200 225.000 ) on M1 for NET CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 192.650 343.595 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4673] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 257.400 257.400 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 77.555 239.500 ) on M1 for NET FE_PSN3253_mac_in_31_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 55.555 172.900 ) on M1 for NET FE_PSN3254_mac_in_11_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 328.420 162.115 ) on M1 for NET FE_PSN3265_pmem_in_126_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 162.685 138.700 ) on M1 for NET FE_PSN3267_pmem_in_28_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 169.155 54.100 ) on M1 for NET FE_PSN3268_pmem_in_27_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 259.755 257.500 ) on M1 for NET FE_PSN3273_pmem_in_79_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 239.710 181.870 ) on M1 for NET FE_USKN3054_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 228.050 176.800 ) on M1 for NET FE_USKN3065_CTS_210. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 252.330 61.305 ) on M1 for NET FE_USKN3068_CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 341.545 208.925 ) on M1 for NET FE_USKN3070_CTS_196. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 262.020 61.285 ) on M1 for NET FE_USKN3072_CTS_183. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.050 177.995 ) on M1 for NET FE_USKN3076_CTS_209. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/15 20:20:16   4674] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/15 20:20:16   4674] #To increase the message display limit, refer to the product command reference manual.
[03/15 20:20:16   4674] #
[03/15 20:20:16   4674] #Connectivity extraction summary:
[03/15 20:20:16   4674] #428 routed nets are extracted.
[03/15 20:20:16   4674] #    223 (0.72%) extracted nets are partially routed.
[03/15 20:20:16   4674] #30439 routed nets are imported.
[03/15 20:20:16   4674] #42 (0.14%) nets are without wires.
[03/15 20:20:16   4674] #152 nets are fixed|skipped|trivial (not extracted).
[03/15 20:20:16   4674] #Total number of nets = 31061.
[03/15 20:20:16   4674] #
[03/15 20:20:16   4674] #Found 0 nets for post-route si or timing fixing.
[03/15 20:20:16   4674] #Number of eco nets is 223
[03/15 20:20:16   4674] #
[03/15 20:20:16   4674] #Start data preparation...
[03/15 20:20:16   4674] #
[03/15 20:20:16   4674] #Data preparation is done on Sat Mar 15 20:20:16 2025
[03/15 20:20:16   4674] #
[03/15 20:20:16   4674] #Analyzing routing resource...
[03/15 20:20:18   4676] #Routing resource analysis is done on Sat Mar 15 20:20:18 2025
[03/15 20:20:18   4676] #
[03/15 20:20:18   4676] #  Resource Analysis:
[03/15 20:20:18   4676] #
[03/15 20:20:18   4676] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 20:20:18   4676] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 20:20:18   4676] #  --------------------------------------------------------------
[03/15 20:20:18   4676] #  Metal 1        H        2305          80       25281    92.59%
[03/15 20:20:18   4676] #  Metal 2        V        2305          84       25281     4.85%
[03/15 20:20:18   4676] #  Metal 3        H        2383           2       25281     0.14%
[03/15 20:20:18   4676] #  Metal 4        V        1977         412       25281     7.50%
[03/15 20:20:18   4676] #  --------------------------------------------------------------
[03/15 20:20:18   4676] #  Total                   8971       6.03%  101124    26.27%
[03/15 20:20:18   4676] #
[03/15 20:20:18   4676] #  288 nets (0.93%) with 1 preferred extra spacing.
[03/15 20:20:18   4676] #
[03/15 20:20:18   4676] #
[03/15 20:20:19   4676] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1460.63 (MB), peak = 1624.12 (MB)
[03/15 20:20:19   4676] #
[03/15 20:20:19   4676] #start global routing iteration 1...
[03/15 20:20:19   4676] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.71 (MB), peak = 1624.12 (MB)
[03/15 20:20:19   4676] #
[03/15 20:20:19   4676] #start global routing iteration 2...
[03/15 20:20:19   4677] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.72 (MB), peak = 1624.12 (MB)
[03/15 20:20:19   4677] #
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #Total number of trivial nets (e.g. < 2 pins) = 152 (skipped).
[03/15 20:20:20   4677] #Total number of routable nets = 30909.
[03/15 20:20:20   4677] #Total number of nets in the design = 31061.
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #265 routable nets have only global wires.
[03/15 20:20:20   4677] #30644 routable nets have only detail routed wires.
[03/15 20:20:20   4677] #74 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:20:20   4677] #214 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #Routed nets constraints summary:
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #      Default                 74             191  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #        Total                 74             191  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #Routing constraints summary of the whole design:
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #        Rules   Pref Extra Space   Unconstrained  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #      Default                288           30621  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #        Total                288           30621  
[03/15 20:20:20   4677] #------------------------------------------------
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #                 OverCon       OverCon          
[03/15 20:20:20   4677] #                  #Gcell        #Gcell    %Gcell
[03/15 20:20:20   4677] #     Layer           (1)           (2)   OverCon
[03/15 20:20:20   4677] #  ----------------------------------------------
[03/15 20:20:20   4677] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:20:20   4677] #   Metal 2     17(0.07%)      7(0.03%)   (0.10%)
[03/15 20:20:20   4677] #   Metal 3      2(0.01%)      1(0.00%)   (0.01%)
[03/15 20:20:20   4677] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/15 20:20:20   4677] #  ----------------------------------------------
[03/15 20:20:20   4677] #     Total     19(0.03%)      8(0.01%)   (0.04%)
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/15 20:20:20   4677] #  Overflow after GR: 0.01% H + 0.05% V
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #Complete Global Routing.
[03/15 20:20:20   4677] #Total number of nets with non-default rule or having extra spacing = 288
[03/15 20:20:20   4677] #Total wire length = 648257 um.
[03/15 20:20:20   4677] #Total half perimeter of net bounding box = 550841 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M1 = 918 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M2 = 182555 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M3 = 292512 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M4 = 172273 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M5 = 0 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M6 = 0 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M7 = 0 um.
[03/15 20:20:20   4677] #Total wire length on LAYER M8 = 0 um.
[03/15 20:20:20   4677] #Total number of vias = 218270
[03/15 20:20:20   4677] #Total number of multi-cut vias = 147623 ( 67.6%)
[03/15 20:20:20   4677] #Total number of single cut vias = 70647 ( 32.4%)
[03/15 20:20:20   4677] #Up-Via Summary (total 218270):
[03/15 20:20:20   4677] #                   single-cut          multi-cut      Total
[03/15 20:20:20   4677] #-----------------------------------------------------------
[03/15 20:20:20   4677] #  Metal 1       67739 ( 64.9%)     36589 ( 35.1%)     104328
[03/15 20:20:20   4677] #  Metal 2        2538 (  2.7%)     90344 ( 97.3%)      92882
[03/15 20:20:20   4677] #  Metal 3         370 (  1.8%)     20690 ( 98.2%)      21060
[03/15 20:20:20   4677] #-----------------------------------------------------------
[03/15 20:20:20   4677] #                70647 ( 32.4%)    147623 ( 67.6%)     218270 
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #Total number of involved priority nets 71
[03/15 20:20:20   4677] #Maximum src to sink distance for priority net 229.6
[03/15 20:20:20   4677] #Average of max src_to_sink distance for priority net 36.2
[03/15 20:20:20   4677] #Average of ave src_to_sink distance for priority net 29.5
[03/15 20:20:20   4677] #Max overcon = 2 tracks.
[03/15 20:20:20   4677] #Total overcon = 0.04%.
[03/15 20:20:20   4677] #Worst layer Gcell overcon rate = 0.01%.
[03/15 20:20:20   4677] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1475.77 (MB), peak = 1624.12 (MB)
[03/15 20:20:20   4677] #
[03/15 20:20:20   4677] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.82 (MB), peak = 1624.12 (MB)
[03/15 20:20:20   4677] #Start Track Assignment.
[03/15 20:20:21   4679] #Done with 119 horizontal wires in 2 hboxes and 95 vertical wires in 2 hboxes.
[03/15 20:20:23   4680] #Done with 16 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
[03/15 20:20:23   4681] #Complete Track Assignment.
[03/15 20:20:23   4681] #Total number of nets with non-default rule or having extra spacing = 288
[03/15 20:20:23   4681] #Total wire length = 648345 um.
[03/15 20:20:23   4681] #Total half perimeter of net bounding box = 550841 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M1 = 952 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M2 = 182565 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M3 = 292553 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M4 = 172275 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M5 = 0 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M6 = 0 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M7 = 0 um.
[03/15 20:20:23   4681] #Total wire length on LAYER M8 = 0 um.
[03/15 20:20:23   4681] #Total number of vias = 218263
[03/15 20:20:23   4681] #Total number of multi-cut vias = 147623 ( 67.6%)
[03/15 20:20:23   4681] #Total number of single cut vias = 70640 ( 32.4%)
[03/15 20:20:23   4681] #Up-Via Summary (total 218263):
[03/15 20:20:23   4681] #                   single-cut          multi-cut      Total
[03/15 20:20:23   4681] #-----------------------------------------------------------
[03/15 20:20:23   4681] #  Metal 1       67736 ( 64.9%)     36589 ( 35.1%)     104325
[03/15 20:20:23   4681] #  Metal 2        2535 (  2.7%)     90344 ( 97.3%)      92879
[03/15 20:20:23   4681] #  Metal 3         369 (  1.8%)     20690 ( 98.2%)      21059
[03/15 20:20:23   4681] #-----------------------------------------------------------
[03/15 20:20:23   4681] #                70640 ( 32.4%)    147623 ( 67.6%)     218263 
[03/15 20:20:23   4681] #
[03/15 20:20:23   4681] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1507.18 (MB), peak = 1624.12 (MB)
[03/15 20:20:23   4681] #
[03/15 20:20:23   4681] #Cpu time = 00:00:10
[03/15 20:20:23   4681] #Elapsed time = 00:00:10
[03/15 20:20:23   4681] #Increased memory = 46.28 (MB)
[03/15 20:20:23   4681] #Total memory = 1507.18 (MB)
[03/15 20:20:23   4681] #Peak memory = 1624.12 (MB)
[03/15 20:20:24   4681] #
[03/15 20:20:24   4681] #Start Detail Routing..
[03/15 20:20:24   4681] #start initial detail routing ...
[03/15 20:20:44   4702] # ECO: 8.7% of the total area was rechecked for DRC, and 18.8% required routing.
[03/15 20:20:44   4702] #    number of violations = 87
[03/15 20:20:44   4702] #
[03/15 20:20:44   4702] #    By Layer and Type :
[03/15 20:20:44   4702] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/15 20:20:44   4702] #	M1           21        5       10        7        5       48
[03/15 20:20:44   4702] #	M2           11        8       17        0        0       36
[03/15 20:20:44   4702] #	M3            0        0        3        0        0        3
[03/15 20:20:44   4702] #	Totals       32       13       30        7        5       87
[03/15 20:20:44   4702] #211 out of 82161 instances need to be verified(marked ipoed).
[03/15 20:20:44   4702] #9.1% of the total area is being checked for drcs
[03/15 20:20:49   4706] #9.1% of the total area was checked
[03/15 20:20:49   4706] #    number of violations = 206
[03/15 20:20:49   4706] #
[03/15 20:20:49   4706] #    By Layer and Type :
[03/15 20:20:49   4706] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/15 20:20:49   4706] #	M1           63       17       38       32        5      155
[03/15 20:20:49   4706] #	M2           11        8       27        0        0       46
[03/15 20:20:49   4706] #	M3            0        0        5        0        0        5
[03/15 20:20:49   4706] #	Totals       74       25       70       32        5      206
[03/15 20:20:49   4706] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1519.75 (MB), peak = 1624.12 (MB)
[03/15 20:20:49   4706] #start 1st optimization iteration ...
[03/15 20:20:53   4710] #    number of violations = 31
[03/15 20:20:53   4710] #
[03/15 20:20:53   4710] #    By Layer and Type :
[03/15 20:20:53   4710] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/15 20:20:53   4710] #	M1           14        2        3        6       25
[03/15 20:20:53   4710] #	M2            0        1        5        0        6
[03/15 20:20:53   4710] #	Totals       14        3        8        6       31
[03/15 20:20:53   4710] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1507.54 (MB), peak = 1624.12 (MB)
[03/15 20:20:53   4710] #start 2nd optimization iteration ...
[03/15 20:20:53   4711] #    number of violations = 25
[03/15 20:20:53   4711] #
[03/15 20:20:53   4711] #    By Layer and Type :
[03/15 20:20:53   4711] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/15 20:20:53   4711] #	M1           14        2        3        6       25
[03/15 20:20:53   4711] #	Totals       14        2        3        6       25
[03/15 20:20:53   4711] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1511.29 (MB), peak = 1624.12 (MB)
[03/15 20:20:53   4711] #start 3rd optimization iteration ...
[03/15 20:20:54   4711] #    number of violations = 2
[03/15 20:20:54   4711] #
[03/15 20:20:54   4711] #    By Layer and Type :
[03/15 20:20:54   4711] #	          Short      Mar   Totals
[03/15 20:20:54   4711] #	M1            0        0        0
[03/15 20:20:54   4711] #	M2            1        1        2
[03/15 20:20:54   4711] #	Totals        1        1        2
[03/15 20:20:54   4711] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.80 (MB), peak = 1624.12 (MB)
[03/15 20:20:54   4711] #start 4th optimization iteration ...
[03/15 20:20:54   4711] #    number of violations = 1
[03/15 20:20:54   4711] #
[03/15 20:20:54   4711] #    By Layer and Type :
[03/15 20:20:54   4711] #	         EOLSpc   Totals
[03/15 20:20:54   4711] #	M1            1        1
[03/15 20:20:54   4711] #	Totals        1        1
[03/15 20:20:54   4711] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.80 (MB), peak = 1624.12 (MB)
[03/15 20:20:54   4711] #start 5th optimization iteration ...
[03/15 20:20:54   4712] #    number of violations = 0
[03/15 20:20:54   4712] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.80 (MB), peak = 1624.12 (MB)
[03/15 20:20:54   4712] #Complete Detail Routing.
[03/15 20:20:54   4712] #Total number of nets with non-default rule or having extra spacing = 288
[03/15 20:20:54   4712] #Total wire length = 648169 um.
[03/15 20:20:54   4712] #Total half perimeter of net bounding box = 550841 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M1 = 921 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M2 = 182325 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M3 = 292527 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M4 = 172395 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M5 = 0 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M6 = 0 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M7 = 0 um.
[03/15 20:20:54   4712] #Total wire length on LAYER M8 = 0 um.
[03/15 20:20:54   4712] #Total number of vias = 218697
[03/15 20:20:54   4712] #Total number of multi-cut vias = 146841 ( 67.1%)
[03/15 20:20:54   4712] #Total number of single cut vias = 71856 ( 32.9%)
[03/15 20:20:54   4712] #Up-Via Summary (total 218697):
[03/15 20:20:54   4712] #                   single-cut          multi-cut      Total
[03/15 20:20:54   4712] #-----------------------------------------------------------
[03/15 20:20:54   4712] #  Metal 1       67973 ( 65.1%)     36393 ( 34.9%)     104366
[03/15 20:20:54   4712] #  Metal 2        3228 (  3.5%)     89864 ( 96.5%)      93092
[03/15 20:20:54   4712] #  Metal 3         655 (  3.1%)     20584 ( 96.9%)      21239
[03/15 20:20:54   4712] #-----------------------------------------------------------
[03/15 20:20:54   4712] #                71856 ( 32.9%)    146841 ( 67.1%)     218697 
[03/15 20:20:54   4712] #
[03/15 20:20:54   4712] #Total number of DRC violations = 0
[03/15 20:20:54   4712] #Cpu time = 00:00:31
[03/15 20:20:54   4712] #Elapsed time = 00:00:31
[03/15 20:20:54   4712] #Increased memory = -37.41 (MB)
[03/15 20:20:54   4712] #Total memory = 1469.77 (MB)
[03/15 20:20:54   4712] #Peak memory = 1624.12 (MB)
[03/15 20:20:55   4712] #
[03/15 20:20:55   4712] #start routing for process antenna violation fix ...
[03/15 20:20:55   4713] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1470.73 (MB), peak = 1624.12 (MB)
[03/15 20:20:55   4713] #
[03/15 20:20:55   4713] #Total number of nets with non-default rule or having extra spacing = 288
[03/15 20:20:55   4713] #Total wire length = 648169 um.
[03/15 20:20:55   4713] #Total half perimeter of net bounding box = 550841 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M1 = 921 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M2 = 182325 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M3 = 292527 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M4 = 172395 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M5 = 0 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M6 = 0 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M7 = 0 um.
[03/15 20:20:55   4713] #Total wire length on LAYER M8 = 0 um.
[03/15 20:20:55   4713] #Total number of vias = 218697
[03/15 20:20:55   4713] #Total number of multi-cut vias = 146841 ( 67.1%)
[03/15 20:20:55   4713] #Total number of single cut vias = 71856 ( 32.9%)
[03/15 20:20:55   4713] #Up-Via Summary (total 218697):
[03/15 20:20:55   4713] #                   single-cut          multi-cut      Total
[03/15 20:20:55   4713] #-----------------------------------------------------------
[03/15 20:20:55   4713] #  Metal 1       67973 ( 65.1%)     36393 ( 34.9%)     104366
[03/15 20:20:55   4713] #  Metal 2        3228 (  3.5%)     89864 ( 96.5%)      93092
[03/15 20:20:55   4713] #  Metal 3         655 (  3.1%)     20584 ( 96.9%)      21239
[03/15 20:20:55   4713] #-----------------------------------------------------------
[03/15 20:20:55   4713] #                71856 ( 32.9%)    146841 ( 67.1%)     218697 
[03/15 20:20:55   4713] #
[03/15 20:20:55   4713] #Total number of DRC violations = 0
[03/15 20:20:55   4713] #Total number of net violated process antenna rule = 0
[03/15 20:20:55   4713] #
[03/15 20:20:57   4714] #
[03/15 20:20:57   4714] #Start Post Route via swapping..
[03/15 20:20:57   4714] #21.44% of area are rerouted by ECO routing.
[03/15 20:21:07   4724] #    number of violations = 0
[03/15 20:21:07   4724] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1471.50 (MB), peak = 1624.12 (MB)
[03/15 20:21:07   4725] #    number of violations = 0
[03/15 20:21:07   4725] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1471.76 (MB), peak = 1624.12 (MB)
[03/15 20:21:07   4725] #CELL_VIEW core,init has no DRC violation.
[03/15 20:21:07   4725] #Total number of DRC violations = 0
[03/15 20:21:07   4725] #Total number of net violated process antenna rule = 0
[03/15 20:21:07   4725] #Post Route via swapping is done.
[03/15 20:21:08   4725] #Total number of nets with non-default rule or having extra spacing = 288
[03/15 20:21:08   4725] #Total wire length = 648169 um.
[03/15 20:21:08   4725] #Total half perimeter of net bounding box = 550841 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M1 = 921 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M2 = 182325 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M3 = 292527 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M4 = 172395 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M5 = 0 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M6 = 0 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M7 = 0 um.
[03/15 20:21:08   4725] #Total wire length on LAYER M8 = 0 um.
[03/15 20:21:08   4725] #Total number of vias = 218697
[03/15 20:21:08   4725] #Total number of multi-cut vias = 148438 ( 67.9%)
[03/15 20:21:08   4725] #Total number of single cut vias = 70259 ( 32.1%)
[03/15 20:21:08   4725] #Up-Via Summary (total 218697):
[03/15 20:21:08   4725] #                   single-cut          multi-cut      Total
[03/15 20:21:08   4725] #-----------------------------------------------------------
[03/15 20:21:08   4725] #  Metal 1       67637 ( 64.8%)     36729 ( 35.2%)     104366
[03/15 20:21:08   4725] #  Metal 2        2377 (  2.6%)     90715 ( 97.4%)      93092
[03/15 20:21:08   4725] #  Metal 3         245 (  1.2%)     20994 ( 98.8%)      21239
[03/15 20:21:08   4725] #-----------------------------------------------------------
[03/15 20:21:08   4725] #                70259 ( 32.1%)    148438 ( 67.9%)     218697 
[03/15 20:21:08   4725] #
[03/15 20:21:08   4725] #detailRoute Statistics:
[03/15 20:21:08   4725] #Cpu time = 00:00:44
[03/15 20:21:08   4725] #Elapsed time = 00:00:44
[03/15 20:21:08   4725] #Increased memory = -36.39 (MB)
[03/15 20:21:08   4725] #Total memory = 1470.80 (MB)
[03/15 20:21:08   4725] #Peak memory = 1624.12 (MB)
[03/15 20:21:08   4725] #Updating routing design signature
[03/15 20:21:08   4725] #Created 847 library cell signatures
[03/15 20:21:08   4725] #Created 31061 NETS and 0 SPECIALNETS signatures
[03/15 20:21:08   4725] #Created 82162 instance signatures
[03/15 20:21:08   4725] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.80 (MB), peak = 1624.12 (MB)
[03/15 20:21:08   4725] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.90 (MB), peak = 1624.12 (MB)
[03/15 20:21:09   4726] #
[03/15 20:21:09   4726] #globalDetailRoute statistics:
[03/15 20:21:09   4726] #Cpu time = 00:00:58
[03/15 20:21:09   4726] #Elapsed time = 00:00:57
[03/15 20:21:09   4726] #Increased memory = -84.77 (MB)
[03/15 20:21:09   4726] #Total memory = 1427.98 (MB)
[03/15 20:21:09   4726] #Peak memory = 1624.12 (MB)
[03/15 20:21:09   4726] #Number of warnings = 63
[03/15 20:21:09   4726] #Total number of warnings = 220
[03/15 20:21:09   4726] #Number of fails = 0
[03/15 20:21:09   4726] #Total number of fails = 0
[03/15 20:21:09   4726] #Complete globalDetailRoute on Sat Mar 15 20:21:09 2025
[03/15 20:21:09   4726] #
[03/15 20:21:09   4726] **optDesign ... cpu = 0:02:39, real = 0:02:38, mem = 1757.8M, totSessionCpu=1:18:47 **
[03/15 20:21:09   4726] -routeWithEco false                      # bool, default=false
[03/15 20:21:09   4726] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/15 20:21:09   4726] -routeWithTimingDriven true              # bool, default=false, user setting
[03/15 20:21:09   4726] -routeWithSiDriven true                  # bool, default=false, user setting
[03/15 20:21:09   4726] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:21:09   4726] Extraction called for design 'core' of instances=82161 and nets=31061 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:21:09   4726] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:21:09   4726] RC Extraction called in multi-corner(2) mode.
[03/15 20:21:09   4726] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 20:21:09   4726] Process corner(s) are loaded.
[03/15 20:21:09   4726]  Corner: Cmax
[03/15 20:21:09   4726]  Corner: Cmin
[03/15 20:21:09   4726] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200  -extended
[03/15 20:21:09   4726] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 20:21:09   4726]       RC Corner Indexes            0       1   
[03/15 20:21:09   4726] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 20:21:09   4726] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 20:21:09   4726] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 20:21:09   4726] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 20:21:09   4726] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 20:21:09   4726] Shrink Factor                : 1.00000
[03/15 20:21:10   4727] Initializing multi-corner capacitance tables ... 
[03/15 20:21:10   4727] Initializing multi-corner resistance tables ...
[03/15 20:21:10   4728] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1757.8M)
[03/15 20:21:10   4728] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for storing RC.
[03/15 20:21:11   4728] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1799.6M)
[03/15 20:21:11   4728] Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1799.6M)
[03/15 20:21:11   4729] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1799.6M)
[03/15 20:21:11   4729] Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1799.6M)
[03/15 20:21:12   4729] Extracted 50.0006% (CPU Time= 0:00:02.0  MEM= 1799.6M)
[03/15 20:21:12   4730] Extracted 60.0005% (CPU Time= 0:00:02.5  MEM= 1803.6M)
[03/15 20:21:13   4730] Extracted 70.0004% (CPU Time= 0:00:02.9  MEM= 1803.6M)
[03/15 20:21:14   4731] Extracted 80.0006% (CPU Time= 0:00:04.3  MEM= 1803.6M)
[03/15 20:21:14   4732] Extracted 90.0004% (CPU Time= 0:00:04.6  MEM= 1803.6M)
[03/15 20:21:15   4732] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1803.6M)
[03/15 20:21:15   4733] Number of Extracted Resistors     : 581733
[03/15 20:21:15   4733] Number of Extracted Ground Cap.   : 577637
[03/15 20:21:15   4733] Number of Extracted Coupling Cap. : 1031148
[03/15 20:21:15   4733] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:21:15   4733] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 20:21:15   4733]  Corner: Cmax
[03/15 20:21:15   4733]  Corner: Cmin
[03/15 20:21:15   4733] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1791.6M)
[03/15 20:21:15   4733] Creating parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 20:21:16   4733] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30909 times net's RC data read were performed.
[03/15 20:21:16   4733] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1791.590M)
[03/15 20:21:16   4733] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:21:16   4734] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1791.590M)
[03/15 20:21:16   4734] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1791.590M)
[03/15 20:21:16   4734] **optDesign ... cpu = 0:02:46, real = 0:02:45, mem = 1757.8M, totSessionCpu=1:18:54 **
[03/15 20:21:16   4734] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:21:16   4734] Begin IPO call back ...
[03/15 20:21:16   4734] End IPO call back ...
[03/15 20:21:16   4734] #################################################################################
[03/15 20:21:16   4734] # Design Stage: PostRoute
[03/15 20:21:16   4734] # Design Name: core
[03/15 20:21:16   4734] # Design Mode: 65nm
[03/15 20:21:16   4734] # Analysis Mode: MMMC OCV 
[03/15 20:21:16   4734] # Parasitics Mode: SPEF/RCDB
[03/15 20:21:16   4734] # Signoff Settings: SI On 
[03/15 20:21:16   4734] #################################################################################
[03/15 20:21:17   4735] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:21:17   4735] Setting infinite Tws ...
[03/15 20:21:17   4735] First Iteration Infinite Tw... 
[03/15 20:21:17   4735] Calculate early delays in OCV mode...
[03/15 20:21:17   4735] Calculate late delays in OCV mode...
[03/15 20:21:17   4735] Topological Sorting (CPU = 0:00:00.1, MEM = 1767.7M, InitMEM = 1763.3M)
[03/15 20:21:17   4735] Initializing multi-corner capacitance tables ... 
[03/15 20:21:18   4735] Initializing multi-corner resistance tables ...
[03/15 20:21:18   4735] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:21:18   4735] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1784.4M)
[03/15 20:21:18   4735] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:21:26   4744] AAE_INFO-618: Total number of nets in the design is 31061,  99.6 percent of the nets selected for SI analysis
[03/15 20:21:26   4744] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 20:21:26   4744] End delay calculation. (MEM=1851.19 CPU=0:00:08.2 REAL=0:00:08.0)
[03/15 20:21:26   4744] Save waveform /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.AAE_IuQmZr/.AAE_16447/waveform.data...
[03/15 20:21:26   4744] *** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1851.2M) ***
[03/15 20:21:27   4745] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1851.2M)
[03/15 20:21:27   4745] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 20:21:27   4745] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1851.2M)
[03/15 20:21:27   4745] Starting SI iteration 2
[03/15 20:21:28   4745] AAE_INFO: 1 threads acquired from CTE.
[03/15 20:21:28   4745] Calculate early delays in OCV mode...
[03/15 20:21:28   4745] Calculate late delays in OCV mode...
[03/15 20:21:32   4750] AAE_INFO-618: Total number of nets in the design is 31061,  13.6 percent of the nets selected for SI analysis
[03/15 20:21:32   4750] End delay calculation. (MEM=1827.23 CPU=0:00:04.2 REAL=0:00:04.0)
[03/15 20:21:32   4750] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1827.2M) ***
[03/15 20:21:34   4752] *** Done Building Timing Graph (cpu=0:00:18.0 real=0:00:18.0 totSessionCpu=1:19:12 mem=1827.2M)
[03/15 20:21:34   4752] **optDesign ... cpu = 0:03:04, real = 0:03:03, mem = 1760.5M, totSessionCpu=1:19:12 **
[03/15 20:21:34   4752] *** Timing NOT met, worst failing slack is -0.674
[03/15 20:21:34   4752] *** Check timing (0:00:00.0)
[03/15 20:21:34   4752] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 20:21:34   4752] Info: 272 clock nets excluded from IPO operation.
[03/15 20:21:34   4752] PhyDesignGrid: maxLocalDensity 1.00
[03/15 20:21:34   4752] #spOpts: N=65 mergeVia=F 
[03/15 20:21:37   4754] *info: 272 clock nets excluded
[03/15 20:21:37   4754] *info: 2 special nets excluded.
[03/15 20:21:37   4754] *info: 150 no-driver nets excluded.
[03/15 20:21:38   4756] ** GigaOpt Optimizer WNS Slack -0.674 TNS Slack -434.527 Density 98.19
[03/15 20:21:38   4756] Optimizer TNS Opt
[03/15 20:21:38   4756] Active Path Group: reg2reg  
[03/15 20:21:39   4756] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:21:39   4756] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 20:21:39   4756] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:21:39   4756] |  -0.396|   -0.674|-375.914| -434.527|    98.19%|   0:00:01.0| 1954.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 20:21:39   4757] |  -0.396|   -0.674|-375.914| -434.527|    98.19%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/15 20:21:39   4757] |        |         |        |         |          |            |        |          |         | eg_35_/D                                           |
[03/15 20:21:40   4757] |  -0.396|   -0.674|-375.914| -434.527|    98.19%|   0:00:01.0| 1954.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/15 20:21:40   4757] |        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
[03/15 20:21:40   4758] |  -0.396|   -0.674|-375.914| -434.527|    98.19%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
[03/15 20:21:40   4758] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/15 20:21:40   4758] |  -0.396|   -0.674|-375.914| -434.527|    98.19%|   0:00:00.0| 1954.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/D   |
[03/15 20:21:40   4758] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 20:21:40   4758] 
[03/15 20:21:40   4758] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1954.3M) ***
[03/15 20:21:41   4758] Checking setup slack degradation ...
[03/15 20:21:41   4758] 
[03/15 20:21:41   4758] Recovery Manager:
[03/15 20:21:41   4758]   Low  Effort WNS Jump: 0.000 (REF: -0.687, TGT: -0.674, Threshold: 0.150) - Skip
[03/15 20:21:41   4758]   High Effort WNS Jump: 0.000 (REF: -0.397, TGT: -0.396, Threshold: 0.075) - Skip
[03/15 20:21:41   4758]   Low  Effort TNS Jump: 0.000 (REF: -434.538, TGT: -434.527, Threshold: 43.454) - Skip
[03/15 20:21:41   4758]   High Effort TNS Jump: 0.386 (REF: -375.529, TGT: -375.914, Threshold: 37.553) - Skip
[03/15 20:21:41   4758] 
[03/15 20:21:41   4758] 
[03/15 20:21:41   4758] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:03.0 mem=1954.3M) ***
[03/15 20:21:41   4758] 
[03/15 20:21:41   4758] *** Finish Post Route Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1954.3M) ***
[03/15 20:21:41   4758] End: GigaOpt Optimization in post-eco TNS mode
[03/15 20:21:41   4759] Running setup recovery post routing.
[03/15 20:21:41   4759] **optDesign ... cpu = 0:03:11, real = 0:03:10, mem = 1817.5M, totSessionCpu=1:19:19 **
[03/15 20:21:42   4759]   Timing Snapshot: (TGT)
[03/15 20:21:42   4759]      Weighted WNS: -0.424
[03/15 20:21:42   4759]       All  PG WNS: -0.674
[03/15 20:21:42   4759]       High PG WNS: -0.396
[03/15 20:21:42   4759]       All  PG TNS: -434.527
[03/15 20:21:42   4759]       High PG TNS: -375.914
[03/15 20:21:42   4759]          Tran DRV: 0
[03/15 20:21:42   4759]           Cap DRV: 0
[03/15 20:21:42   4759]        Fanout DRV: 0
[03/15 20:21:42   4759]            Glitch: 0
[03/15 20:21:42   4759]    Category Slack: { [L, -0.674] [H, -0.396] }
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Checking setup slack degradation ...
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Recovery Manager:
[03/15 20:21:42   4759]   Low  Effort WNS Jump: 0.000 (REF: -0.687, TGT: -0.674, Threshold: 0.150) - Skip
[03/15 20:21:42   4759]   High Effort WNS Jump: 0.000 (REF: -0.397, TGT: -0.396, Threshold: 0.075) - Skip
[03/15 20:21:42   4759]   Low  Effort TNS Jump: 0.000 (REF: -434.538, TGT: -434.527, Threshold: 43.454) - Skip
[03/15 20:21:42   4759]   High Effort TNS Jump: 0.386 (REF: -375.529, TGT: -375.914, Threshold: 37.553) - Skip
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Checking DRV degradation...
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Recovery Manager:
[03/15 20:21:42   4759]     Tran DRV degradation : 0 (0 -> 0)
[03/15 20:21:42   4759]      Cap DRV degradation : 0 (0 -> 0)
[03/15 20:21:42   4759]   Fanout DRV degradation : 0 (0 -> 0)
[03/15 20:21:42   4759]       Glitch degradation : 0 (0 -> 0)
[03/15 20:21:42   4759]   DRV Recovery (Margin: 100) - Skip
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/15 20:21:42   4759] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1817.47M, totSessionCpu=1:19:20 .
[03/15 20:21:42   4759] **optDesign ... cpu = 0:03:12, real = 0:03:11, mem = 1817.5M, totSessionCpu=1:19:20 **
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] **INFO: Starting Blocking QThread with 1 CPU
[03/15 20:21:42   4759]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Power Analysis
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759]     0.00V	    VSS
[03/15 20:21:42   4759]     0.90V	    VDD
[03/15 20:21:42   4759] Begin Processing Timing Library for Power Calculation
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing Timing Library for Power Calculation
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1338.75MB/1338.75MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing Timing Window Data for Power Calculation
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1339.08MB/1339.08MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing User Attributes
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1339.12MB/1339.12MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing Signal Activity
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1340.05MB/1340.05MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Power Computation
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759]       ----------------------------------------------------------
[03/15 20:21:42   4759]       # of cell(s) missing both power/leakage table: 0
[03/15 20:21:42   4759]       # of cell(s) missing power table: 0
[03/15 20:21:42   4759]       # of cell(s) missing leakage table: 0
[03/15 20:21:42   4759]       # of MSMV cell(s) missing power_level: 0
[03/15 20:21:42   4759]       ----------------------------------------------------------
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1341.21MB/1341.21MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Begin Processing User Attributes
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1341.21MB/1341.21MB)
[03/15 20:21:42   4759] 
[03/15 20:21:42   4759] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1341.24MB/1341.24MB)
[03/15 20:21:42   4759] 
[03/15 20:21:48   4764]  
_______________________________________________________________________
[03/15 20:21:48   4764] **optDesign ... cpu = 0:03:17, real = 0:03:17, mem = 1817.5M, totSessionCpu=1:19:25 **
[03/15 20:21:48   4764] Latch borrow mode reset to max_borrow
[03/15 20:21:49   4766] <optDesign CMD> Restore Using all VT Cells
[03/15 20:21:49   4766] Reported timing to dir ./timingReports
[03/15 20:21:49   4766] **optDesign ... cpu = 0:03:18, real = 0:03:18, mem = 1817.5M, totSessionCpu=1:19:26 **
[03/15 20:21:49   4766] Begin: glitch net info
[03/15 20:21:49   4766] glitch slack range: number of glitch nets
[03/15 20:21:49   4766] glitch slack < -0.32 : 0
[03/15 20:21:49   4766] -0.32 < glitch slack < -0.28 : 0
[03/15 20:21:49   4766] -0.28 < glitch slack < -0.24 : 0
[03/15 20:21:49   4766] -0.24 < glitch slack < -0.2 : 0
[03/15 20:21:49   4766] -0.2 < glitch slack < -0.16 : 0
[03/15 20:21:49   4766] -0.16 < glitch slack < -0.12 : 0
[03/15 20:21:49   4766] -0.12 < glitch slack < -0.08 : 0
[03/15 20:21:49   4766] -0.08 < glitch slack < -0.04 : 0
[03/15 20:21:49   4766] -0.04 < glitch slack : 0
[03/15 20:21:49   4766] End: glitch net info
[03/15 20:21:49   4766] ** Profile ** Start :  cpu=0:00:00.0, mem=1874.7M
[03/15 20:21:49   4766] ** Profile ** Other data :  cpu=0:00:00.2, mem=1874.7M
[03/15 20:21:49   4766] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1874.7M
[03/15 20:21:51   4768] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1819.5M
[03/15 20:21:52   4769] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1819.5M
[03/15 20:21:52   4769] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.674  | -0.396  | -0.674  |
|           TNS (ns):|-434.532 |-375.918 | -58.613 |
|    Violating Paths:|  2171   |  2011   |   160   |
|          All Paths:|  9176   |  6326   |  6018   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.679%
       (98.189% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1819.5M
[03/15 20:21:52   4769] **optDesign ... cpu = 0:03:21, real = 0:03:21, mem = 1817.5M, totSessionCpu=1:19:29 **
[03/15 20:21:52   4769]  ReSet Options after AAE Based Opt flow 
[03/15 20:21:52   4769] *** Finished optDesign ***
[03/15 20:21:52   4769] 
[03/15 20:21:52   4769] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:27 real=  0:03:26)
[03/15 20:21:52   4769] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/15 20:21:52   4769] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.8 real=0:00:14.5)
[03/15 20:21:52   4769] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.6 real=0:00:26.6)
[03/15 20:21:52   4769] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:17.5 real=0:00:17.5)
[03/15 20:21:52   4769] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:38.1 real=0:00:38.2)
[03/15 20:21:52   4769] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/15 20:21:52   4769] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:57.7 real=0:00:57.4)
[03/15 20:21:52   4769] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.1 real=0:00:18.0)
[03/15 20:21:52   4769] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[03/15 20:21:52   4769] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:07.2 real=0:00:08.2)
[03/15 20:21:52   4769] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/15 20:21:52   4769] Info: pop threads available for lower-level modules during optimization.
[03/15 20:21:52   4769] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 20:21:52   4769] <CMD> saveDesign route.enc
[03/15 20:21:52   4769] The in-memory database contained RC information but was not saved. To save 
[03/15 20:21:52   4769] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/15 20:21:52   4769] so it should only be saved when it is really desired.
[03/15 20:21:53   4769] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/15 20:21:53   4769] Saving AAE Data ...
[03/15 20:21:53   4770] Saving scheduling_file.cts.16447 in route.enc.dat/scheduling_file.cts
[03/15 20:21:53   4770] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/15 20:21:53   4770] Saving mode setting ...
[03/15 20:21:53   4770] Saving global file ...
[03/15 20:21:53   4770] Saving floorplan file ...
[03/15 20:21:54   4770] Saving Drc markers ...
[03/15 20:21:54   4770] ... No Drc file written since there is no markers found.
[03/15 20:21:54   4770] Saving placement file ...
[03/15 20:21:54   4770] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1817.5M) ***
[03/15 20:21:54   4770] Saving route file ...
[03/15 20:21:55   4771] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1817.5M) ***
[03/15 20:21:55   4771] Saving DEF file ...
[03/15 20:21:55   4771] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/15 20:21:55   4771] 
[03/15 20:21:55   4771] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/15 20:21:55   4771] 
[03/15 20:21:55   4771] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/15 20:21:57   4772] Generated self-contained design route.enc.dat
[03/15 20:21:57   4772] 
[03/15 20:21:57   4772] *** Summary of all messages that are not suppressed in this session:
[03/15 20:21:57   4772] Severity  ID               Count  Summary                                  
[03/15 20:21:57   4772] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/15 20:21:57   4772] ERROR     IMPOAX-142           2  %s                                       
[03/15 20:21:57   4772] *** Message Summary: 0 warning(s), 3 error(s)
[03/15 20:21:57   4772] 
[03/15 20:39:47   5514] <CMD> verifyGeometry
[03/15 20:39:47   5514]  *** Starting Verify Geometry (MEM: 1868.0) ***
[03/15 20:39:47   5514] 
[03/15 20:39:47   5514]   VERIFY GEOMETRY ...... Starting Verification
[03/15 20:39:47   5514]   VERIFY GEOMETRY ...... Initializing
[03/15 20:39:47   5514]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 20:39:47   5514]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 20:39:47   5514]                   ...... bin size: 2880
[03/15 20:39:47   5514]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/15 20:39:55   5522]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[03/15 20:40:04   5531]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 2 Viols. 0 Wrngs.
[03/15 20:40:12   5539]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/15 20:40:20   5548]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:40:20   5548]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:40:20   5548]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/15 20:40:20   5548]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:40:20   5548]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 3 Viols. 0 Wrngs.
[03/15 20:40:20   5548] VG: elapsed time: 33.00
[03/15 20:40:20   5548] Begin Summary ...
[03/15 20:40:20   5548]   Cells       : 0
[03/15 20:40:20   5548]   SameNet     : 0
[03/15 20:40:20   5548]   Wiring      : 0
[03/15 20:40:20   5548]   Antenna     : 0
[03/15 20:40:20   5548]   Short       : 6
[03/15 20:40:20   5548]   Overlap     : 0
[03/15 20:40:20   5548] End Summary
[03/15 20:40:20   5548] 
[03/15 20:40:20   5548]   Verification Complete : 6 Viols.  0 Wrngs.
[03/15 20:40:20   5548] 
[03/15 20:40:20   5548] **********End: VERIFY GEOMETRY**********
[03/15 20:40:20   5548]  *** verify geometry (CPU: 0:00:33.5  MEM: 360.0M)
[03/15 20:40:20   5548] 
[03/15 20:40:29   5549] <CMD> verifyConnectivity
[03/15 20:40:29   5549] VERIFY_CONNECTIVITY use new engine.
[03/15 20:40:29   5549] 
[03/15 20:40:29   5549] ******** Start: VERIFY CONNECTIVITY ********
[03/15 20:40:29   5549] Start Time: Sat Mar 15 20:40:29 2025
[03/15 20:40:29   5549] 
[03/15 20:40:29   5549] Design Name: core
[03/15 20:40:29   5549] Database Units: 2000
[03/15 20:40:29   5549] Design Boundary: (0.0000, 0.0000) (477.8000, 477.2000)
[03/15 20:40:29   5549] Error Limit = 1000; Warning Limit = 50
[03/15 20:40:29   5549] Check all nets
[03/15 20:40:30   5550] **** 20:40:30 **** Processed 5000 nets.
[03/15 20:40:30   5550] **** 20:40:30 **** Processed 10000 nets.
[03/15 20:40:30   5550] **** 20:40:30 **** Processed 15000 nets.
[03/15 20:40:30   5550] **** 20:40:30 **** Processed 20000 nets.
[03/15 20:40:31   5550] **** 20:40:31 **** Processed 25000 nets.
[03/15 20:40:31   5551] **** 20:40:31 **** Processed 30000 nets.
[03/15 20:40:32   5552] 
[03/15 20:40:32   5552] Begin Summary 
[03/15 20:40:32   5552]   Found no problems or warnings.
[03/15 20:40:32   5552] End Summary
[03/15 20:40:32   5552] 
[03/15 20:40:32   5552] End Time: Sat Mar 15 20:40:32 2025
[03/15 20:40:32   5552] Time Elapsed: 0:00:03.0
[03/15 20:40:32   5552] 
[03/15 20:40:32   5552] ******** End: VERIFY CONNECTIVITY ********
[03/15 20:40:32   5552]   Verification Complete : 0 Viols.  0 Wrngs.
[03/15 20:40:32   5552]   (CPU Time: 0:00:02.5  MEM: -0.027M)
[03/15 20:40:32   5552] 
[03/15 20:40:44   5554] <CMD> verifyGeometry
[03/15 20:40:44   5554]  *** Starting Verify Geometry (MEM: 2228.0) ***
[03/15 20:40:44   5554] 
[03/15 20:40:44   5554]   VERIFY GEOMETRY ...... Starting Verification
[03/15 20:40:44   5554]   VERIFY GEOMETRY ...... Initializing
[03/15 20:40:44   5554]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/15 20:40:44   5554]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/15 20:40:44   5554]                   ...... bin size: 2880
[03/15 20:40:44   5554]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/15 20:40:52   5562]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
[03/15 20:41:01   5570]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 2 Viols. 0 Wrngs.
[03/15 20:41:09   5579]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/15 20:41:17   5587]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/15 20:41:17   5587]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/15 20:41:17   5587]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/15 20:41:17   5587]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/15 20:41:17   5587]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 3 Viols. 0 Wrngs.
[03/15 20:41:17   5587] VG: elapsed time: 33.00
[03/15 20:41:17   5587] Begin Summary ...
[03/15 20:41:17   5587]   Cells       : 0
[03/15 20:41:17   5587]   SameNet     : 0
[03/15 20:41:17   5587]   Wiring      : 0
[03/15 20:41:17   5587]   Antenna     : 0
[03/15 20:41:17   5587]   Short       : 6
[03/15 20:41:17   5587]   Overlap     : 0
[03/15 20:41:17   5587] End Summary
[03/15 20:41:17   5587] 
[03/15 20:41:17   5587]   Verification Complete : 6 Viols.  0 Wrngs.
[03/15 20:41:17   5587] 
[03/15 20:41:17   5587] **********End: VERIFY GEOMETRY**********
[03/15 20:41:17   5587]  *** verify geometry (CPU: 0:00:33.3  MEM: -3.8M)
[03/15 20:41:17   5587] 
[03/15 20:41:18   5587] <CMD> verifyConnectivity
[03/15 20:41:18   5587] VERIFY_CONNECTIVITY use new engine.
[03/15 20:41:18   5587] 
[03/15 20:41:18   5587] ******** Start: VERIFY CONNECTIVITY ********
[03/15 20:41:18   5587] Start Time: Sat Mar 15 20:41:18 2025
[03/15 20:41:18   5587] 
[03/15 20:41:18   5587] Design Name: core
[03/15 20:41:18   5587] Database Units: 2000
[03/15 20:41:18   5587] Design Boundary: (0.0000, 0.0000) (477.8000, 477.2000)
[03/15 20:41:18   5587] Error Limit = 1000; Warning Limit = 50
[03/15 20:41:18   5587] Check all nets
[03/15 20:41:18   5588] **** 20:41:18 **** Processed 5000 nets.
[03/15 20:41:18   5588] **** 20:41:18 **** Processed 10000 nets.
[03/15 20:41:18   5588] **** 20:41:18 **** Processed 15000 nets.
[03/15 20:41:19   5588] **** 20:41:19 **** Processed 20000 nets.
[03/15 20:41:19   5588] **** 20:41:19 **** Processed 25000 nets.
[03/15 20:41:19   5589] **** 20:41:19 **** Processed 30000 nets.
[03/15 20:41:20   5590] 
[03/15 20:41:20   5590] Begin Summary 
[03/15 20:41:20   5590]   Found no problems or warnings.
[03/15 20:41:20   5590] End Summary
[03/15 20:41:20   5590] 
[03/15 20:41:20   5590] End Time: Sat Mar 15 20:41:20 2025
[03/15 20:41:20   5590] Time Elapsed: 0:00:02.0
[03/15 20:41:20   5590] 
[03/15 20:41:20   5590] ******** End: VERIFY CONNECTIVITY ********
[03/15 20:41:20   5590]   Verification Complete : 0 Viols.  0 Wrngs.
[03/15 20:41:20   5590]   (CPU Time: 0:00:02.6  MEM: -0.270M)
[03/15 20:41:20   5590] 
[03/15 20:41:20   5590] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/15 20:41:21   5591] <CMD> report_power -outfile core.post_route.power.rpt
[03/15 20:41:21   5591] 
[03/15 20:41:21   5591] Begin Power Analysis
[03/15 20:41:21   5591] 
[03/15 20:41:21   5591]     0.00V	    VSS
[03/15 20:41:21   5591]     0.90V	    VDD
[03/15 20:41:22   5591] Begin Processing Timing Library for Power Calculation
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] Begin Processing Timing Library for Power Calculation
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] Begin Processing Power Net/Grid for Power Calculation
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.11MB/2012.11MB)
[03/15 20:41:22   5591] 
[03/15 20:41:22   5591] Begin Processing Timing Window Data for Power Calculation
[03/15 20:41:22   5591] 
[03/15 20:41:22   5592] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.11MB/2012.11MB)
[03/15 20:41:22   5592] 
[03/15 20:41:22   5592] Begin Processing User Attributes
[03/15 20:41:22   5592] 
[03/15 20:41:22   5592] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.11MB/2012.11MB)
[03/15 20:41:22   5592] 
[03/15 20:41:22   5592] Begin Processing Signal Activity
[03/15 20:41:22   5592] 
[03/15 20:41:24   5594] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=2012.11MB/2012.11MB)
[03/15 20:41:24   5594] 
[03/15 20:41:24   5594] Begin Power Computation
[03/15 20:41:24   5594] 
[03/15 20:41:24   5594]       ----------------------------------------------------------
[03/15 20:41:24   5594]       # of cell(s) missing both power/leakage table: 0
[03/15 20:41:24   5594]       # of cell(s) missing power table: 0
[03/15 20:41:24   5594]       # of cell(s) missing leakage table: 0
[03/15 20:41:24   5594]       # of MSMV cell(s) missing power_level: 0
[03/15 20:41:24   5594]       ----------------------------------------------------------
[03/15 20:41:24   5594] 
[03/15 20:41:24   5594] 
[03/15 20:41:27   5597] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=2012.35MB/2012.35MB)
[03/15 20:41:27   5597] 
[03/15 20:41:27   5597] Begin Processing User Attributes
[03/15 20:41:27   5597] 
[03/15 20:41:27   5597] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.35MB/2012.35MB)
[03/15 20:41:27   5597] 
[03/15 20:41:27   5597] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=2012.35MB/2012.35MB)
[03/15 20:41:27   5597] 
[03/15 20:41:28   5598] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/15 20:41:28   5598] Creating directory summaryReport.
[03/15 20:41:28   5598] Start to collect the design information.
[03/15 20:41:28   5598] Build netlist information for Cell core.
[03/15 20:41:28   5598] Finished collecting the design information.
[03/15 20:41:28   5598] Generating standard cells used in the design report.
[03/15 20:41:28   5598] Analyze library ... 
[03/15 20:41:28   5598] Analyze netlist ... 
[03/15 20:41:28   5598] Generate no-driven nets information report.
[03/15 20:41:28   5598] Analyze timing ... 
[03/15 20:41:28   5598] Analyze floorplan/placement ... 
[03/15 20:41:28   5598] Analysis Routing ...
[03/15 20:41:28   5598] Report saved in file core.post_route.summary.rpt.
[03/15 20:41:44   5600] <CMD> streamOut core.gds2
[03/15 20:41:44   5600] Parse map file...
[03/15 20:41:44   5600] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/15 20:41:44   5600] Type 'man IMPOGDS-399' for more detail.
[03/15 20:41:44   5600] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/15 20:41:44   5600] Type 'man IMPOGDS-399' for more detail.
[03/15 20:41:44   5600] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/15 20:41:44   5600] Type 'man IMPOGDS-399' for more detail.
[03/15 20:41:44   5600] Writing GDSII file ...
[03/15 20:41:44   5600] 	****** db unit per micron = 2000 ******
[03/15 20:41:44   5600] 	****** output gds2 file unit per micron = 2000 ******
[03/15 20:41:44   5600] 	****** unit scaling factor = 1 ******
[03/15 20:41:44   5600] Output for instance
[03/15 20:41:44   5601] Output for bump
[03/15 20:41:44   5601] Output for physical terminals
[03/15 20:41:44   5601] Output for logical terminals
[03/15 20:41:44   5601] Output for regular nets
[03/15 20:41:44   5601] Output for special nets and metal fills
[03/15 20:41:44   5601] Output for via structure generation
[03/15 20:41:44   5601] Statistics for GDS generated (version 3)
[03/15 20:41:44   5601] ----------------------------------------
[03/15 20:41:44   5601] Stream Out Layer Mapping Information:
[03/15 20:41:44   5601] GDS Layer Number          GDS Layer Name
[03/15 20:41:44   5601] ----------------------------------------
[03/15 20:41:44   5601]     170                             COMP
[03/15 20:41:44   5601]     171                          DIEAREA
[03/15 20:41:44   5601]     1                                 CO
[03/15 20:41:44   5601]     2                                 CO
[03/15 20:41:44   5601]     5                                 CO
[03/15 20:41:44   5601]     3                                 CO
[03/15 20:41:44   5601]     4                                 CO
[03/15 20:41:44   5601]     6                                 CO
[03/15 20:41:44   5601]     7                                 CO
[03/15 20:41:44   5601]     8                                 M1
[03/15 20:41:44   5601]     9                                 M1
[03/15 20:41:44   5601]     10                                M1
[03/15 20:41:44   5601]     11                                M1
[03/15 20:41:44   5601]     14                                M1
[03/15 20:41:44   5601]     12                                M1
[03/15 20:41:44   5601]     13                                M1
[03/15 20:41:44   5601]     15                                M1
[03/15 20:41:44   5601]     16                                M1
[03/15 20:41:44   5601]     17                                M1
[03/15 20:41:44   5601]     22                              VIA1
[03/15 20:41:44   5601]     23                              VIA1
[03/15 20:41:44   5601]     26                              VIA1
[03/15 20:41:44   5601]     24                              VIA1
[03/15 20:41:44   5601]     25                              VIA1
[03/15 20:41:44   5601]     27                              VIA1
[03/15 20:41:44   5601]     28                              VIA1
[03/15 20:41:44   5601]     29                                M2
[03/15 20:41:44   5601]     30                                M2
[03/15 20:41:44   5601]     31                                M2
[03/15 20:41:44   5601]     32                                M2
[03/15 20:41:44   5601]     35                                M2
[03/15 20:41:44   5601]     33                                M2
[03/15 20:41:44   5601]     34                                M2
[03/15 20:41:44   5601]     36                                M2
[03/15 20:41:44   5601]     37                                M2
[03/15 20:41:44   5601]     38                                M2
[03/15 20:41:44   5601]     43                              VIA2
[03/15 20:41:44   5601]     44                              VIA2
[03/15 20:41:44   5601]     47                              VIA2
[03/15 20:41:44   5601]     45                              VIA2
[03/15 20:41:44   5601]     46                              VIA2
[03/15 20:41:44   5601]     48                              VIA2
[03/15 20:41:44   5601]     49                              VIA2
[03/15 20:41:44   5601]     50                                M3
[03/15 20:41:44   5601]     51                                M3
[03/15 20:41:44   5601]     52                                M3
[03/15 20:41:44   5601]     53                                M3
[03/15 20:41:44   5601]     56                                M3
[03/15 20:41:44   5601]     54                                M3
[03/15 20:41:44   5601]     55                                M3
[03/15 20:41:44   5601]     57                                M3
[03/15 20:41:44   5601]     58                                M3
[03/15 20:41:44   5601]     59                                M3
[03/15 20:41:44   5601]     64                              VIA3
[03/15 20:41:44   5601]     65                              VIA3
[03/15 20:41:44   5601]     68                              VIA3
[03/15 20:41:44   5601]     66                              VIA3
[03/15 20:41:44   5601]     67                              VIA3
[03/15 20:41:44   5601]     69                              VIA3
[03/15 20:41:44   5601]     70                              VIA3
[03/15 20:41:44   5601]     71                                M4
[03/15 20:41:44   5601]     72                                M4
[03/15 20:41:44   5601]     73                                M4
[03/15 20:41:44   5601]     74                                M4
[03/15 20:41:44   5601]     77                                M4
[03/15 20:41:44   5601]     75                                M4
[03/15 20:41:44   5601]     76                                M4
[03/15 20:41:44   5601]     78                                M4
[03/15 20:41:44   5601]     79                                M4
[03/15 20:41:44   5601]     80                                M4
[03/15 20:41:44   5601]     85                              VIA4
[03/15 20:41:44   5601]     86                              VIA4
[03/15 20:41:44   5601]     89                              VIA4
[03/15 20:41:44   5601]     87                              VIA4
[03/15 20:41:44   5601]     88                              VIA4
[03/15 20:41:44   5601]     90                              VIA4
[03/15 20:41:44   5601]     91                              VIA4
[03/15 20:41:44   5601]     92                                M5
[03/15 20:41:44   5601]     93                                M5
[03/15 20:41:44   5601]     94                                M5
[03/15 20:41:44   5601]     95                                M5
[03/15 20:41:44   5601]     98                                M5
[03/15 20:41:44   5601]     96                                M5
[03/15 20:41:44   5601]     97                                M5
[03/15 20:41:44   5601]     99                                M5
[03/15 20:41:44   5601]     100                               M5
[03/15 20:41:44   5601]     101                               M5
[03/15 20:41:44   5601]     106                             VIA5
[03/15 20:41:44   5601]     107                             VIA5
[03/15 20:41:44   5601]     110                             VIA5
[03/15 20:41:44   5601]     108                             VIA5
[03/15 20:41:44   5601]     109                             VIA5
[03/15 20:41:44   5601]     111                             VIA5
[03/15 20:41:44   5601]     112                             VIA5
[03/15 20:41:44   5601]     113                               M6
[03/15 20:41:44   5601]     114                               M6
[03/15 20:41:44   5601]     115                               M6
[03/15 20:41:44   5601]     116                               M6
[03/15 20:41:44   5601]     119                               M6
[03/15 20:41:44   5601]     117                               M6
[03/15 20:41:44   5601]     118                               M6
[03/15 20:41:44   5601]     120                               M6
[03/15 20:41:44   5601]     121                               M6
[03/15 20:41:44   5601]     122                               M6
[03/15 20:41:44   5601]     127                             VIA6
[03/15 20:41:44   5601]     128                             VIA6
[03/15 20:41:44   5601]     131                             VIA6
[03/15 20:41:44   5601]     129                             VIA6
[03/15 20:41:44   5601]     130                             VIA6
[03/15 20:41:44   5601]     132                             VIA6
[03/15 20:41:44   5601]     133                             VIA6
[03/15 20:41:44   5601]     134                               M7
[03/15 20:41:44   5601]     135                               M7
[03/15 20:41:44   5601]     136                               M7
[03/15 20:41:44   5601]     137                               M7
[03/15 20:41:44   5601]     140                               M7
[03/15 20:41:44   5601]     138                               M7
[03/15 20:41:44   5601]     139                               M7
[03/15 20:41:44   5601]     141                               M7
[03/15 20:41:44   5601]     142                               M7
[03/15 20:41:44   5601]     143                               M7
[03/15 20:41:44   5601]     148                             VIA7
[03/15 20:41:44   5601]     149                             VIA7
[03/15 20:41:44   5601]     152                             VIA7
[03/15 20:41:44   5601]     150                             VIA7
[03/15 20:41:44   5601]     151                             VIA7
[03/15 20:41:44   5601]     153                             VIA7
[03/15 20:41:44   5601]     154                             VIA7
[03/15 20:41:44   5601]     155                               M8
[03/15 20:41:44   5601]     156                               M8
[03/15 20:41:44   5601]     157                               M8
[03/15 20:41:44   5601]     158                               M8
[03/15 20:41:44   5601]     161                               M8
[03/15 20:41:44   5601]     159                               M8
[03/15 20:41:44   5601]     160                               M8
[03/15 20:41:44   5601]     162                               M8
[03/15 20:41:44   5601]     163                               M8
[03/15 20:41:44   5601]     164                               M8
[03/15 20:41:44   5601]     18                                M1
[03/15 20:41:44   5601]     19                                M1
[03/15 20:41:44   5601]     20                                M1
[03/15 20:41:44   5601]     21                                M1
[03/15 20:41:44   5601]     39                                M2
[03/15 20:41:44   5601]     40                                M2
[03/15 20:41:44   5601]     41                                M2
[03/15 20:41:44   5601]     42                                M2
[03/15 20:41:44   5601]     60                                M3
[03/15 20:41:44   5601]     61                                M3
[03/15 20:41:44   5601]     62                                M3
[03/15 20:41:44   5601]     63                                M3
[03/15 20:41:44   5601]     81                                M4
[03/15 20:41:44   5601]     82                                M4
[03/15 20:41:44   5601]     83                                M4
[03/15 20:41:44   5601]     84                                M4
[03/15 20:41:44   5601]     102                               M5
[03/15 20:41:44   5601]     103                               M5
[03/15 20:41:44   5601]     104                               M5
[03/15 20:41:44   5601]     105                               M5
[03/15 20:41:44   5601]     123                               M6
[03/15 20:41:44   5601]     124                               M6
[03/15 20:41:44   5601]     125                               M6
[03/15 20:41:44   5601]     126                               M6
[03/15 20:41:44   5601]     144                               M7
[03/15 20:41:44   5601]     145                               M7
[03/15 20:41:44   5601]     146                               M7
[03/15 20:41:44   5601]     147                               M7
[03/15 20:41:44   5601]     165                               M8
[03/15 20:41:44   5601]     166                               M8
[03/15 20:41:44   5601]     167                               M8
[03/15 20:41:44   5601]     168                               M8
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Stream Out Information Processed for GDS version 3:
[03/15 20:41:44   5601] Units: 2000 DBU
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Object                             Count
[03/15 20:41:44   5601] ----------------------------------------
[03/15 20:41:44   5601] Instances                          82161
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Ports/Pins                           264
[03/15 20:41:44   5601]     metal layer M2                   167
[03/15 20:41:44   5601]     metal layer M3                    88
[03/15 20:41:44   5601]     metal layer M4                     9
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Nets                              361856
[03/15 20:41:44   5601]     metal layer M1                  1581
[03/15 20:41:44   5601]     metal layer M2                189726
[03/15 20:41:44   5601]     metal layer M3                131680
[03/15 20:41:44   5601]     metal layer M4                 38869
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601]     Via Instances                 218697
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Special Nets                         786
[03/15 20:41:44   5601]     metal layer M1                   768
[03/15 20:41:44   5601]     metal layer M2                     3
[03/15 20:41:44   5601]     metal layer M4                    15
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601]     Via Instances                   6734
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Metal Fills                            0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601]     Via Instances                      0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Metal FillOPCs                         0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601]     Via Instances                      0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Text                               31174
[03/15 20:41:44   5601]     metal layer M1                   564
[03/15 20:41:44   5601]     metal layer M2                 25376
[03/15 20:41:44   5601]     metal layer M3                  4966
[03/15 20:41:44   5601]     metal layer M4                   268
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Blockages                              0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Custom Text                            0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Custom Box                             0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] Trim Metal                             0
[03/15 20:41:44   5601] 
[03/15 20:41:44   5601] ######Streamout is finished!
[03/15 20:41:44   5601] <CMD> write_lef_abstract core.lef
[03/15 20:41:44   5601] <CMD> defOut -netlist -routing core.def
[03/15 20:41:44   5601] Writing DEF file 'core.def', current time is Sat Mar 15 20:41:44 2025 ...
[03/15 20:41:44   5601] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/15 20:41:45   5602] DEF file 'core.def' is written, current time is Sat Mar 15 20:41:45 2025 ...
[03/15 20:41:45   5602] <CMD> saveNetlist core.pnr.v
[03/15 20:41:45   5602] Writing Netlist "core.pnr.v" ...
[03/15 20:41:45   5602] <CMD> setAnalysisMode -setup
[03/15 20:41:45   5602] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/15 20:41:45   5602] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/15 20:41:47   5603] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/15 20:41:47   5603] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 20:41:47   5603] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 20:41:47   5603] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 20:41:47   5603] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 20:41:47   5603] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 20:41:47   5603] Importing multi-corner RC tables ... 
[03/15 20:41:47   5603] Summary of Active RC-Corners : 
[03/15 20:41:47   5603]  
[03/15 20:41:47   5603]  Analysis View: WC_VIEW
[03/15 20:41:47   5603]     RC-Corner Name        : Cmax
[03/15 20:41:47   5603]     RC-Corner Index       : 0
[03/15 20:41:47   5603]     RC-Corner Temperature : 125 Celsius
[03/15 20:41:47   5603]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 20:41:47   5603]     RC-Corner PreRoute Res Factor         : 1
[03/15 20:41:47   5603]     RC-Corner PreRoute Cap Factor         : 1
[03/15 20:41:47   5603]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 20:41:47   5603]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 20:41:47   5603]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 20:41:47   5603]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 20:41:47   5603]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 20:41:47   5603]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 20:41:47   5603]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 20:41:47   5603] Closing parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d'. 30909 times net's RC data read were performed.
[03/15 20:41:47   5603] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/15 20:41:47   5603] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2196.816M)
[03/15 20:41:47   5603] Opening parasitic data file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' for reading.
[03/15 20:41:47   5603] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' failed with system error 'No such file or directory'.
[03/15 20:41:47   5603] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/15 20:41:47   5603] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
[03/15 20:41:47   5603] *Info: initialize multi-corner CTS.
[03/15 20:41:47   5603] Reading timing constraints file '/tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/.mmmcVBU6rj/modes/CON/CON.sdc' ...
[03/15 20:41:47   5603] Current (total cpu=1:33:24, real=1:40:15, peak res=1643.0M, current mem=1872.9M)
[03/15 20:41:47   5603] INFO (CTE): Constraints read successfully.
[03/15 20:41:47   5603] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1130.5M, current mem=1882.6M)
[03/15 20:41:47   5603] Current (total cpu=1:33:24, real=1:40:15, peak res=1643.0M, current mem=1882.6M)
[03/15 20:41:47   5603] Summary for sequential cells idenfication: 
[03/15 20:41:47   5603] Identified SBFF number: 199
[03/15 20:41:47   5603] Identified MBFF number: 0
[03/15 20:41:47   5603] Not identified SBFF number: 0
[03/15 20:41:47   5603] Not identified MBFF number: 0
[03/15 20:41:47   5603] Number of sequential cells which are not FFs: 104
[03/15 20:41:47   5603] 
[03/15 20:41:47   5603] Total number of combinational cells: 492
[03/15 20:41:47   5603] Total number of sequential cells: 303
[03/15 20:41:47   5603] Total number of tristate cells: 11
[03/15 20:41:47   5603] Total number of level shifter cells: 0
[03/15 20:41:47   5603] Total number of power gating cells: 0
[03/15 20:41:47   5603] Total number of isolation cells: 0
[03/15 20:41:47   5603] Total number of power switch cells: 0
[03/15 20:41:47   5603] Total number of pulse generator cells: 0
[03/15 20:41:47   5603] Total number of always on buffers: 0
[03/15 20:41:47   5603] Total number of retention cells: 0
[03/15 20:41:47   5603] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/15 20:41:47   5603] Total number of usable buffers: 18
[03/15 20:41:47   5603] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/15 20:41:47   5603] Total number of unusable buffers: 9
[03/15 20:41:47   5603] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/15 20:41:47   5603] Total number of usable inverters: 18
[03/15 20:41:47   5603] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/15 20:41:47   5603] Total number of unusable inverters: 9
[03/15 20:41:47   5603] List of identified usable delay cells:
[03/15 20:41:47   5603] Total number of identified usable delay cells: 0
[03/15 20:41:47   5603] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/15 20:41:47   5603] Total number of identified unusable delay cells: 9
[03/15 20:41:47   5603] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/15 20:41:47   5604] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/15 20:41:47   5604] Starting SI iteration 1 using Infinite Timing Windows
[03/15 20:41:47   5604] Begin IPO call back ...
[03/15 20:41:47   5604] End IPO call back ...
[03/15 20:41:48   5604] #################################################################################
[03/15 20:41:48   5604] # Design Stage: PostRoute
[03/15 20:41:48   5604] # Design Name: core
[03/15 20:41:48   5604] # Design Mode: 65nm
[03/15 20:41:48   5604] # Analysis Mode: MMMC OCV 
[03/15 20:41:48   5604] # Parasitics Mode: No SPEF/RCDB
[03/15 20:41:48   5604] # Signoff Settings: SI On 
[03/15 20:41:48   5604] #################################################################################
[03/15 20:41:48   5604] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/15 20:41:48   5604] Extraction called for design 'core' of instances=82161 and nets=31061 using extraction engine 'postRoute' at effort level 'low' .
[03/15 20:41:48   5604] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 20:41:48   5604] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/15 20:41:48   5604] Type 'man IMPEXT-6197' for more detail.
[03/15 20:41:48   5604] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[03/15 20:41:48   5604] * Layer Id             : 1 - M1
[03/15 20:41:48   5604]       Thickness        : 0.18
[03/15 20:41:48   5604]       Min Width        : 0.09
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 2 - M2
[03/15 20:41:48   5604]       Thickness        : 0.22
[03/15 20:41:48   5604]       Min Width        : 0.1
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 3 - M3
[03/15 20:41:48   5604]       Thickness        : 0.22
[03/15 20:41:48   5604]       Min Width        : 0.1
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 4 - M4
[03/15 20:41:48   5604]       Thickness        : 0.22
[03/15 20:41:48   5604]       Min Width        : 0.1
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 5 - M5
[03/15 20:41:48   5604]       Thickness        : 0.22
[03/15 20:41:48   5604]       Min Width        : 0.1
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 6 - M6
[03/15 20:41:48   5604]       Thickness        : 0.22
[03/15 20:41:48   5604]       Min Width        : 0.1
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 7 - M7
[03/15 20:41:48   5604]       Thickness        : 0.9
[03/15 20:41:48   5604]       Min Width        : 0.4
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] * Layer Id             : 8 - M8
[03/15 20:41:48   5604]       Thickness        : 0.9
[03/15 20:41:48   5604]       Min Width        : 0.4
[03/15 20:41:48   5604]       Layer Dielectric : 4.1
[03/15 20:41:48   5604] extractDetailRC Option : -outfile /tmp/innovus_temp_16447_ieng6-ece-04.ucsd.edu_nbaimeedi_G03KpW/core_16447_VC1Ngn.rcdb.d -maxResLength 200 
[03/15 20:41:48   5604] Innovus terminated by internal (SEGV) error/signal...
[03/15 20:41:50   5605] *** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x7c)[0xc36a35c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7f765a7c5630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7f7660966e2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7f765efa0382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7f765efa06e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7f765efa62ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7f766096987f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f76598e9555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7f7655d79700 (LWP 16524)):
#0  0x00007f76599bcb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7f764e9f9700 (LWP 16525)):
#0  0x00007f765998c9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f765998c894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7f764e0f7700 (LWP 16526)):
#0  0x00007f765a7c4e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7f764c5e9700 (LWP 16528)):
#0  0x00007f765a7c53c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7f7639113700 (LWP 16558)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f765ee827d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f765fb60c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f765ee81ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7f7638912700 (LWP 16559)):
#0  0x00007f76599bcb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f765efcf9b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f765efd3e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f765efd4537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f765efa0382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f765efa06e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f765ee7f0cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f765ef7b718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f765ee81ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7f762c9f7700 (LWP 16587)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7f762f97c700 (LWP 16588)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7f763017d700 (LWP 16589)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7f76348ef700 (LWP 16590)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7f761ffb3700 (LWP 16591)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7f761f7b2700 (LWP 16592)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7f761efb1700 (LWP 16593)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7f761e7b0700 (LWP 16594)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7f75f64f9700 (LWP 18427)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7f76627962c0 (LWP 16447)):
#0  0x00007f765998c659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f7659909f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f765990a311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a35c in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f7660966e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f765efa0382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f765efa06e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f765efa62ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f766096987f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 18427]
[New LWP 16594]
[New LWP 16593]
[New LWP 16592]
[New LWP 16591]
[New LWP 16590]
[New LWP 16589]
[New LWP 16588]
[New LWP 16587]
[New LWP 16559]
[New LWP 16558]
[New LWP 16528]
[New LWP 16526]
[New LWP 16525]
[New LWP 16524]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007f765998c659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7f7655d79700 (LWP 16524)):
#0  0x00007f76599bcb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7f764e9f9700 (LWP 16525)):
#0  0x00007f765998c9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f765998c894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7f764e0f7700 (LWP 16526)):
#0  0x00007f765a7c4e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7f764c5e9700 (LWP 16528)):
#0  0x00007f765a7c53c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7f7639113700 (LWP 16558)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f765ee827d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f765fb60c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f765ee81ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7f7638912700 (LWP 16559)):
#0  0x00007f76599bcb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f765efcf9b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f765efd3e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f765efd4537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f765efa0382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f765efa06e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f765ee7f0cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f765ef7b718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f765ee81ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7f762c9f7700 (LWP 16587)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7f762f97c700 (LWP 16588)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7f763017d700 (LWP 16589)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7f76348ef700 (LWP 16590)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7f761ffb3700 (LWP 16591)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7f761f7b2700 (LWP 16592)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7f761efb1700 (LWP 16593)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7f761e7b0700 (LWP 16594)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7f75f64f9700 (LWP 18427)):
#0  0x00007f765a7c1a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f765a7bdea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f76599c5b0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7f76627962c0 (LWP 16447)):
#0  0x00007f765998c659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f7659909f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f765990a311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a35c in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f7660966e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f765efa0382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f765efa06e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f765efa62ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f766096987f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 16447] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 16447) detached]
