C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_top
-- Compiling module RAM
-- Compiling module sseg
-- Compiling module EqComp

Top level modules:
	lab7_top

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_autograder_check.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_autograder_check.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu_tb.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/shifter.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/alu.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v {1 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module Dec
-- Compiling module flip

Top level modules:
	regfile

} {} {}} C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v {2 {vlog -work work -stats=none C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module mux
** Warning: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module vDFFE

Top level modules:
	datapath

} {} {}}
