<profile>

<section name = "Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_49_1'" level="0">
<item name = "Date">Sat Jun 15 17:11:13 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_userdma</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.963 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 195, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 104, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_fu_241_p2">+, 0, 0, 39, 32, 1</column>
<column name="count_5_fu_235_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln71_fu_257_p2">icmp, 0, 0, 35, 28, 1</column>
<column name="icmp_ln75_fu_269_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln71_fu_263_p2">or, 0, 0, 2, 1, 1</column>
<column name="inbuf_din">select, 0, 0, 33, 1, 33</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_count_4">14, 3, 32, 96</column>
<column name="count_fu_86">9, 2, 32, 64</column>
<column name="empty_fu_90">9, 2, 32, 64</column>
<column name="inStreamTop_TDATA_blk_n">9, 2, 1, 2</column>
<column name="inbuf_blk_n">9, 2, 1, 2</column>
<column name="incount_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="count_5_reg_318">32, 0, 32, 0</column>
<column name="count_fu_86">32, 0, 32, 0</column>
<column name="empty_fu_90">32, 0, 32, 0</column>
<column name="icmp_ln75_reg_328">1, 0, 1, 0</column>
<column name="in_val_last_reg_313">1, 0, 1, 0</column>
<column name="or_ln71_reg_324">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, getinstream_Pipeline_VITIS_LOOP_49_1, return value</column>
<column name="inStreamTop_TVALID">in, 1, axis, inStreamTop_V_data_V, pointer</column>
<column name="inStreamTop_TDATA">in, 32, axis, inStreamTop_V_data_V, pointer</column>
<column name="inbuf_din">out, 33, ap_fifo, inbuf, pointer</column>
<column name="inbuf_num_data_valid">in, 7, ap_fifo, inbuf, pointer</column>
<column name="inbuf_fifo_cap">in, 7, ap_fifo, inbuf, pointer</column>
<column name="inbuf_full_n">in, 1, ap_fifo, inbuf, pointer</column>
<column name="inbuf_write">out, 1, ap_fifo, inbuf, pointer</column>
<column name="incount_din">out, 32, ap_fifo, incount, pointer</column>
<column name="incount_num_data_valid">in, 3, ap_fifo, incount, pointer</column>
<column name="incount_fifo_cap">in, 3, ap_fifo, incount, pointer</column>
<column name="incount_full_n">in, 1, ap_fifo, incount, pointer</column>
<column name="incount_write">out, 1, ap_fifo, incount, pointer</column>
<column name="in_len_load">in, 32, ap_none, in_len_load, scalar</column>
<column name="inStreamTop_TREADY">out, 1, axis, inStreamTop_V_last_V, pointer</column>
<column name="inStreamTop_TLAST">in, 1, axis, inStreamTop_V_last_V, pointer</column>
<column name="inStreamTop_TKEEP">in, 4, axis, inStreamTop_V_keep_V, pointer</column>
<column name="inStreamTop_TSTRB">in, 4, axis, inStreamTop_V_strb_V, pointer</column>
<column name="inStreamTop_TUSER">in, 7, axis, inStreamTop_V_user_V, pointer</column>
<column name="endianness">in, 1, ap_none, endianness, scalar</column>
<column name="in_s2m_len">in, 32, ap_none, in_s2m_len, scalar</column>
<column name="in_val_last_out">out, 1, ap_vld, in_val_last_out, pointer</column>
<column name="in_val_last_out_ap_vld">out, 1, ap_vld, in_val_last_out, pointer</column>
</table>
</item>
</section>
</profile>
