circuit fibonacci__peCountFib_32__peCountSum_32 :
  module stealNetworkDataUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<256>, taskOut : UInt<256>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, occupied : UInt<1>}

    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkCtrlUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetwork :
    input clock : Clock
    input reset : Reset
    output io : { connSS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}[37], ntwDataUnitOccupancyVSS : UInt<1>[1]}

    inst dataUnits_0 of stealNetworkDataUnit @[stealNetwork.scala 23:42]
    dataUnits_0.clock <= clock
    dataUnits_0.reset <= reset
    inst dataUnits_1 of stealNetworkDataUnit_1 @[stealNetwork.scala 23:42]
    dataUnits_1.clock <= clock
    dataUnits_1.reset <= reset
    inst dataUnits_2 of stealNetworkDataUnit_2 @[stealNetwork.scala 23:42]
    dataUnits_2.clock <= clock
    dataUnits_2.reset <= reset
    inst dataUnits_3 of stealNetworkDataUnit_3 @[stealNetwork.scala 23:42]
    dataUnits_3.clock <= clock
    dataUnits_3.reset <= reset
    inst dataUnits_4 of stealNetworkDataUnit_4 @[stealNetwork.scala 23:42]
    dataUnits_4.clock <= clock
    dataUnits_4.reset <= reset
    inst dataUnits_5 of stealNetworkDataUnit_5 @[stealNetwork.scala 23:42]
    dataUnits_5.clock <= clock
    dataUnits_5.reset <= reset
    inst dataUnits_6 of stealNetworkDataUnit_6 @[stealNetwork.scala 23:42]
    dataUnits_6.clock <= clock
    dataUnits_6.reset <= reset
    inst dataUnits_7 of stealNetworkDataUnit_7 @[stealNetwork.scala 23:42]
    dataUnits_7.clock <= clock
    dataUnits_7.reset <= reset
    inst dataUnits_8 of stealNetworkDataUnit_8 @[stealNetwork.scala 23:42]
    dataUnits_8.clock <= clock
    dataUnits_8.reset <= reset
    inst dataUnits_9 of stealNetworkDataUnit_9 @[stealNetwork.scala 23:42]
    dataUnits_9.clock <= clock
    dataUnits_9.reset <= reset
    inst dataUnits_10 of stealNetworkDataUnit_10 @[stealNetwork.scala 23:42]
    dataUnits_10.clock <= clock
    dataUnits_10.reset <= reset
    inst dataUnits_11 of stealNetworkDataUnit_11 @[stealNetwork.scala 23:42]
    dataUnits_11.clock <= clock
    dataUnits_11.reset <= reset
    inst dataUnits_12 of stealNetworkDataUnit_12 @[stealNetwork.scala 23:42]
    dataUnits_12.clock <= clock
    dataUnits_12.reset <= reset
    inst dataUnits_13 of stealNetworkDataUnit_13 @[stealNetwork.scala 23:42]
    dataUnits_13.clock <= clock
    dataUnits_13.reset <= reset
    inst dataUnits_14 of stealNetworkDataUnit_14 @[stealNetwork.scala 23:42]
    dataUnits_14.clock <= clock
    dataUnits_14.reset <= reset
    inst dataUnits_15 of stealNetworkDataUnit_15 @[stealNetwork.scala 23:42]
    dataUnits_15.clock <= clock
    dataUnits_15.reset <= reset
    inst dataUnits_16 of stealNetworkDataUnit_16 @[stealNetwork.scala 23:42]
    dataUnits_16.clock <= clock
    dataUnits_16.reset <= reset
    inst dataUnits_17 of stealNetworkDataUnit_17 @[stealNetwork.scala 23:42]
    dataUnits_17.clock <= clock
    dataUnits_17.reset <= reset
    inst dataUnits_18 of stealNetworkDataUnit_18 @[stealNetwork.scala 23:42]
    dataUnits_18.clock <= clock
    dataUnits_18.reset <= reset
    inst dataUnits_19 of stealNetworkDataUnit_19 @[stealNetwork.scala 23:42]
    dataUnits_19.clock <= clock
    dataUnits_19.reset <= reset
    inst dataUnits_20 of stealNetworkDataUnit_20 @[stealNetwork.scala 23:42]
    dataUnits_20.clock <= clock
    dataUnits_20.reset <= reset
    inst dataUnits_21 of stealNetworkDataUnit_21 @[stealNetwork.scala 23:42]
    dataUnits_21.clock <= clock
    dataUnits_21.reset <= reset
    inst dataUnits_22 of stealNetworkDataUnit_22 @[stealNetwork.scala 23:42]
    dataUnits_22.clock <= clock
    dataUnits_22.reset <= reset
    inst dataUnits_23 of stealNetworkDataUnit_23 @[stealNetwork.scala 23:42]
    dataUnits_23.clock <= clock
    dataUnits_23.reset <= reset
    inst dataUnits_24 of stealNetworkDataUnit_24 @[stealNetwork.scala 23:42]
    dataUnits_24.clock <= clock
    dataUnits_24.reset <= reset
    inst dataUnits_25 of stealNetworkDataUnit_25 @[stealNetwork.scala 23:42]
    dataUnits_25.clock <= clock
    dataUnits_25.reset <= reset
    inst dataUnits_26 of stealNetworkDataUnit_26 @[stealNetwork.scala 23:42]
    dataUnits_26.clock <= clock
    dataUnits_26.reset <= reset
    inst dataUnits_27 of stealNetworkDataUnit_27 @[stealNetwork.scala 23:42]
    dataUnits_27.clock <= clock
    dataUnits_27.reset <= reset
    inst dataUnits_28 of stealNetworkDataUnit_28 @[stealNetwork.scala 23:42]
    dataUnits_28.clock <= clock
    dataUnits_28.reset <= reset
    inst dataUnits_29 of stealNetworkDataUnit_29 @[stealNetwork.scala 23:42]
    dataUnits_29.clock <= clock
    dataUnits_29.reset <= reset
    inst dataUnits_30 of stealNetworkDataUnit_30 @[stealNetwork.scala 23:42]
    dataUnits_30.clock <= clock
    dataUnits_30.reset <= reset
    inst dataUnits_31 of stealNetworkDataUnit_31 @[stealNetwork.scala 23:42]
    dataUnits_31.clock <= clock
    dataUnits_31.reset <= reset
    inst dataUnits_32 of stealNetworkDataUnit_32 @[stealNetwork.scala 23:42]
    dataUnits_32.clock <= clock
    dataUnits_32.reset <= reset
    inst dataUnits_33 of stealNetworkDataUnit_33 @[stealNetwork.scala 23:42]
    dataUnits_33.clock <= clock
    dataUnits_33.reset <= reset
    inst dataUnits_34 of stealNetworkDataUnit_34 @[stealNetwork.scala 23:42]
    dataUnits_34.clock <= clock
    dataUnits_34.reset <= reset
    inst dataUnits_35 of stealNetworkDataUnit_35 @[stealNetwork.scala 23:42]
    dataUnits_35.clock <= clock
    dataUnits_35.reset <= reset
    inst dataUnits_36 of stealNetworkDataUnit_36 @[stealNetwork.scala 23:42]
    dataUnits_36.clock <= clock
    dataUnits_36.reset <= reset
    inst ctrlunits_0 of stealNetworkCtrlUnit @[stealNetwork.scala 25:42]
    ctrlunits_0.clock <= clock
    ctrlunits_0.reset <= reset
    inst ctrlunits_1 of stealNetworkCtrlUnit_1 @[stealNetwork.scala 25:42]
    ctrlunits_1.clock <= clock
    ctrlunits_1.reset <= reset
    inst ctrlunits_2 of stealNetworkCtrlUnit_2 @[stealNetwork.scala 25:42]
    ctrlunits_2.clock <= clock
    ctrlunits_2.reset <= reset
    inst ctrlunits_3 of stealNetworkCtrlUnit_3 @[stealNetwork.scala 25:42]
    ctrlunits_3.clock <= clock
    ctrlunits_3.reset <= reset
    inst ctrlunits_4 of stealNetworkCtrlUnit_4 @[stealNetwork.scala 25:42]
    ctrlunits_4.clock <= clock
    ctrlunits_4.reset <= reset
    inst ctrlunits_5 of stealNetworkCtrlUnit_5 @[stealNetwork.scala 25:42]
    ctrlunits_5.clock <= clock
    ctrlunits_5.reset <= reset
    inst ctrlunits_6 of stealNetworkCtrlUnit_6 @[stealNetwork.scala 25:42]
    ctrlunits_6.clock <= clock
    ctrlunits_6.reset <= reset
    inst ctrlunits_7 of stealNetworkCtrlUnit_7 @[stealNetwork.scala 25:42]
    ctrlunits_7.clock <= clock
    ctrlunits_7.reset <= reset
    inst ctrlunits_8 of stealNetworkCtrlUnit_8 @[stealNetwork.scala 25:42]
    ctrlunits_8.clock <= clock
    ctrlunits_8.reset <= reset
    inst ctrlunits_9 of stealNetworkCtrlUnit_9 @[stealNetwork.scala 25:42]
    ctrlunits_9.clock <= clock
    ctrlunits_9.reset <= reset
    inst ctrlunits_10 of stealNetworkCtrlUnit_10 @[stealNetwork.scala 25:42]
    ctrlunits_10.clock <= clock
    ctrlunits_10.reset <= reset
    inst ctrlunits_11 of stealNetworkCtrlUnit_11 @[stealNetwork.scala 25:42]
    ctrlunits_11.clock <= clock
    ctrlunits_11.reset <= reset
    inst ctrlunits_12 of stealNetworkCtrlUnit_12 @[stealNetwork.scala 25:42]
    ctrlunits_12.clock <= clock
    ctrlunits_12.reset <= reset
    inst ctrlunits_13 of stealNetworkCtrlUnit_13 @[stealNetwork.scala 25:42]
    ctrlunits_13.clock <= clock
    ctrlunits_13.reset <= reset
    inst ctrlunits_14 of stealNetworkCtrlUnit_14 @[stealNetwork.scala 25:42]
    ctrlunits_14.clock <= clock
    ctrlunits_14.reset <= reset
    inst ctrlunits_15 of stealNetworkCtrlUnit_15 @[stealNetwork.scala 25:42]
    ctrlunits_15.clock <= clock
    ctrlunits_15.reset <= reset
    inst ctrlunits_16 of stealNetworkCtrlUnit_16 @[stealNetwork.scala 25:42]
    ctrlunits_16.clock <= clock
    ctrlunits_16.reset <= reset
    inst ctrlunits_17 of stealNetworkCtrlUnit_17 @[stealNetwork.scala 25:42]
    ctrlunits_17.clock <= clock
    ctrlunits_17.reset <= reset
    inst ctrlunits_18 of stealNetworkCtrlUnit_18 @[stealNetwork.scala 25:42]
    ctrlunits_18.clock <= clock
    ctrlunits_18.reset <= reset
    inst ctrlunits_19 of stealNetworkCtrlUnit_19 @[stealNetwork.scala 25:42]
    ctrlunits_19.clock <= clock
    ctrlunits_19.reset <= reset
    inst ctrlunits_20 of stealNetworkCtrlUnit_20 @[stealNetwork.scala 25:42]
    ctrlunits_20.clock <= clock
    ctrlunits_20.reset <= reset
    inst ctrlunits_21 of stealNetworkCtrlUnit_21 @[stealNetwork.scala 25:42]
    ctrlunits_21.clock <= clock
    ctrlunits_21.reset <= reset
    inst ctrlunits_22 of stealNetworkCtrlUnit_22 @[stealNetwork.scala 25:42]
    ctrlunits_22.clock <= clock
    ctrlunits_22.reset <= reset
    inst ctrlunits_23 of stealNetworkCtrlUnit_23 @[stealNetwork.scala 25:42]
    ctrlunits_23.clock <= clock
    ctrlunits_23.reset <= reset
    inst ctrlunits_24 of stealNetworkCtrlUnit_24 @[stealNetwork.scala 25:42]
    ctrlunits_24.clock <= clock
    ctrlunits_24.reset <= reset
    inst ctrlunits_25 of stealNetworkCtrlUnit_25 @[stealNetwork.scala 25:42]
    ctrlunits_25.clock <= clock
    ctrlunits_25.reset <= reset
    inst ctrlunits_26 of stealNetworkCtrlUnit_26 @[stealNetwork.scala 25:42]
    ctrlunits_26.clock <= clock
    ctrlunits_26.reset <= reset
    inst ctrlunits_27 of stealNetworkCtrlUnit_27 @[stealNetwork.scala 25:42]
    ctrlunits_27.clock <= clock
    ctrlunits_27.reset <= reset
    inst ctrlunits_28 of stealNetworkCtrlUnit_28 @[stealNetwork.scala 25:42]
    ctrlunits_28.clock <= clock
    ctrlunits_28.reset <= reset
    inst ctrlunits_29 of stealNetworkCtrlUnit_29 @[stealNetwork.scala 25:42]
    ctrlunits_29.clock <= clock
    ctrlunits_29.reset <= reset
    inst ctrlunits_30 of stealNetworkCtrlUnit_30 @[stealNetwork.scala 25:42]
    ctrlunits_30.clock <= clock
    ctrlunits_30.reset <= reset
    inst ctrlunits_31 of stealNetworkCtrlUnit_31 @[stealNetwork.scala 25:42]
    ctrlunits_31.clock <= clock
    ctrlunits_31.reset <= reset
    inst ctrlunits_32 of stealNetworkCtrlUnit_32 @[stealNetwork.scala 25:42]
    ctrlunits_32.clock <= clock
    ctrlunits_32.reset <= reset
    inst ctrlunits_33 of stealNetworkCtrlUnit_33 @[stealNetwork.scala 25:42]
    ctrlunits_33.clock <= clock
    ctrlunits_33.reset <= reset
    inst ctrlunits_34 of stealNetworkCtrlUnit_34 @[stealNetwork.scala 25:42]
    ctrlunits_34.clock <= clock
    ctrlunits_34.reset <= reset
    inst ctrlunits_35 of stealNetworkCtrlUnit_35 @[stealNetwork.scala 25:42]
    ctrlunits_35.clock <= clock
    ctrlunits_35.reset <= reset
    inst ctrlunits_36 of stealNetworkCtrlUnit_36 @[stealNetwork.scala 25:42]
    ctrlunits_36.clock <= clock
    ctrlunits_36.reset <= reset
    dataUnits_1.io.taskIn <= dataUnits_0.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_1.io.validIn <= dataUnits_0.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_1.io.connSS.qOutTask <= io.connSS[1].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[1].data.availableTask.bits <= dataUnits_1.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[1].data.availableTask.valid <= dataUnits_1.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_1.io.connSS.availableTask.ready <= io.connSS[1].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_2.io.taskIn <= dataUnits_1.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_2.io.validIn <= dataUnits_1.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_2.io.connSS.qOutTask <= io.connSS[2].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[2].data.availableTask.bits <= dataUnits_2.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[2].data.availableTask.valid <= dataUnits_2.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_2.io.connSS.availableTask.ready <= io.connSS[2].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_3.io.taskIn <= dataUnits_2.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_3.io.validIn <= dataUnits_2.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_3.io.connSS.qOutTask <= io.connSS[3].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[3].data.availableTask.bits <= dataUnits_3.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[3].data.availableTask.valid <= dataUnits_3.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_3.io.connSS.availableTask.ready <= io.connSS[3].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_4.io.taskIn <= dataUnits_3.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_4.io.validIn <= dataUnits_3.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_4.io.connSS.qOutTask <= io.connSS[4].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[4].data.availableTask.bits <= dataUnits_4.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[4].data.availableTask.valid <= dataUnits_4.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_4.io.connSS.availableTask.ready <= io.connSS[4].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_5.io.taskIn <= dataUnits_4.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_5.io.validIn <= dataUnits_4.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_5.io.connSS.qOutTask <= io.connSS[5].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[5].data.availableTask.bits <= dataUnits_5.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[5].data.availableTask.valid <= dataUnits_5.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_5.io.connSS.availableTask.ready <= io.connSS[5].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_6.io.taskIn <= dataUnits_5.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_6.io.validIn <= dataUnits_5.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_6.io.connSS.qOutTask <= io.connSS[6].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[6].data.availableTask.bits <= dataUnits_6.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[6].data.availableTask.valid <= dataUnits_6.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_6.io.connSS.availableTask.ready <= io.connSS[6].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_7.io.taskIn <= dataUnits_6.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_7.io.validIn <= dataUnits_6.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_7.io.connSS.qOutTask <= io.connSS[7].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[7].data.availableTask.bits <= dataUnits_7.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[7].data.availableTask.valid <= dataUnits_7.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_7.io.connSS.availableTask.ready <= io.connSS[7].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_8.io.taskIn <= dataUnits_7.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_8.io.validIn <= dataUnits_7.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_8.io.connSS.qOutTask <= io.connSS[8].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[8].data.availableTask.bits <= dataUnits_8.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[8].data.availableTask.valid <= dataUnits_8.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_8.io.connSS.availableTask.ready <= io.connSS[8].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_9.io.taskIn <= dataUnits_8.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_9.io.validIn <= dataUnits_8.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_9.io.connSS.qOutTask <= io.connSS[9].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[9].data.availableTask.bits <= dataUnits_9.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[9].data.availableTask.valid <= dataUnits_9.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_9.io.connSS.availableTask.ready <= io.connSS[9].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_10.io.taskIn <= dataUnits_9.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_10.io.validIn <= dataUnits_9.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_10.io.connSS.qOutTask <= io.connSS[10].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[10].data.availableTask.bits <= dataUnits_10.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[10].data.availableTask.valid <= dataUnits_10.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_10.io.connSS.availableTask.ready <= io.connSS[10].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_11.io.taskIn <= dataUnits_10.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_11.io.validIn <= dataUnits_10.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_11.io.connSS.qOutTask <= io.connSS[11].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[11].data.availableTask.bits <= dataUnits_11.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[11].data.availableTask.valid <= dataUnits_11.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_11.io.connSS.availableTask.ready <= io.connSS[11].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_12.io.taskIn <= dataUnits_11.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_12.io.validIn <= dataUnits_11.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_12.io.connSS.qOutTask <= io.connSS[12].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[12].data.availableTask.bits <= dataUnits_12.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[12].data.availableTask.valid <= dataUnits_12.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_12.io.connSS.availableTask.ready <= io.connSS[12].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_13.io.taskIn <= dataUnits_12.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_13.io.validIn <= dataUnits_12.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_13.io.connSS.qOutTask <= io.connSS[13].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[13].data.availableTask.bits <= dataUnits_13.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[13].data.availableTask.valid <= dataUnits_13.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_13.io.connSS.availableTask.ready <= io.connSS[13].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_14.io.taskIn <= dataUnits_13.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_14.io.validIn <= dataUnits_13.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_14.io.connSS.qOutTask <= io.connSS[14].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[14].data.availableTask.bits <= dataUnits_14.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[14].data.availableTask.valid <= dataUnits_14.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_14.io.connSS.availableTask.ready <= io.connSS[14].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_15.io.taskIn <= dataUnits_14.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_15.io.validIn <= dataUnits_14.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_15.io.connSS.qOutTask <= io.connSS[15].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[15].data.availableTask.bits <= dataUnits_15.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[15].data.availableTask.valid <= dataUnits_15.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_15.io.connSS.availableTask.ready <= io.connSS[15].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_16.io.taskIn <= dataUnits_15.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_16.io.validIn <= dataUnits_15.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_16.io.connSS.qOutTask <= io.connSS[16].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[16].data.availableTask.bits <= dataUnits_16.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[16].data.availableTask.valid <= dataUnits_16.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_16.io.connSS.availableTask.ready <= io.connSS[16].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_17.io.taskIn <= dataUnits_16.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_17.io.validIn <= dataUnits_16.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_17.io.connSS.qOutTask <= io.connSS[17].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[17].data.availableTask.bits <= dataUnits_17.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[17].data.availableTask.valid <= dataUnits_17.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_17.io.connSS.availableTask.ready <= io.connSS[17].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_18.io.taskIn <= dataUnits_17.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_18.io.validIn <= dataUnits_17.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_18.io.connSS.qOutTask <= io.connSS[18].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[18].data.availableTask.bits <= dataUnits_18.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[18].data.availableTask.valid <= dataUnits_18.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_18.io.connSS.availableTask.ready <= io.connSS[18].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_19.io.taskIn <= dataUnits_18.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_19.io.validIn <= dataUnits_18.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_19.io.connSS.qOutTask <= io.connSS[19].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[19].data.availableTask.bits <= dataUnits_19.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[19].data.availableTask.valid <= dataUnits_19.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_19.io.connSS.availableTask.ready <= io.connSS[19].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_20.io.taskIn <= dataUnits_19.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_20.io.validIn <= dataUnits_19.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_20.io.connSS.qOutTask <= io.connSS[20].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[20].data.availableTask.bits <= dataUnits_20.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[20].data.availableTask.valid <= dataUnits_20.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_20.io.connSS.availableTask.ready <= io.connSS[20].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_21.io.taskIn <= dataUnits_20.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_21.io.validIn <= dataUnits_20.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_21.io.connSS.qOutTask <= io.connSS[21].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[21].data.availableTask.bits <= dataUnits_21.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[21].data.availableTask.valid <= dataUnits_21.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_21.io.connSS.availableTask.ready <= io.connSS[21].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_22.io.taskIn <= dataUnits_21.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_22.io.validIn <= dataUnits_21.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_22.io.connSS.qOutTask <= io.connSS[22].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[22].data.availableTask.bits <= dataUnits_22.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[22].data.availableTask.valid <= dataUnits_22.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_22.io.connSS.availableTask.ready <= io.connSS[22].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_23.io.taskIn <= dataUnits_22.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_23.io.validIn <= dataUnits_22.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_23.io.connSS.qOutTask <= io.connSS[23].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[23].data.availableTask.bits <= dataUnits_23.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[23].data.availableTask.valid <= dataUnits_23.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_23.io.connSS.availableTask.ready <= io.connSS[23].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_24.io.taskIn <= dataUnits_23.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_24.io.validIn <= dataUnits_23.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_24.io.connSS.qOutTask <= io.connSS[24].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[24].data.availableTask.bits <= dataUnits_24.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[24].data.availableTask.valid <= dataUnits_24.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_24.io.connSS.availableTask.ready <= io.connSS[24].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_25.io.taskIn <= dataUnits_24.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_25.io.validIn <= dataUnits_24.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_25.io.connSS.qOutTask <= io.connSS[25].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[25].data.availableTask.bits <= dataUnits_25.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[25].data.availableTask.valid <= dataUnits_25.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_25.io.connSS.availableTask.ready <= io.connSS[25].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_26.io.taskIn <= dataUnits_25.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_26.io.validIn <= dataUnits_25.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_26.io.connSS.qOutTask <= io.connSS[26].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[26].data.availableTask.bits <= dataUnits_26.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[26].data.availableTask.valid <= dataUnits_26.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_26.io.connSS.availableTask.ready <= io.connSS[26].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_27.io.taskIn <= dataUnits_26.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_27.io.validIn <= dataUnits_26.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_27.io.connSS.qOutTask <= io.connSS[27].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[27].data.availableTask.bits <= dataUnits_27.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[27].data.availableTask.valid <= dataUnits_27.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_27.io.connSS.availableTask.ready <= io.connSS[27].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_28.io.taskIn <= dataUnits_27.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_28.io.validIn <= dataUnits_27.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_28.io.connSS.qOutTask <= io.connSS[28].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[28].data.availableTask.bits <= dataUnits_28.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[28].data.availableTask.valid <= dataUnits_28.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_28.io.connSS.availableTask.ready <= io.connSS[28].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_29.io.taskIn <= dataUnits_28.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_29.io.validIn <= dataUnits_28.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_29.io.connSS.qOutTask <= io.connSS[29].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[29].data.availableTask.bits <= dataUnits_29.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[29].data.availableTask.valid <= dataUnits_29.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_29.io.connSS.availableTask.ready <= io.connSS[29].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_30.io.taskIn <= dataUnits_29.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_30.io.validIn <= dataUnits_29.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_30.io.connSS.qOutTask <= io.connSS[30].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[30].data.availableTask.bits <= dataUnits_30.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[30].data.availableTask.valid <= dataUnits_30.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_30.io.connSS.availableTask.ready <= io.connSS[30].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_31.io.taskIn <= dataUnits_30.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_31.io.validIn <= dataUnits_30.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_31.io.connSS.qOutTask <= io.connSS[31].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[31].data.availableTask.bits <= dataUnits_31.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[31].data.availableTask.valid <= dataUnits_31.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_31.io.connSS.availableTask.ready <= io.connSS[31].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_32.io.taskIn <= dataUnits_31.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_32.io.validIn <= dataUnits_31.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_32.io.connSS.qOutTask <= io.connSS[32].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[32].data.availableTask.bits <= dataUnits_32.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[32].data.availableTask.valid <= dataUnits_32.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_32.io.connSS.availableTask.ready <= io.connSS[32].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_33.io.taskIn <= dataUnits_32.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_33.io.validIn <= dataUnits_32.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_33.io.connSS.qOutTask <= io.connSS[33].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[33].data.availableTask.bits <= dataUnits_33.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[33].data.availableTask.valid <= dataUnits_33.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_33.io.connSS.availableTask.ready <= io.connSS[33].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_34.io.taskIn <= dataUnits_33.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_34.io.validIn <= dataUnits_33.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_34.io.connSS.qOutTask <= io.connSS[34].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[34].data.availableTask.bits <= dataUnits_34.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[34].data.availableTask.valid <= dataUnits_34.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_34.io.connSS.availableTask.ready <= io.connSS[34].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_35.io.taskIn <= dataUnits_34.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_35.io.validIn <= dataUnits_34.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_35.io.connSS.qOutTask <= io.connSS[35].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[35].data.availableTask.bits <= dataUnits_35.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[35].data.availableTask.valid <= dataUnits_35.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_35.io.connSS.availableTask.ready <= io.connSS[35].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_36.io.taskIn <= dataUnits_35.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_36.io.validIn <= dataUnits_35.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_36.io.connSS.qOutTask <= io.connSS[36].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[36].data.availableTask.bits <= dataUnits_36.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[36].data.availableTask.valid <= dataUnits_36.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_36.io.connSS.availableTask.ready <= io.connSS[36].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_0.io.taskIn <= dataUnits_36.io.taskOut @[stealNetwork.scala 34:27]
    dataUnits_0.io.validIn <= dataUnits_36.io.validOut @[stealNetwork.scala 35:27]
    dataUnits_0.io.connSS.qOutTask <= io.connSS[0].data.qOutTask @[stealNetwork.scala 36:27]
    io.connSS[0].data.availableTask.bits <= dataUnits_0.io.connSS.availableTask.bits @[stealNetwork.scala 36:27]
    io.connSS[0].data.availableTask.valid <= dataUnits_0.io.connSS.availableTask.valid @[stealNetwork.scala 36:27]
    dataUnits_0.io.connSS.availableTask.ready <= io.connSS[0].data.availableTask.ready @[stealNetwork.scala 36:27]
    ctrlunits_0.io.reqTaskIn <= ctrlunits_1.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_0.io.connSS.stealReq.valid <= io.connSS[0].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[0].ctrl.stealReq.ready <= ctrlunits_0.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_0.io.connSS.serveStealReq.valid <= io.connSS[0].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[0].ctrl.serveStealReq.ready <= ctrlunits_0.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_1.io.reqTaskIn <= ctrlunits_2.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_1.io.connSS.stealReq.valid <= io.connSS[1].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[1].ctrl.stealReq.ready <= ctrlunits_1.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_1.io.connSS.serveStealReq.valid <= io.connSS[1].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[1].ctrl.serveStealReq.ready <= ctrlunits_1.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_2.io.reqTaskIn <= ctrlunits_3.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_2.io.connSS.stealReq.valid <= io.connSS[2].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[2].ctrl.stealReq.ready <= ctrlunits_2.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_2.io.connSS.serveStealReq.valid <= io.connSS[2].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[2].ctrl.serveStealReq.ready <= ctrlunits_2.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_3.io.reqTaskIn <= ctrlunits_4.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_3.io.connSS.stealReq.valid <= io.connSS[3].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[3].ctrl.stealReq.ready <= ctrlunits_3.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_3.io.connSS.serveStealReq.valid <= io.connSS[3].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[3].ctrl.serveStealReq.ready <= ctrlunits_3.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_4.io.reqTaskIn <= ctrlunits_5.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_4.io.connSS.stealReq.valid <= io.connSS[4].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[4].ctrl.stealReq.ready <= ctrlunits_4.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_4.io.connSS.serveStealReq.valid <= io.connSS[4].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[4].ctrl.serveStealReq.ready <= ctrlunits_4.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_5.io.reqTaskIn <= ctrlunits_6.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_5.io.connSS.stealReq.valid <= io.connSS[5].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[5].ctrl.stealReq.ready <= ctrlunits_5.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_5.io.connSS.serveStealReq.valid <= io.connSS[5].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[5].ctrl.serveStealReq.ready <= ctrlunits_5.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_6.io.reqTaskIn <= ctrlunits_7.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_6.io.connSS.stealReq.valid <= io.connSS[6].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[6].ctrl.stealReq.ready <= ctrlunits_6.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_6.io.connSS.serveStealReq.valid <= io.connSS[6].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[6].ctrl.serveStealReq.ready <= ctrlunits_6.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_7.io.reqTaskIn <= ctrlunits_8.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_7.io.connSS.stealReq.valid <= io.connSS[7].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[7].ctrl.stealReq.ready <= ctrlunits_7.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_7.io.connSS.serveStealReq.valid <= io.connSS[7].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[7].ctrl.serveStealReq.ready <= ctrlunits_7.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_8.io.reqTaskIn <= ctrlunits_9.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_8.io.connSS.stealReq.valid <= io.connSS[8].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[8].ctrl.stealReq.ready <= ctrlunits_8.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_8.io.connSS.serveStealReq.valid <= io.connSS[8].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[8].ctrl.serveStealReq.ready <= ctrlunits_8.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_9.io.reqTaskIn <= ctrlunits_10.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_9.io.connSS.stealReq.valid <= io.connSS[9].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[9].ctrl.stealReq.ready <= ctrlunits_9.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_9.io.connSS.serveStealReq.valid <= io.connSS[9].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[9].ctrl.serveStealReq.ready <= ctrlunits_9.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_10.io.reqTaskIn <= ctrlunits_11.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_10.io.connSS.stealReq.valid <= io.connSS[10].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[10].ctrl.stealReq.ready <= ctrlunits_10.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_10.io.connSS.serveStealReq.valid <= io.connSS[10].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[10].ctrl.serveStealReq.ready <= ctrlunits_10.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_11.io.reqTaskIn <= ctrlunits_12.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_11.io.connSS.stealReq.valid <= io.connSS[11].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[11].ctrl.stealReq.ready <= ctrlunits_11.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_11.io.connSS.serveStealReq.valid <= io.connSS[11].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[11].ctrl.serveStealReq.ready <= ctrlunits_11.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_12.io.reqTaskIn <= ctrlunits_13.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_12.io.connSS.stealReq.valid <= io.connSS[12].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[12].ctrl.stealReq.ready <= ctrlunits_12.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_12.io.connSS.serveStealReq.valid <= io.connSS[12].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[12].ctrl.serveStealReq.ready <= ctrlunits_12.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_13.io.reqTaskIn <= ctrlunits_14.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_13.io.connSS.stealReq.valid <= io.connSS[13].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[13].ctrl.stealReq.ready <= ctrlunits_13.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_13.io.connSS.serveStealReq.valid <= io.connSS[13].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[13].ctrl.serveStealReq.ready <= ctrlunits_13.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_14.io.reqTaskIn <= ctrlunits_15.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_14.io.connSS.stealReq.valid <= io.connSS[14].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[14].ctrl.stealReq.ready <= ctrlunits_14.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_14.io.connSS.serveStealReq.valid <= io.connSS[14].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[14].ctrl.serveStealReq.ready <= ctrlunits_14.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_15.io.reqTaskIn <= ctrlunits_16.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_15.io.connSS.stealReq.valid <= io.connSS[15].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[15].ctrl.stealReq.ready <= ctrlunits_15.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_15.io.connSS.serveStealReq.valid <= io.connSS[15].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[15].ctrl.serveStealReq.ready <= ctrlunits_15.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_16.io.reqTaskIn <= ctrlunits_17.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_16.io.connSS.stealReq.valid <= io.connSS[16].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[16].ctrl.stealReq.ready <= ctrlunits_16.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_16.io.connSS.serveStealReq.valid <= io.connSS[16].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[16].ctrl.serveStealReq.ready <= ctrlunits_16.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_17.io.reqTaskIn <= ctrlunits_18.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_17.io.connSS.stealReq.valid <= io.connSS[17].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[17].ctrl.stealReq.ready <= ctrlunits_17.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_17.io.connSS.serveStealReq.valid <= io.connSS[17].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[17].ctrl.serveStealReq.ready <= ctrlunits_17.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_18.io.reqTaskIn <= ctrlunits_19.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_18.io.connSS.stealReq.valid <= io.connSS[18].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[18].ctrl.stealReq.ready <= ctrlunits_18.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_18.io.connSS.serveStealReq.valid <= io.connSS[18].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[18].ctrl.serveStealReq.ready <= ctrlunits_18.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_19.io.reqTaskIn <= ctrlunits_20.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_19.io.connSS.stealReq.valid <= io.connSS[19].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[19].ctrl.stealReq.ready <= ctrlunits_19.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_19.io.connSS.serveStealReq.valid <= io.connSS[19].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[19].ctrl.serveStealReq.ready <= ctrlunits_19.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_20.io.reqTaskIn <= ctrlunits_21.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_20.io.connSS.stealReq.valid <= io.connSS[20].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[20].ctrl.stealReq.ready <= ctrlunits_20.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_20.io.connSS.serveStealReq.valid <= io.connSS[20].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[20].ctrl.serveStealReq.ready <= ctrlunits_20.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_21.io.reqTaskIn <= ctrlunits_22.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_21.io.connSS.stealReq.valid <= io.connSS[21].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[21].ctrl.stealReq.ready <= ctrlunits_21.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_21.io.connSS.serveStealReq.valid <= io.connSS[21].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[21].ctrl.serveStealReq.ready <= ctrlunits_21.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_22.io.reqTaskIn <= ctrlunits_23.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_22.io.connSS.stealReq.valid <= io.connSS[22].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[22].ctrl.stealReq.ready <= ctrlunits_22.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_22.io.connSS.serveStealReq.valid <= io.connSS[22].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[22].ctrl.serveStealReq.ready <= ctrlunits_22.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_23.io.reqTaskIn <= ctrlunits_24.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_23.io.connSS.stealReq.valid <= io.connSS[23].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[23].ctrl.stealReq.ready <= ctrlunits_23.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_23.io.connSS.serveStealReq.valid <= io.connSS[23].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[23].ctrl.serveStealReq.ready <= ctrlunits_23.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_24.io.reqTaskIn <= ctrlunits_25.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_24.io.connSS.stealReq.valid <= io.connSS[24].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[24].ctrl.stealReq.ready <= ctrlunits_24.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_24.io.connSS.serveStealReq.valid <= io.connSS[24].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[24].ctrl.serveStealReq.ready <= ctrlunits_24.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_25.io.reqTaskIn <= ctrlunits_26.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_25.io.connSS.stealReq.valid <= io.connSS[25].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[25].ctrl.stealReq.ready <= ctrlunits_25.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_25.io.connSS.serveStealReq.valid <= io.connSS[25].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[25].ctrl.serveStealReq.ready <= ctrlunits_25.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_26.io.reqTaskIn <= ctrlunits_27.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_26.io.connSS.stealReq.valid <= io.connSS[26].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[26].ctrl.stealReq.ready <= ctrlunits_26.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_26.io.connSS.serveStealReq.valid <= io.connSS[26].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[26].ctrl.serveStealReq.ready <= ctrlunits_26.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_27.io.reqTaskIn <= ctrlunits_28.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_27.io.connSS.stealReq.valid <= io.connSS[27].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[27].ctrl.stealReq.ready <= ctrlunits_27.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_27.io.connSS.serveStealReq.valid <= io.connSS[27].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[27].ctrl.serveStealReq.ready <= ctrlunits_27.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_28.io.reqTaskIn <= ctrlunits_29.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_28.io.connSS.stealReq.valid <= io.connSS[28].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[28].ctrl.stealReq.ready <= ctrlunits_28.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_28.io.connSS.serveStealReq.valid <= io.connSS[28].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[28].ctrl.serveStealReq.ready <= ctrlunits_28.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_29.io.reqTaskIn <= ctrlunits_30.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_29.io.connSS.stealReq.valid <= io.connSS[29].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[29].ctrl.stealReq.ready <= ctrlunits_29.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_29.io.connSS.serveStealReq.valid <= io.connSS[29].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[29].ctrl.serveStealReq.ready <= ctrlunits_29.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_30.io.reqTaskIn <= ctrlunits_31.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_30.io.connSS.stealReq.valid <= io.connSS[30].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[30].ctrl.stealReq.ready <= ctrlunits_30.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_30.io.connSS.serveStealReq.valid <= io.connSS[30].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[30].ctrl.serveStealReq.ready <= ctrlunits_30.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_31.io.reqTaskIn <= ctrlunits_32.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_31.io.connSS.stealReq.valid <= io.connSS[31].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[31].ctrl.stealReq.ready <= ctrlunits_31.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_31.io.connSS.serveStealReq.valid <= io.connSS[31].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[31].ctrl.serveStealReq.ready <= ctrlunits_31.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_32.io.reqTaskIn <= ctrlunits_33.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_32.io.connSS.stealReq.valid <= io.connSS[32].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[32].ctrl.stealReq.ready <= ctrlunits_32.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_32.io.connSS.serveStealReq.valid <= io.connSS[32].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[32].ctrl.serveStealReq.ready <= ctrlunits_32.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_33.io.reqTaskIn <= ctrlunits_34.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_33.io.connSS.stealReq.valid <= io.connSS[33].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[33].ctrl.stealReq.ready <= ctrlunits_33.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_33.io.connSS.serveStealReq.valid <= io.connSS[33].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[33].ctrl.serveStealReq.ready <= ctrlunits_33.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_34.io.reqTaskIn <= ctrlunits_35.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_34.io.connSS.stealReq.valid <= io.connSS[34].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[34].ctrl.stealReq.ready <= ctrlunits_34.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_34.io.connSS.serveStealReq.valid <= io.connSS[34].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[34].ctrl.serveStealReq.ready <= ctrlunits_34.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_35.io.reqTaskIn <= ctrlunits_36.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_35.io.connSS.stealReq.valid <= io.connSS[35].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[35].ctrl.stealReq.ready <= ctrlunits_35.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_35.io.connSS.serveStealReq.valid <= io.connSS[35].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[35].ctrl.serveStealReq.ready <= ctrlunits_35.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_36.io.reqTaskIn <= ctrlunits_0.io.reqTaskOut @[stealNetwork.scala 44:36]
    ctrlunits_36.io.connSS.stealReq.valid <= io.connSS[36].ctrl.stealReq.valid @[stealNetwork.scala 45:36]
    io.connSS[36].ctrl.stealReq.ready <= ctrlunits_36.io.connSS.stealReq.ready @[stealNetwork.scala 45:36]
    ctrlunits_36.io.connSS.serveStealReq.valid <= io.connSS[36].ctrl.serveStealReq.valid @[stealNetwork.scala 45:36]
    io.connSS[36].ctrl.serveStealReq.ready <= ctrlunits_36.io.connSS.serveStealReq.ready @[stealNetwork.scala 45:36]
    io.ntwDataUnitOccupancyVSS[0] <= dataUnits_0.io.occupied @[stealNetwork.scala 49:54]

  module stealServer :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h25")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h25") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h25") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h25") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h25") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h25") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h25") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h25") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h25") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h1f")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h25") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h25") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  extmodule DualPortBRAM :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_1 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_1 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_1 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_2 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_2 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_2 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_3 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_3 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_3 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_4 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_4 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_4 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_5 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_5 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_5 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_6 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_6 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_6 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_7 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_7 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_7 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_8 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_8 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_8 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_9 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_9 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_9 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_10 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_10 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_10 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_11 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_11 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_11 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_12 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_12 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_12 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_13 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_13 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_13 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_14 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_14 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_14 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_15 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_15 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_15 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_16 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_16 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_16 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_17 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_17 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_17 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_18 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_18 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_18 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_19 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_19 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_19 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_20 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_20 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_20 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_21 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_21 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_21 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_22 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_22 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_22 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_23 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_23 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_23 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_24 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_24 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_24 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_25 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_25 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_25 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_26 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_26 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_26 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_27 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_27 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_27 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_28 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_28 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_28 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_29 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_29 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_29 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_30 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_30 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_30 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_31 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    output b : { flip addr : UInt<9>, flip din : UInt<256>, flip wr : UInt<1>, dout : UInt<256>}
    defname = DualPortBRAM
    parameter DATA = 256
    parameter ADDR = 9

  module hw_deque_31 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_31 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  module stealNW_TQ :
    input clock : Clock
    input reset : Reset
    output io : { connPE : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}[32], connVSS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}[1], connVAS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}[4], ntwDataUnitOccupancyVSS : UInt<1>[1]}

    inst stealNet of stealNetwork @[stealNW_TQ.scala 31:30]
    stealNet.clock <= clock
    stealNet.reset <= reset
    inst stealServers_0 of stealServer @[stealNW_TQ.scala 48:49]
    stealServers_0.clock <= clock
    stealServers_0.reset <= reset
    inst stealServers_1 of stealServer_1 @[stealNW_TQ.scala 48:49]
    stealServers_1.clock <= clock
    stealServers_1.reset <= reset
    inst stealServers_2 of stealServer_2 @[stealNW_TQ.scala 48:49]
    stealServers_2.clock <= clock
    stealServers_2.reset <= reset
    inst stealServers_3 of stealServer_3 @[stealNW_TQ.scala 48:49]
    stealServers_3.clock <= clock
    stealServers_3.reset <= reset
    inst stealServers_4 of stealServer_4 @[stealNW_TQ.scala 48:49]
    stealServers_4.clock <= clock
    stealServers_4.reset <= reset
    inst stealServers_5 of stealServer_5 @[stealNW_TQ.scala 48:49]
    stealServers_5.clock <= clock
    stealServers_5.reset <= reset
    inst stealServers_6 of stealServer_6 @[stealNW_TQ.scala 48:49]
    stealServers_6.clock <= clock
    stealServers_6.reset <= reset
    inst stealServers_7 of stealServer_7 @[stealNW_TQ.scala 48:49]
    stealServers_7.clock <= clock
    stealServers_7.reset <= reset
    inst stealServers_8 of stealServer_8 @[stealNW_TQ.scala 48:49]
    stealServers_8.clock <= clock
    stealServers_8.reset <= reset
    inst stealServers_9 of stealServer_9 @[stealNW_TQ.scala 48:49]
    stealServers_9.clock <= clock
    stealServers_9.reset <= reset
    inst stealServers_10 of stealServer_10 @[stealNW_TQ.scala 48:49]
    stealServers_10.clock <= clock
    stealServers_10.reset <= reset
    inst stealServers_11 of stealServer_11 @[stealNW_TQ.scala 48:49]
    stealServers_11.clock <= clock
    stealServers_11.reset <= reset
    inst stealServers_12 of stealServer_12 @[stealNW_TQ.scala 48:49]
    stealServers_12.clock <= clock
    stealServers_12.reset <= reset
    inst stealServers_13 of stealServer_13 @[stealNW_TQ.scala 48:49]
    stealServers_13.clock <= clock
    stealServers_13.reset <= reset
    inst stealServers_14 of stealServer_14 @[stealNW_TQ.scala 48:49]
    stealServers_14.clock <= clock
    stealServers_14.reset <= reset
    inst stealServers_15 of stealServer_15 @[stealNW_TQ.scala 48:49]
    stealServers_15.clock <= clock
    stealServers_15.reset <= reset
    inst stealServers_16 of stealServer_16 @[stealNW_TQ.scala 48:49]
    stealServers_16.clock <= clock
    stealServers_16.reset <= reset
    inst stealServers_17 of stealServer_17 @[stealNW_TQ.scala 48:49]
    stealServers_17.clock <= clock
    stealServers_17.reset <= reset
    inst stealServers_18 of stealServer_18 @[stealNW_TQ.scala 48:49]
    stealServers_18.clock <= clock
    stealServers_18.reset <= reset
    inst stealServers_19 of stealServer_19 @[stealNW_TQ.scala 48:49]
    stealServers_19.clock <= clock
    stealServers_19.reset <= reset
    inst stealServers_20 of stealServer_20 @[stealNW_TQ.scala 48:49]
    stealServers_20.clock <= clock
    stealServers_20.reset <= reset
    inst stealServers_21 of stealServer_21 @[stealNW_TQ.scala 48:49]
    stealServers_21.clock <= clock
    stealServers_21.reset <= reset
    inst stealServers_22 of stealServer_22 @[stealNW_TQ.scala 48:49]
    stealServers_22.clock <= clock
    stealServers_22.reset <= reset
    inst stealServers_23 of stealServer_23 @[stealNW_TQ.scala 48:49]
    stealServers_23.clock <= clock
    stealServers_23.reset <= reset
    inst stealServers_24 of stealServer_24 @[stealNW_TQ.scala 48:49]
    stealServers_24.clock <= clock
    stealServers_24.reset <= reset
    inst stealServers_25 of stealServer_25 @[stealNW_TQ.scala 48:49]
    stealServers_25.clock <= clock
    stealServers_25.reset <= reset
    inst stealServers_26 of stealServer_26 @[stealNW_TQ.scala 48:49]
    stealServers_26.clock <= clock
    stealServers_26.reset <= reset
    inst stealServers_27 of stealServer_27 @[stealNW_TQ.scala 48:49]
    stealServers_27.clock <= clock
    stealServers_27.reset <= reset
    inst stealServers_28 of stealServer_28 @[stealNW_TQ.scala 48:49]
    stealServers_28.clock <= clock
    stealServers_28.reset <= reset
    inst stealServers_29 of stealServer_29 @[stealNW_TQ.scala 48:49]
    stealServers_29.clock <= clock
    stealServers_29.reset <= reset
    inst stealServers_30 of stealServer_30 @[stealNW_TQ.scala 48:49]
    stealServers_30.clock <= clock
    stealServers_30.reset <= reset
    inst stealServers_31 of stealServer_31 @[stealNW_TQ.scala 48:49]
    stealServers_31.clock <= clock
    stealServers_31.reset <= reset
    inst taskQueues_0 of hw_deque @[stealNW_TQ.scala 52:49]
    taskQueues_0.clock <= clock
    taskQueues_0.reset <= reset
    inst taskQueues_1 of hw_deque_1 @[stealNW_TQ.scala 52:49]
    taskQueues_1.clock <= clock
    taskQueues_1.reset <= reset
    inst taskQueues_2 of hw_deque_2 @[stealNW_TQ.scala 52:49]
    taskQueues_2.clock <= clock
    taskQueues_2.reset <= reset
    inst taskQueues_3 of hw_deque_3 @[stealNW_TQ.scala 52:49]
    taskQueues_3.clock <= clock
    taskQueues_3.reset <= reset
    inst taskQueues_4 of hw_deque_4 @[stealNW_TQ.scala 52:49]
    taskQueues_4.clock <= clock
    taskQueues_4.reset <= reset
    inst taskQueues_5 of hw_deque_5 @[stealNW_TQ.scala 52:49]
    taskQueues_5.clock <= clock
    taskQueues_5.reset <= reset
    inst taskQueues_6 of hw_deque_6 @[stealNW_TQ.scala 52:49]
    taskQueues_6.clock <= clock
    taskQueues_6.reset <= reset
    inst taskQueues_7 of hw_deque_7 @[stealNW_TQ.scala 52:49]
    taskQueues_7.clock <= clock
    taskQueues_7.reset <= reset
    inst taskQueues_8 of hw_deque_8 @[stealNW_TQ.scala 52:49]
    taskQueues_8.clock <= clock
    taskQueues_8.reset <= reset
    inst taskQueues_9 of hw_deque_9 @[stealNW_TQ.scala 52:49]
    taskQueues_9.clock <= clock
    taskQueues_9.reset <= reset
    inst taskQueues_10 of hw_deque_10 @[stealNW_TQ.scala 52:49]
    taskQueues_10.clock <= clock
    taskQueues_10.reset <= reset
    inst taskQueues_11 of hw_deque_11 @[stealNW_TQ.scala 52:49]
    taskQueues_11.clock <= clock
    taskQueues_11.reset <= reset
    inst taskQueues_12 of hw_deque_12 @[stealNW_TQ.scala 52:49]
    taskQueues_12.clock <= clock
    taskQueues_12.reset <= reset
    inst taskQueues_13 of hw_deque_13 @[stealNW_TQ.scala 52:49]
    taskQueues_13.clock <= clock
    taskQueues_13.reset <= reset
    inst taskQueues_14 of hw_deque_14 @[stealNW_TQ.scala 52:49]
    taskQueues_14.clock <= clock
    taskQueues_14.reset <= reset
    inst taskQueues_15 of hw_deque_15 @[stealNW_TQ.scala 52:49]
    taskQueues_15.clock <= clock
    taskQueues_15.reset <= reset
    inst taskQueues_16 of hw_deque_16 @[stealNW_TQ.scala 52:49]
    taskQueues_16.clock <= clock
    taskQueues_16.reset <= reset
    inst taskQueues_17 of hw_deque_17 @[stealNW_TQ.scala 52:49]
    taskQueues_17.clock <= clock
    taskQueues_17.reset <= reset
    inst taskQueues_18 of hw_deque_18 @[stealNW_TQ.scala 52:49]
    taskQueues_18.clock <= clock
    taskQueues_18.reset <= reset
    inst taskQueues_19 of hw_deque_19 @[stealNW_TQ.scala 52:49]
    taskQueues_19.clock <= clock
    taskQueues_19.reset <= reset
    inst taskQueues_20 of hw_deque_20 @[stealNW_TQ.scala 52:49]
    taskQueues_20.clock <= clock
    taskQueues_20.reset <= reset
    inst taskQueues_21 of hw_deque_21 @[stealNW_TQ.scala 52:49]
    taskQueues_21.clock <= clock
    taskQueues_21.reset <= reset
    inst taskQueues_22 of hw_deque_22 @[stealNW_TQ.scala 52:49]
    taskQueues_22.clock <= clock
    taskQueues_22.reset <= reset
    inst taskQueues_23 of hw_deque_23 @[stealNW_TQ.scala 52:49]
    taskQueues_23.clock <= clock
    taskQueues_23.reset <= reset
    inst taskQueues_24 of hw_deque_24 @[stealNW_TQ.scala 52:49]
    taskQueues_24.clock <= clock
    taskQueues_24.reset <= reset
    inst taskQueues_25 of hw_deque_25 @[stealNW_TQ.scala 52:49]
    taskQueues_25.clock <= clock
    taskQueues_25.reset <= reset
    inst taskQueues_26 of hw_deque_26 @[stealNW_TQ.scala 52:49]
    taskQueues_26.clock <= clock
    taskQueues_26.reset <= reset
    inst taskQueues_27 of hw_deque_27 @[stealNW_TQ.scala 52:49]
    taskQueues_27.clock <= clock
    taskQueues_27.reset <= reset
    inst taskQueues_28 of hw_deque_28 @[stealNW_TQ.scala 52:49]
    taskQueues_28.clock <= clock
    taskQueues_28.reset <= reset
    inst taskQueues_29 of hw_deque_29 @[stealNW_TQ.scala 52:49]
    taskQueues_29.clock <= clock
    taskQueues_29.reset <= reset
    inst taskQueues_30 of hw_deque_30 @[stealNW_TQ.scala 52:49]
    taskQueues_30.clock <= clock
    taskQueues_30.reset <= reset
    inst taskQueues_31 of hw_deque_31 @[stealNW_TQ.scala 52:49]
    taskQueues_31.clock <= clock
    taskQueues_31.reset <= reset
    io.connPE[0].pop.bits <= taskQueues_0.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[0].pop.valid <= taskQueues_0.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_0.io.connVec[0].pop.ready <= io.connPE[0].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_0.io.connVec[0].push <= io.connPE[0].push @[stealNW_TQ.scala 56:37]
    io.connPE[0].currLength <= taskQueues_0.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[1].pop.bits <= taskQueues_1.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[1].pop.valid <= taskQueues_1.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_1.io.connVec[0].pop.ready <= io.connPE[1].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_1.io.connVec[0].push <= io.connPE[1].push @[stealNW_TQ.scala 56:37]
    io.connPE[1].currLength <= taskQueues_1.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[2].pop.bits <= taskQueues_2.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[2].pop.valid <= taskQueues_2.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_2.io.connVec[0].pop.ready <= io.connPE[2].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_2.io.connVec[0].push <= io.connPE[2].push @[stealNW_TQ.scala 56:37]
    io.connPE[2].currLength <= taskQueues_2.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[3].pop.bits <= taskQueues_3.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[3].pop.valid <= taskQueues_3.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_3.io.connVec[0].pop.ready <= io.connPE[3].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_3.io.connVec[0].push <= io.connPE[3].push @[stealNW_TQ.scala 56:37]
    io.connPE[3].currLength <= taskQueues_3.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[4].pop.bits <= taskQueues_4.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[4].pop.valid <= taskQueues_4.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_4.io.connVec[0].pop.ready <= io.connPE[4].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_4.io.connVec[0].push <= io.connPE[4].push @[stealNW_TQ.scala 56:37]
    io.connPE[4].currLength <= taskQueues_4.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[5].pop.bits <= taskQueues_5.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[5].pop.valid <= taskQueues_5.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_5.io.connVec[0].pop.ready <= io.connPE[5].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_5.io.connVec[0].push <= io.connPE[5].push @[stealNW_TQ.scala 56:37]
    io.connPE[5].currLength <= taskQueues_5.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[6].pop.bits <= taskQueues_6.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[6].pop.valid <= taskQueues_6.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_6.io.connVec[0].pop.ready <= io.connPE[6].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_6.io.connVec[0].push <= io.connPE[6].push @[stealNW_TQ.scala 56:37]
    io.connPE[6].currLength <= taskQueues_6.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[7].pop.bits <= taskQueues_7.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[7].pop.valid <= taskQueues_7.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_7.io.connVec[0].pop.ready <= io.connPE[7].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_7.io.connVec[0].push <= io.connPE[7].push @[stealNW_TQ.scala 56:37]
    io.connPE[7].currLength <= taskQueues_7.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[8].pop.bits <= taskQueues_8.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[8].pop.valid <= taskQueues_8.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_8.io.connVec[0].pop.ready <= io.connPE[8].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_8.io.connVec[0].push <= io.connPE[8].push @[stealNW_TQ.scala 56:37]
    io.connPE[8].currLength <= taskQueues_8.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[9].pop.bits <= taskQueues_9.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[9].pop.valid <= taskQueues_9.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_9.io.connVec[0].pop.ready <= io.connPE[9].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_9.io.connVec[0].push <= io.connPE[9].push @[stealNW_TQ.scala 56:37]
    io.connPE[9].currLength <= taskQueues_9.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[10].pop.bits <= taskQueues_10.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[10].pop.valid <= taskQueues_10.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_10.io.connVec[0].pop.ready <= io.connPE[10].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_10.io.connVec[0].push <= io.connPE[10].push @[stealNW_TQ.scala 56:37]
    io.connPE[10].currLength <= taskQueues_10.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[11].pop.bits <= taskQueues_11.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[11].pop.valid <= taskQueues_11.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_11.io.connVec[0].pop.ready <= io.connPE[11].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_11.io.connVec[0].push <= io.connPE[11].push @[stealNW_TQ.scala 56:37]
    io.connPE[11].currLength <= taskQueues_11.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[12].pop.bits <= taskQueues_12.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[12].pop.valid <= taskQueues_12.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_12.io.connVec[0].pop.ready <= io.connPE[12].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_12.io.connVec[0].push <= io.connPE[12].push @[stealNW_TQ.scala 56:37]
    io.connPE[12].currLength <= taskQueues_12.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[13].pop.bits <= taskQueues_13.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[13].pop.valid <= taskQueues_13.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_13.io.connVec[0].pop.ready <= io.connPE[13].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_13.io.connVec[0].push <= io.connPE[13].push @[stealNW_TQ.scala 56:37]
    io.connPE[13].currLength <= taskQueues_13.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[14].pop.bits <= taskQueues_14.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[14].pop.valid <= taskQueues_14.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_14.io.connVec[0].pop.ready <= io.connPE[14].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_14.io.connVec[0].push <= io.connPE[14].push @[stealNW_TQ.scala 56:37]
    io.connPE[14].currLength <= taskQueues_14.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[15].pop.bits <= taskQueues_15.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[15].pop.valid <= taskQueues_15.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_15.io.connVec[0].pop.ready <= io.connPE[15].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_15.io.connVec[0].push <= io.connPE[15].push @[stealNW_TQ.scala 56:37]
    io.connPE[15].currLength <= taskQueues_15.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[16].pop.bits <= taskQueues_16.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[16].pop.valid <= taskQueues_16.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_16.io.connVec[0].pop.ready <= io.connPE[16].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_16.io.connVec[0].push <= io.connPE[16].push @[stealNW_TQ.scala 56:37]
    io.connPE[16].currLength <= taskQueues_16.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[17].pop.bits <= taskQueues_17.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[17].pop.valid <= taskQueues_17.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_17.io.connVec[0].pop.ready <= io.connPE[17].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_17.io.connVec[0].push <= io.connPE[17].push @[stealNW_TQ.scala 56:37]
    io.connPE[17].currLength <= taskQueues_17.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[18].pop.bits <= taskQueues_18.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[18].pop.valid <= taskQueues_18.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_18.io.connVec[0].pop.ready <= io.connPE[18].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_18.io.connVec[0].push <= io.connPE[18].push @[stealNW_TQ.scala 56:37]
    io.connPE[18].currLength <= taskQueues_18.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[19].pop.bits <= taskQueues_19.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[19].pop.valid <= taskQueues_19.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_19.io.connVec[0].pop.ready <= io.connPE[19].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_19.io.connVec[0].push <= io.connPE[19].push @[stealNW_TQ.scala 56:37]
    io.connPE[19].currLength <= taskQueues_19.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[20].pop.bits <= taskQueues_20.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[20].pop.valid <= taskQueues_20.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_20.io.connVec[0].pop.ready <= io.connPE[20].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_20.io.connVec[0].push <= io.connPE[20].push @[stealNW_TQ.scala 56:37]
    io.connPE[20].currLength <= taskQueues_20.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[21].pop.bits <= taskQueues_21.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[21].pop.valid <= taskQueues_21.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_21.io.connVec[0].pop.ready <= io.connPE[21].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_21.io.connVec[0].push <= io.connPE[21].push @[stealNW_TQ.scala 56:37]
    io.connPE[21].currLength <= taskQueues_21.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[22].pop.bits <= taskQueues_22.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[22].pop.valid <= taskQueues_22.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_22.io.connVec[0].pop.ready <= io.connPE[22].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_22.io.connVec[0].push <= io.connPE[22].push @[stealNW_TQ.scala 56:37]
    io.connPE[22].currLength <= taskQueues_22.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[23].pop.bits <= taskQueues_23.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[23].pop.valid <= taskQueues_23.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_23.io.connVec[0].pop.ready <= io.connPE[23].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_23.io.connVec[0].push <= io.connPE[23].push @[stealNW_TQ.scala 56:37]
    io.connPE[23].currLength <= taskQueues_23.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[24].pop.bits <= taskQueues_24.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[24].pop.valid <= taskQueues_24.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_24.io.connVec[0].pop.ready <= io.connPE[24].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_24.io.connVec[0].push <= io.connPE[24].push @[stealNW_TQ.scala 56:37]
    io.connPE[24].currLength <= taskQueues_24.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[25].pop.bits <= taskQueues_25.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[25].pop.valid <= taskQueues_25.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_25.io.connVec[0].pop.ready <= io.connPE[25].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_25.io.connVec[0].push <= io.connPE[25].push @[stealNW_TQ.scala 56:37]
    io.connPE[25].currLength <= taskQueues_25.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[26].pop.bits <= taskQueues_26.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[26].pop.valid <= taskQueues_26.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_26.io.connVec[0].pop.ready <= io.connPE[26].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_26.io.connVec[0].push <= io.connPE[26].push @[stealNW_TQ.scala 56:37]
    io.connPE[26].currLength <= taskQueues_26.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[27].pop.bits <= taskQueues_27.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[27].pop.valid <= taskQueues_27.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_27.io.connVec[0].pop.ready <= io.connPE[27].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_27.io.connVec[0].push <= io.connPE[27].push @[stealNW_TQ.scala 56:37]
    io.connPE[27].currLength <= taskQueues_27.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[28].pop.bits <= taskQueues_28.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[28].pop.valid <= taskQueues_28.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_28.io.connVec[0].pop.ready <= io.connPE[28].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_28.io.connVec[0].push <= io.connPE[28].push @[stealNW_TQ.scala 56:37]
    io.connPE[28].currLength <= taskQueues_28.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[29].pop.bits <= taskQueues_29.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[29].pop.valid <= taskQueues_29.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_29.io.connVec[0].pop.ready <= io.connPE[29].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_29.io.connVec[0].push <= io.connPE[29].push @[stealNW_TQ.scala 56:37]
    io.connPE[29].currLength <= taskQueues_29.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[30].pop.bits <= taskQueues_30.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[30].pop.valid <= taskQueues_30.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_30.io.connVec[0].pop.ready <= io.connPE[30].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_30.io.connVec[0].push <= io.connPE[30].push @[stealNW_TQ.scala 56:37]
    io.connPE[30].currLength <= taskQueues_30.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[31].pop.bits <= taskQueues_31.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[31].pop.valid <= taskQueues_31.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_31.io.connVec[0].pop.ready <= io.connPE[31].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_31.io.connVec[0].push <= io.connPE[31].push @[stealNW_TQ.scala 56:37]
    io.connPE[31].currLength <= taskQueues_31.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    stealServers_0.io.connQ <= taskQueues_0.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_1.io.connQ <= taskQueues_1.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_2.io.connQ <= taskQueues_2.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_3.io.connQ <= taskQueues_3.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_4.io.connQ <= taskQueues_4.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_5.io.connQ <= taskQueues_5.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_6.io.connQ <= taskQueues_6.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_7.io.connQ <= taskQueues_7.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_8.io.connQ <= taskQueues_8.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_9.io.connQ <= taskQueues_9.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_10.io.connQ <= taskQueues_10.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_11.io.connQ <= taskQueues_11.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_12.io.connQ <= taskQueues_12.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_13.io.connQ <= taskQueues_13.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_14.io.connQ <= taskQueues_14.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_15.io.connQ <= taskQueues_15.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_16.io.connQ <= taskQueues_16.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_17.io.connQ <= taskQueues_17.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_18.io.connQ <= taskQueues_18.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_19.io.connQ <= taskQueues_19.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_20.io.connQ <= taskQueues_20.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_21.io.connQ <= taskQueues_21.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_22.io.connQ <= taskQueues_22.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_23.io.connQ <= taskQueues_23.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_24.io.connQ <= taskQueues_24.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_25.io.connQ <= taskQueues_25.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_26.io.connQ <= taskQueues_26.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_27.io.connQ <= taskQueues_27.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_28.io.connQ <= taskQueues_28.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_29.io.connQ <= taskQueues_29.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_30.io.connQ <= taskQueues_30.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_31.io.connQ <= taskQueues_31.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_0.io.connNetwork <= stealNet.io.connSS[1] @[stealNW_TQ.scala 69:33]
    stealServers_1.io.connNetwork <= stealNet.io.connSS[2] @[stealNW_TQ.scala 69:33]
    stealServers_2.io.connNetwork <= stealNet.io.connSS[3] @[stealNW_TQ.scala 69:33]
    stealServers_3.io.connNetwork <= stealNet.io.connSS[4] @[stealNW_TQ.scala 69:33]
    stealServers_4.io.connNetwork <= stealNet.io.connSS[5] @[stealNW_TQ.scala 69:33]
    stealServers_5.io.connNetwork <= stealNet.io.connSS[6] @[stealNW_TQ.scala 69:33]
    stealServers_6.io.connNetwork <= stealNet.io.connSS[7] @[stealNW_TQ.scala 69:33]
    stealServers_7.io.connNetwork <= stealNet.io.connSS[8] @[stealNW_TQ.scala 69:33]
    stealServers_8.io.connNetwork <= stealNet.io.connSS[9] @[stealNW_TQ.scala 69:33]
    stealServers_9.io.connNetwork <= stealNet.io.connSS[10] @[stealNW_TQ.scala 69:33]
    stealServers_10.io.connNetwork <= stealNet.io.connSS[11] @[stealNW_TQ.scala 69:33]
    stealServers_11.io.connNetwork <= stealNet.io.connSS[12] @[stealNW_TQ.scala 69:33]
    stealServers_12.io.connNetwork <= stealNet.io.connSS[13] @[stealNW_TQ.scala 69:33]
    stealServers_13.io.connNetwork <= stealNet.io.connSS[14] @[stealNW_TQ.scala 69:33]
    stealServers_14.io.connNetwork <= stealNet.io.connSS[15] @[stealNW_TQ.scala 69:33]
    stealServers_15.io.connNetwork <= stealNet.io.connSS[16] @[stealNW_TQ.scala 69:33]
    stealServers_16.io.connNetwork <= stealNet.io.connSS[17] @[stealNW_TQ.scala 69:33]
    stealServers_17.io.connNetwork <= stealNet.io.connSS[18] @[stealNW_TQ.scala 69:33]
    stealServers_18.io.connNetwork <= stealNet.io.connSS[19] @[stealNW_TQ.scala 69:33]
    stealServers_19.io.connNetwork <= stealNet.io.connSS[20] @[stealNW_TQ.scala 69:33]
    stealServers_20.io.connNetwork <= stealNet.io.connSS[21] @[stealNW_TQ.scala 69:33]
    stealServers_21.io.connNetwork <= stealNet.io.connSS[22] @[stealNW_TQ.scala 69:33]
    stealServers_22.io.connNetwork <= stealNet.io.connSS[23] @[stealNW_TQ.scala 69:33]
    stealServers_23.io.connNetwork <= stealNet.io.connSS[24] @[stealNW_TQ.scala 69:33]
    stealServers_24.io.connNetwork <= stealNet.io.connSS[25] @[stealNW_TQ.scala 69:33]
    stealServers_25.io.connNetwork <= stealNet.io.connSS[26] @[stealNW_TQ.scala 69:33]
    stealServers_26.io.connNetwork <= stealNet.io.connSS[27] @[stealNW_TQ.scala 69:33]
    stealServers_27.io.connNetwork <= stealNet.io.connSS[28] @[stealNW_TQ.scala 69:33]
    stealServers_28.io.connNetwork <= stealNet.io.connSS[29] @[stealNW_TQ.scala 69:33]
    stealServers_29.io.connNetwork <= stealNet.io.connSS[30] @[stealNW_TQ.scala 69:33]
    stealServers_30.io.connNetwork <= stealNet.io.connSS[31] @[stealNW_TQ.scala 69:33]
    stealServers_31.io.connNetwork <= stealNet.io.connSS[32] @[stealNW_TQ.scala 69:33]
    stealNet.io.connSS[0].data.qOutTask <= io.connVSS[0].data.qOutTask @[stealNW_TQ.scala 82:35]
    io.connVSS[0].data.availableTask.bits <= stealNet.io.connSS[0].data.availableTask.bits @[stealNW_TQ.scala 82:35]
    io.connVSS[0].data.availableTask.valid <= stealNet.io.connSS[0].data.availableTask.valid @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].data.availableTask.ready <= io.connVSS[0].data.availableTask.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].ctrl.stealReq.valid <= io.connVSS[0].ctrl.stealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[0].ctrl.stealReq.ready <= stealNet.io.connSS[0].ctrl.stealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].ctrl.serveStealReq.valid <= io.connVSS[0].ctrl.serveStealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[0].ctrl.serveStealReq.ready <= stealNet.io.connSS[0].ctrl.serveStealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[1].data.qOutTask <= io.connVAS[0].data.qOutTask @[stealNW_TQ.scala 88:35]
    io.connVAS[0].data.availableTask.bits <= stealNet.io.connSS[1].data.availableTask.bits @[stealNW_TQ.scala 88:35]
    io.connVAS[0].data.availableTask.valid <= stealNet.io.connSS[1].data.availableTask.valid @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[1].data.availableTask.ready <= io.connVAS[0].data.availableTask.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[1].ctrl.stealReq.valid <= io.connVAS[0].ctrl.stealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[0].ctrl.stealReq.ready <= stealNet.io.connSS[1].ctrl.stealReq.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[1].ctrl.serveStealReq.valid <= io.connVAS[0].ctrl.serveStealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[0].ctrl.serveStealReq.ready <= stealNet.io.connSS[1].ctrl.serveStealReq.ready @[stealNW_TQ.scala 88:35]
    stealServers_0.io.connNetwork <= stealNet.io.connSS[2] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[3].data.qOutTask <= io.connVAS[1].data.qOutTask @[stealNW_TQ.scala 88:35]
    io.connVAS[1].data.availableTask.bits <= stealNet.io.connSS[3].data.availableTask.bits @[stealNW_TQ.scala 88:35]
    io.connVAS[1].data.availableTask.valid <= stealNet.io.connSS[3].data.availableTask.valid @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[3].data.availableTask.ready <= io.connVAS[1].data.availableTask.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[3].ctrl.stealReq.valid <= io.connVAS[1].ctrl.stealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[1].ctrl.stealReq.ready <= stealNet.io.connSS[3].ctrl.stealReq.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[3].ctrl.serveStealReq.valid <= io.connVAS[1].ctrl.serveStealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[1].ctrl.serveStealReq.ready <= stealNet.io.connSS[3].ctrl.serveStealReq.ready @[stealNW_TQ.scala 88:35]
    stealServers_1.io.connNetwork <= stealNet.io.connSS[4] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[5].data.qOutTask <= io.connVAS[2].data.qOutTask @[stealNW_TQ.scala 88:35]
    io.connVAS[2].data.availableTask.bits <= stealNet.io.connSS[5].data.availableTask.bits @[stealNW_TQ.scala 88:35]
    io.connVAS[2].data.availableTask.valid <= stealNet.io.connSS[5].data.availableTask.valid @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[5].data.availableTask.ready <= io.connVAS[2].data.availableTask.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[5].ctrl.stealReq.valid <= io.connVAS[2].ctrl.stealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[2].ctrl.stealReq.ready <= stealNet.io.connSS[5].ctrl.stealReq.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[5].ctrl.serveStealReq.valid <= io.connVAS[2].ctrl.serveStealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[2].ctrl.serveStealReq.ready <= stealNet.io.connSS[5].ctrl.serveStealReq.ready @[stealNW_TQ.scala 88:35]
    stealServers_2.io.connNetwork <= stealNet.io.connSS[6] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[7].data.qOutTask <= io.connVAS[3].data.qOutTask @[stealNW_TQ.scala 88:35]
    io.connVAS[3].data.availableTask.bits <= stealNet.io.connSS[7].data.availableTask.bits @[stealNW_TQ.scala 88:35]
    io.connVAS[3].data.availableTask.valid <= stealNet.io.connSS[7].data.availableTask.valid @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[7].data.availableTask.ready <= io.connVAS[3].data.availableTask.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[7].ctrl.stealReq.valid <= io.connVAS[3].ctrl.stealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[3].ctrl.stealReq.ready <= stealNet.io.connSS[7].ctrl.stealReq.ready @[stealNW_TQ.scala 88:35]
    stealNet.io.connSS[7].ctrl.serveStealReq.valid <= io.connVAS[3].ctrl.serveStealReq.valid @[stealNW_TQ.scala 88:35]
    io.connVAS[3].ctrl.serveStealReq.ready <= stealNet.io.connSS[7].ctrl.serveStealReq.ready @[stealNW_TQ.scala 88:35]
    stealServers_3.io.connNetwork <= stealNet.io.connSS[8] @[stealNW_TQ.scala 92:35]
    stealServers_4.io.connNetwork <= stealNet.io.connSS[9] @[stealNW_TQ.scala 92:35]
    stealServers_5.io.connNetwork <= stealNet.io.connSS[10] @[stealNW_TQ.scala 92:35]
    stealServers_6.io.connNetwork <= stealNet.io.connSS[11] @[stealNW_TQ.scala 92:35]
    stealServers_7.io.connNetwork <= stealNet.io.connSS[12] @[stealNW_TQ.scala 92:35]
    stealServers_8.io.connNetwork <= stealNet.io.connSS[13] @[stealNW_TQ.scala 92:35]
    stealServers_9.io.connNetwork <= stealNet.io.connSS[14] @[stealNW_TQ.scala 92:35]
    stealServers_10.io.connNetwork <= stealNet.io.connSS[15] @[stealNW_TQ.scala 92:35]
    stealServers_11.io.connNetwork <= stealNet.io.connSS[16] @[stealNW_TQ.scala 92:35]
    stealServers_12.io.connNetwork <= stealNet.io.connSS[17] @[stealNW_TQ.scala 92:35]
    stealServers_13.io.connNetwork <= stealNet.io.connSS[18] @[stealNW_TQ.scala 92:35]
    stealServers_14.io.connNetwork <= stealNet.io.connSS[19] @[stealNW_TQ.scala 92:35]
    stealServers_15.io.connNetwork <= stealNet.io.connSS[20] @[stealNW_TQ.scala 92:35]
    stealServers_16.io.connNetwork <= stealNet.io.connSS[21] @[stealNW_TQ.scala 92:35]
    stealServers_17.io.connNetwork <= stealNet.io.connSS[22] @[stealNW_TQ.scala 92:35]
    stealServers_18.io.connNetwork <= stealNet.io.connSS[23] @[stealNW_TQ.scala 92:35]
    stealServers_19.io.connNetwork <= stealNet.io.connSS[24] @[stealNW_TQ.scala 92:35]
    stealServers_20.io.connNetwork <= stealNet.io.connSS[25] @[stealNW_TQ.scala 92:35]
    stealServers_21.io.connNetwork <= stealNet.io.connSS[26] @[stealNW_TQ.scala 92:35]
    stealServers_22.io.connNetwork <= stealNet.io.connSS[27] @[stealNW_TQ.scala 92:35]
    stealServers_23.io.connNetwork <= stealNet.io.connSS[28] @[stealNW_TQ.scala 92:35]
    stealServers_24.io.connNetwork <= stealNet.io.connSS[29] @[stealNW_TQ.scala 92:35]
    stealServers_25.io.connNetwork <= stealNet.io.connSS[30] @[stealNW_TQ.scala 92:35]
    stealServers_26.io.connNetwork <= stealNet.io.connSS[31] @[stealNW_TQ.scala 92:35]
    stealServers_27.io.connNetwork <= stealNet.io.connSS[32] @[stealNW_TQ.scala 92:35]
    stealServers_28.io.connNetwork <= stealNet.io.connSS[33] @[stealNW_TQ.scala 92:35]
    stealServers_29.io.connNetwork <= stealNet.io.connSS[34] @[stealNW_TQ.scala 92:35]
    stealServers_30.io.connNetwork <= stealNet.io.connSS[35] @[stealNW_TQ.scala 92:35]
    stealServers_31.io.connNetwork <= stealNet.io.connSS[36] @[stealNW_TQ.scala 92:35]
    io.ntwDataUnitOccupancyVSS[0] <= stealNet.io.ntwDataUnitOccupancyVSS[0] @[stealNW_TQ.scala 103:48]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtualStealServer :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, read_burst_len : UInt<4>, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, write_burst_len : UInt<4>, write_last : UInt<1>, flip ntwDataUnitOccupancy : UInt<1>}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_1 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_2 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtualStealServer.scala 61:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtualStealServer.scala 61:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtualStealServer.scala 61:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtualStealServer.scala 61:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtualStealServer.scala 61:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtualStealServer.scala 61:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtualStealServer.scala 61:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtualStealServer.scala 61:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtualStealServer.scala 61:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtualStealServer.scala 61:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtualStealServer.scala 61:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtualStealServer.scala 61:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 64:44]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 65:44]
    reg procInterrupt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 66:44]
    reg maxLength : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 67:44]
    reg stateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 68:44]
    wire currLen : UInt<64> @[virtualStealServer.scala 69:41]
    reg contentionCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 70:44]
    reg contentionThresh : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1e")) @[virtualStealServer.scala 71:44]
    reg networkCongested : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 72:44]
    reg stolenTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[virtualStealServer.scala 73:44]
    reg giveTaskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[virtualStealServer.scala 74:44]
    reg delta : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[virtualStealServer.scala 75:44]
    reg fifoTailReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 76:44]
    reg fifoHeadReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 77:44]
    reg popOrPush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[virtualStealServer.scala 78:44]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<3>("h5")) @[virtualStealServer.scala 79:44]
    inst taskQueueBuffer of Queue_3 @[virtualStealServer.scala 80:43]
    taskQueueBuffer.clock <= clock
    taskQueueBuffer.reset <= reset
    reg memDataCounter : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[virtualStealServer.scala 81:44]
    node _T = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[virtualStealServer.scala 94:10]
    node _T_1 = and(_T, io.ntwDataUnitOccupancy) @[virtualStealServer.scala 94:52]
    node _T_2 = neq(contentionCounter, UInt<6>("h24")) @[virtualStealServer.scala 96:31]
    node _T_3 = and(_T_1, _T_2) @[virtualStealServer.scala 96:10]
    when _T_3 : @[virtualStealServer.scala 96:57]
      node _contentionCounter_T = add(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 97:48]
      node _contentionCounter_T_1 = tail(_contentionCounter_T, 1) @[virtualStealServer.scala 97:48]
      contentionCounter <= _contentionCounter_T_1 @[virtualStealServer.scala 97:27]
    else :
      node _T_4 = neq(contentionCounter, UInt<1>("h0")) @[virtualStealServer.scala 99:36]
      node _T_5 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_4) @[virtualStealServer.scala 98:56]
      node _T_6 = eq(io.ntwDataUnitOccupancy, UInt<1>("h0")) @[virtualStealServer.scala 100:20]
      node _T_7 = and(_T_5, _T_6) @[virtualStealServer.scala 100:17]
      when _T_7 : @[virtualStealServer.scala 100:46]
        node _contentionCounter_T_2 = sub(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 101:48]
        node _contentionCounter_T_3 = tail(_contentionCounter_T_2, 1) @[virtualStealServer.scala 101:48]
        contentionCounter <= _contentionCounter_T_3 @[virtualStealServer.scala 101:27]
      else :
        contentionCounter <= contentionCounter @[virtualStealServer.scala 103:27]
    node _T_8 = add(contentionThresh, delta) @[virtualStealServer.scala 107:49]
    node _T_9 = tail(_T_8, 1) @[virtualStealServer.scala 107:49]
    node _T_10 = geq(contentionCounter, _T_9) @[virtualStealServer.scala 107:28]
    when _T_10 : @[virtualStealServer.scala 107:58]
      networkCongested <= UInt<1>("h1") @[virtualStealServer.scala 108:26]
    else :
      node _T_11 = sub(contentionThresh, delta) @[virtualStealServer.scala 109:54]
      node _T_12 = tail(_T_11, 1) @[virtualStealServer.scala 109:54]
      node _T_13 = lt(contentionCounter, _T_12) @[virtualStealServer.scala 109:34]
      when _T_13 : @[virtualStealServer.scala 109:63]
        networkCongested <= UInt<1>("h0") @[virtualStealServer.scala 110:26]
      else :
        networkCongested <= networkCongested @[virtualStealServer.scala 112:26]
    node _T_14 = eq(stateReg, UInt<1>("h0")) @[virtualStealServer.scala 117:19]
    when _T_14 : @[virtualStealServer.scala 117:34]
      node _T_15 = eq(currLen, maxLength) @[virtualStealServer.scala 119:23]
      node _T_16 = and(_T_15, networkCongested) @[virtualStealServer.scala 119:37]
      node _T_17 = add(UInt<5>("h10"), currLen) @[virtualStealServer.scala 119:79]
      node _T_18 = tail(_T_17, 1) @[virtualStealServer.scala 119:79]
      node _T_19 = lt(maxLength, _T_18) @[virtualStealServer.scala 119:71]
      node _T_20 = or(_T_16, _T_19) @[virtualStealServer.scala 119:58]
      when _T_20 : @[virtualStealServer.scala 119:90]
        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 121:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 122:22]
      else :
        node _T_21 = eq(taskQueueBuffer.io.count, UInt<5>("h10")) @[virtualStealServer.scala 124:65]
        node _T_22 = and(networkCongested, _T_21) @[virtualStealServer.scala 124:37]
        when _T_22 : @[virtualStealServer.scala 124:74]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 126:22]
        else :
          when networkCongested : @[virtualStealServer.scala 128:37]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 130:22]
          else :
            node _T_23 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 132:20]
            node _T_24 = neq(currLen, UInt<1>("h0")) @[virtualStealServer.scala 132:49]
            node _T_25 = and(_T_23, _T_24) @[virtualStealServer.scala 132:38]
            node _T_26 = eq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 132:85]
            node _T_27 = and(_T_25, _T_26) @[virtualStealServer.scala 132:57]
            when _T_27 : @[virtualStealServer.scala 132:93]
              stateReg <= UInt<3>("h6") @[virtualStealServer.scala 134:22]
            else :
              node _T_28 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 136:20]
              node _T_29 = neq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 136:66]
              node _T_30 = and(_T_28, _T_29) @[virtualStealServer.scala 136:38]
              when _T_30 : @[virtualStealServer.scala 136:74]
                stateReg <= UInt<3>("h7") @[virtualStealServer.scala 138:22]
              else :
                node _T_31 = neq(procInterrupt, UInt<1>("h0")) @[virtualStealServer.scala 140:34]
                when _T_31 : @[virtualStealServer.scala 140:42]
                  stateReg <= UInt<4>("ha") @[virtualStealServer.scala 142:22]
                  rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 143:22]
    else :
      node _T_32 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 147:25]
      when _T_32 : @[virtualStealServer.scala 147:46]
        node _T_33 = eq(taskQueueBuffer.io.count, UInt<4>("hf")) @[virtualStealServer.scala 149:39]
        node _T_34 = and(_T_33, io.connNetwork.data.availableTask.valid) @[virtualStealServer.scala 149:48]
        when _T_34 : @[virtualStealServer.scala 149:91]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 151:22]
        else :
          node _T_35 = and(io.connNetwork.data.availableTask.valid, networkCongested) @[virtualStealServer.scala 153:60]
          when _T_35 : @[virtualStealServer.scala 153:80]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 155:22]
          else :
            node _T_36 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 157:20]
            when _T_36 : @[virtualStealServer.scala 157:38]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 159:22]
      else :
        node _T_37 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 163:25]
        when _T_37 : @[virtualStealServer.scala 163:54]
          when io.write_address.ready : @[virtualStealServer.scala 165:37]
            stateReg <= UInt<2>("h3") @[virtualStealServer.scala 166:22]
            memDataCounter <= UInt<5>("h10") @[virtualStealServer.scala 167:28]
        else :
          node _T_38 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 170:25]
          when _T_38 : @[virtualStealServer.scala 170:47]
            node _T_39 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 172:52]
            node _T_40 = and(io.write_data.ready, _T_39) @[virtualStealServer.scala 172:34]
            when _T_40 : @[virtualStealServer.scala 172:60]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 173:22]
              popOrPush <= UInt<1>("h0") @[virtualStealServer.scala 174:23]
              node _T_41 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 176:42]
              node _T_42 = tail(_T_41, 1) @[virtualStealServer.scala 176:42]
              node _T_43 = lt(fifoTailReg, _T_42) @[virtualStealServer.scala 176:30]
              when _T_43 : @[virtualStealServer.scala 176:48]
                node _fifoTailReg_T = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 177:44]
                node _fifoTailReg_T_1 = tail(_fifoTailReg_T, 1) @[virtualStealServer.scala 177:44]
                fifoTailReg <= _fifoTailReg_T_1 @[virtualStealServer.scala 177:29]
              else :
                fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 179:29]
            else :
              when io.write_data.ready : @[virtualStealServer.scala 182:40]
                node _memDataCounter_T = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 183:46]
                node _memDataCounter_T_1 = tail(_memDataCounter_T, 1) @[virtualStealServer.scala 183:46]
                memDataCounter <= _memDataCounter_T_1 @[virtualStealServer.scala 183:28]
                node _T_44 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 184:42]
                node _T_45 = tail(_T_44, 1) @[virtualStealServer.scala 184:42]
                node _T_46 = lt(fifoTailReg, _T_45) @[virtualStealServer.scala 184:30]
                when _T_46 : @[virtualStealServer.scala 184:48]
                  node _fifoTailReg_T_2 = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 185:44]
                  node _fifoTailReg_T_3 = tail(_fifoTailReg_T_2, 1) @[virtualStealServer.scala 185:44]
                  fifoTailReg <= _fifoTailReg_T_3 @[virtualStealServer.scala 185:29]
                else :
                  fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 187:29]
          else :
            node _T_47 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 191:25]
            when _T_47 : @[virtualStealServer.scala 191:53]
              when io.read_address.ready : @[virtualStealServer.scala 193:36]
                stateReg <= UInt<3>("h5") @[virtualStealServer.scala 194:22]
                node _memDataCounter_T_2 = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:43]
                node _memDataCounter_T_3 = mux(_memDataCounter_T_2, currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:34]
                memDataCounter <= _memDataCounter_T_3 @[virtualStealServer.scala 195:28]
            else :
              node _T_48 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 198:25]
              when _T_48 : @[virtualStealServer.scala 198:46]
                node _T_49 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 200:51]
                node _T_50 = and(io.read_data.valid, _T_49) @[virtualStealServer.scala 200:33]
                when _T_50 : @[virtualStealServer.scala 200:59]
                  stateReg <= UInt<4>("h8") @[virtualStealServer.scala 201:22]
                  popOrPush <= UInt<1>("h1") @[virtualStealServer.scala 202:23]
                  node _T_51 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 204:42]
                  node _T_52 = tail(_T_51, 1) @[virtualStealServer.scala 204:42]
                  node _T_53 = lt(fifoHeadReg, _T_52) @[virtualStealServer.scala 204:30]
                  when _T_53 : @[virtualStealServer.scala 204:48]
                    node _fifoHeadReg_T = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 205:44]
                    node _fifoHeadReg_T_1 = tail(_fifoHeadReg_T, 1) @[virtualStealServer.scala 205:44]
                    fifoHeadReg <= _fifoHeadReg_T_1 @[virtualStealServer.scala 205:29]
                  else :
                    fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 207:29]
                else :
                  when io.read_data.valid : @[virtualStealServer.scala 209:39]
                    node _memDataCounter_T_4 = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 210:46]
                    node _memDataCounter_T_5 = tail(_memDataCounter_T_4, 1) @[virtualStealServer.scala 210:46]
                    memDataCounter <= _memDataCounter_T_5 @[virtualStealServer.scala 210:28]
                    node _T_54 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 211:42]
                    node _T_55 = tail(_T_54, 1) @[virtualStealServer.scala 211:42]
                    node _T_56 = lt(fifoHeadReg, _T_55) @[virtualStealServer.scala 211:30]
                    when _T_56 : @[virtualStealServer.scala 211:48]
                      node _fifoHeadReg_T_2 = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 212:44]
                      node _fifoHeadReg_T_3 = tail(_fifoHeadReg_T_2, 1) @[virtualStealServer.scala 212:44]
                      fifoHeadReg <= _fifoHeadReg_T_3 @[virtualStealServer.scala 212:29]
                    else :
                      fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 214:29]
              else :
                node _T_57 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 218:25]
                when _T_57 : @[virtualStealServer.scala 218:48]
                  when io.connNetwork.data.qOutTask.ready : @[virtualStealServer.scala 220:49]
                    stateReg <= UInt<1>("h0") @[virtualStealServer.scala 221:22]
                  else :
                    when networkCongested : @[virtualStealServer.scala 222:37]
                      stateReg <= UInt<1>("h0") @[virtualStealServer.scala 223:22]
                    else :
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 225:22]
                else :
                  node _T_58 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 228:25]
                  when _T_58 : @[virtualStealServer.scala 228:54]
                    when io.connNetwork.ctrl.serveStealReq.ready : @[virtualStealServer.scala 230:54]
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 232:22]
                    else :
                      when networkCongested : @[virtualStealServer.scala 234:37]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 236:22]
                  else :
                    node _T_59 = eq(stateReg, UInt<4>("h9")) @[virtualStealServer.scala 240:25]
                    when _T_59 : @[virtualStealServer.scala 240:46]
                      node _T_60 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 242:21]
                      when _T_60 : @[virtualStealServer.scala 242:33]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 244:22]
                      else :
                        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 248:22]
                    else :
                      node _T_61 = eq(stateReg, UInt<4>("ha")) @[virtualStealServer.scala 252:25]
                      when _T_61 : @[virtualStealServer.scala 252:57]
                        node _T_62 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 254:21]
                        when _T_62 : @[virtualStealServer.scala 254:33]
                          stateReg <= UInt<1>("h0") @[virtualStealServer.scala 255:22]
                        else :
                          stateReg <= UInt<4>("ha") @[virtualStealServer.scala 257:22]
    io.connNetwork.data.qOutTask.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 262:45]
    io.write_data.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 263:45]
    io.read_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 267:45]
    io.read_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 268:45]
    io.read_data.ready <= UInt<1>("h0") @[virtualStealServer.scala 269:45]
    io.write_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 270:45]
    io.write_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 271:45]
    io.write_data.valid <= UInt<1>("h0") @[virtualStealServer.scala 272:45]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[virtualStealServer.scala 275:45]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[virtualStealServer.scala 276:45]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 279:45]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 280:45]
    taskQueueBuffer.io.enq.valid <= UInt<1>("h0") @[virtualStealServer.scala 283:45]
    taskQueueBuffer.io.enq.bits <= UInt<1>("h0") @[virtualStealServer.scala 284:45]
    taskQueueBuffer.io.deq.ready <= UInt<1>("h0") @[virtualStealServer.scala 286:45]
    io.write_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 289:45]
    io.write_last <= UInt<1>("h0") @[virtualStealServer.scala 290:45]
    io.read_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 291:45]
    node _T_63 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 296:19]
    when _T_63 : @[virtualStealServer.scala 296:40]
      taskQueueBuffer.io.enq.bits <= io.connNetwork.data.availableTask.bits @[virtualStealServer.scala 298:49]
      io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[virtualStealServer.scala 299:49]
      taskQueueBuffer.io.enq.valid <= io.connNetwork.data.availableTask.valid @[virtualStealServer.scala 300:49]
    else :
      node _T_64 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 302:25]
      when _T_64 : @[virtualStealServer.scala 302:54]
        io.write_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 304:49]
        node _io_write_address_bits_T = dshl(fifoTailReg, addrShift) @[virtualStealServer.scala 305:65]
        node _io_write_address_bits_T_1 = add(_io_write_address_bits_T, rAddr) @[virtualStealServer.scala 305:79]
        node _io_write_address_bits_T_2 = tail(_io_write_address_bits_T_1, 1) @[virtualStealServer.scala 305:79]
        io.write_address.bits <= _io_write_address_bits_T_2 @[virtualStealServer.scala 305:49]
        io.write_burst_len <= UInt<4>("hf") @[virtualStealServer.scala 306:49]
      else :
        node _T_65 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 308:25]
        when _T_65 : @[virtualStealServer.scala 308:47]
          io.write_data.valid <= UInt<1>("h1") @[virtualStealServer.scala 310:49]
          taskQueueBuffer.io.deq.ready <= io.write_data.ready @[virtualStealServer.scala 311:49]
          node _T_66 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 312:29]
          when _T_66 : @[virtualStealServer.scala 312:37]
            io.write_last <= UInt<1>("h1") @[virtualStealServer.scala 313:55]
        else :
          node _T_67 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 317:25]
          when _T_67 : @[virtualStealServer.scala 317:53]
            io.read_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 319:49]
            node _io_read_address_bits_T = dshl(fifoHeadReg, addrShift) @[virtualStealServer.scala 320:65]
            node _io_read_address_bits_T_1 = add(_io_read_address_bits_T, rAddr) @[virtualStealServer.scala 320:79]
            node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtualStealServer.scala 320:79]
            io.read_address.bits <= _io_read_address_bits_T_2 @[virtualStealServer.scala 320:49]
            node _io_read_burst_len_T = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 321:64]
            node _io_read_burst_len_T_1 = sub(currLen, UInt<1>("h1")) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_2 = tail(_io_read_burst_len_T_1, 1) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_3 = mux(_io_read_burst_len_T, _io_read_burst_len_T_2, UInt<4>("hf")) @[virtualStealServer.scala 321:55]
            io.read_burst_len <= _io_read_burst_len_T_3 @[virtualStealServer.scala 321:49]
          else :
            node _T_68 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 323:25]
            when _T_68 : @[virtualStealServer.scala 323:46]
              io.read_data.ready <= UInt<1>("h1") @[virtualStealServer.scala 325:49]
              taskQueueBuffer.io.enq.bits <= io.read_data.bits @[virtualStealServer.scala 326:49]
              taskQueueBuffer.io.enq.valid <= io.read_data.valid @[virtualStealServer.scala 327:49]
            else :
              node _T_69 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 329:25]
              when _T_69 : @[virtualStealServer.scala 329:48]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[virtualStealServer.scala 331:49]
                taskQueueBuffer.io.deq.ready <= io.connNetwork.data.qOutTask.ready @[virtualStealServer.scala 332:49]
              else :
                node _T_70 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 334:25]
                when _T_70 : @[virtualStealServer.scala 334:54]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[virtualStealServer.scala 336:49]
    reg lengthHistroy : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 342:32]
    node _T_71 = gt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 344:22]
    when _T_71 : @[virtualStealServer.scala 344:36]
      node _currLen_T = sub(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 346:32]
      node _currLen_T_1 = tail(_currLen_T, 1) @[virtualStealServer.scala 346:32]
      currLen <= _currLen_T_1 @[virtualStealServer.scala 346:17]
      lengthHistroy <= currLen @[virtualStealServer.scala 347:23]
    else :
      node _T_72 = lt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 349:28]
      when _T_72 : @[virtualStealServer.scala 349:42]
        node _currLen_T_2 = sub(maxLength, fifoHeadReg) @[virtualStealServer.scala 351:30]
        node _currLen_T_3 = tail(_currLen_T_2, 1) @[virtualStealServer.scala 351:30]
        node _currLen_T_4 = add(_currLen_T_3, fifoTailReg) @[virtualStealServer.scala 351:44]
        node _currLen_T_5 = tail(_currLen_T_4, 1) @[virtualStealServer.scala 351:44]
        currLen <= _currLen_T_5 @[virtualStealServer.scala 351:17]
        lengthHistroy <= currLen @[virtualStealServer.scala 352:23]
      else :
        lengthHistroy <= lengthHistroy @[virtualStealServer.scala 356:23]
        when popOrPush : @[virtualStealServer.scala 358:24]
          currLen <= UInt<1>("h0") @[virtualStealServer.scala 360:21]
        else :
          node _currLen_T_6 = add(lengthHistroy, UInt<1>("h1")) @[virtualStealServer.scala 364:38]
          node _currLen_T_7 = tail(_currLen_T_6, 1) @[virtualStealServer.scala 364:38]
          currLen <= _currLen_T_7 @[virtualStealServer.scala 364:21]
    when rdReq : @[virtualStealServer.scala 371:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_73 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_73 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_74 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_74 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_75 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_75 : @[RegisterBlock.scala 224:38]
        data <= maxLength @[RegisterBlock.scala 225:16]
      node _T_76 = eq(UInt<5>("h18"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_76 : @[RegisterBlock.scala 224:38]
        data <= fifoTailReg @[RegisterBlock.scala 225:16]
      node _T_77 = eq(UInt<6>("h20"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_77 : @[RegisterBlock.scala 224:38]
        data <= fifoHeadReg @[RegisterBlock.scala 225:16]
      node _T_78 = eq(UInt<6>("h28"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_78 : @[RegisterBlock.scala 224:38]
        data <= procInterrupt @[RegisterBlock.scala 225:16]
      node _T_79 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_80 : @[RegisterBlock.scala 182:11]
        node _T_81 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_81 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtualStealServer.scala 375:27]
      node _T_82 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_82 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_83 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_83 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_84 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_84 : @[RegisterBlock.scala 252:38]
        wire _maxLength_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _maxLength_WIRE <= maxLength @[RegisterBlock.scala 118:51]
        node _maxLength_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _maxLength_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _maxLength_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _maxLength_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _maxLength_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _maxLength_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _maxLength_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _maxLength_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node maxLength_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node maxLength_byte_original = bits(_maxLength_WIRE, 7, 0) @[Interface.scala 258:39]
        node _maxLength_T_8 = mux(_maxLength_T, maxLength_byte_wdata, maxLength_byte_original) @[Interface.scala 259:14]
        node maxLength_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node maxLength_byte_original_1 = bits(_maxLength_WIRE, 15, 8) @[Interface.scala 258:39]
        node _maxLength_T_9 = mux(_maxLength_T_1, maxLength_byte_wdata_1, maxLength_byte_original_1) @[Interface.scala 259:14]
        node maxLength_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node maxLength_byte_original_2 = bits(_maxLength_WIRE, 23, 16) @[Interface.scala 258:39]
        node _maxLength_T_10 = mux(_maxLength_T_2, maxLength_byte_wdata_2, maxLength_byte_original_2) @[Interface.scala 259:14]
        node maxLength_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node maxLength_byte_original_3 = bits(_maxLength_WIRE, 31, 24) @[Interface.scala 258:39]
        node _maxLength_T_11 = mux(_maxLength_T_3, maxLength_byte_wdata_3, maxLength_byte_original_3) @[Interface.scala 259:14]
        node maxLength_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node maxLength_byte_original_4 = bits(_maxLength_WIRE, 39, 32) @[Interface.scala 258:39]
        node _maxLength_T_12 = mux(_maxLength_T_4, maxLength_byte_wdata_4, maxLength_byte_original_4) @[Interface.scala 259:14]
        node maxLength_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node maxLength_byte_original_5 = bits(_maxLength_WIRE, 47, 40) @[Interface.scala 258:39]
        node _maxLength_T_13 = mux(_maxLength_T_5, maxLength_byte_wdata_5, maxLength_byte_original_5) @[Interface.scala 259:14]
        node maxLength_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node maxLength_byte_original_6 = bits(_maxLength_WIRE, 55, 48) @[Interface.scala 258:39]
        node _maxLength_T_14 = mux(_maxLength_T_6, maxLength_byte_wdata_6, maxLength_byte_original_6) @[Interface.scala 259:14]
        node maxLength_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node maxLength_byte_original_7 = bits(_maxLength_WIRE, 63, 56) @[Interface.scala 258:39]
        node _maxLength_T_15 = mux(_maxLength_T_7, maxLength_byte_wdata_7, maxLength_byte_original_7) @[Interface.scala 259:14]
        wire _maxLength_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _maxLength_WIRE_1[0] <= _maxLength_T_8 @[Interface.scala 254:12]
        _maxLength_WIRE_1[1] <= _maxLength_T_9 @[Interface.scala 254:12]
        _maxLength_WIRE_1[2] <= _maxLength_T_10 @[Interface.scala 254:12]
        _maxLength_WIRE_1[3] <= _maxLength_T_11 @[Interface.scala 254:12]
        _maxLength_WIRE_1[4] <= _maxLength_T_12 @[Interface.scala 254:12]
        _maxLength_WIRE_1[5] <= _maxLength_T_13 @[Interface.scala 254:12]
        _maxLength_WIRE_1[6] <= _maxLength_T_14 @[Interface.scala 254:12]
        _maxLength_WIRE_1[7] <= _maxLength_T_15 @[Interface.scala 254:12]
        node maxLength_lo_lo = cat(_maxLength_WIRE_1[1], _maxLength_WIRE_1[0]) @[Interface.scala 262:7]
        node maxLength_lo_hi = cat(_maxLength_WIRE_1[3], _maxLength_WIRE_1[2]) @[Interface.scala 262:7]
        node maxLength_lo = cat(maxLength_lo_hi, maxLength_lo_lo) @[Interface.scala 262:7]
        node maxLength_hi_lo = cat(_maxLength_WIRE_1[5], _maxLength_WIRE_1[4]) @[Interface.scala 262:7]
        node maxLength_hi_hi = cat(_maxLength_WIRE_1[7], _maxLength_WIRE_1[6]) @[Interface.scala 262:7]
        node maxLength_hi = cat(maxLength_hi_hi, maxLength_hi_lo) @[Interface.scala 262:7]
        node _maxLength_T_16 = cat(maxLength_hi, maxLength_lo) @[Interface.scala 262:7]
        wire _maxLength_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _maxLength_WIRE_2 <= _maxLength_T_16 @[RegisterBlock.scala 118:82]
        maxLength <= _maxLength_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_85 = eq(UInt<5>("h18"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_85 : @[RegisterBlock.scala 252:38]
        wire _fifoTailReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoTailReg_WIRE <= fifoTailReg @[RegisterBlock.scala 118:51]
        node _fifoTailReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoTailReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoTailReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoTailReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoTailReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoTailReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoTailReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoTailReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoTailReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoTailReg_byte_original = bits(_fifoTailReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoTailReg_T_12 = mux(_fifoTailReg_T_4, fifoTailReg_byte_wdata, fifoTailReg_byte_original) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_1 = bits(_fifoTailReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoTailReg_T_13 = mux(_fifoTailReg_T_5, fifoTailReg_byte_wdata_1, fifoTailReg_byte_original_1) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_2 = bits(_fifoTailReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoTailReg_T_14 = mux(_fifoTailReg_T_6, fifoTailReg_byte_wdata_2, fifoTailReg_byte_original_2) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_3 = bits(_fifoTailReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoTailReg_T_15 = mux(_fifoTailReg_T_7, fifoTailReg_byte_wdata_3, fifoTailReg_byte_original_3) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_4 = bits(_fifoTailReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoTailReg_T_16 = mux(_fifoTailReg_T_8, fifoTailReg_byte_wdata_4, fifoTailReg_byte_original_4) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_5 = bits(_fifoTailReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoTailReg_T_17 = mux(_fifoTailReg_T_9, fifoTailReg_byte_wdata_5, fifoTailReg_byte_original_5) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_6 = bits(_fifoTailReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoTailReg_T_18 = mux(_fifoTailReg_T_10, fifoTailReg_byte_wdata_6, fifoTailReg_byte_original_6) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_7 = bits(_fifoTailReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoTailReg_T_19 = mux(_fifoTailReg_T_11, fifoTailReg_byte_wdata_7, fifoTailReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoTailReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[0] <= _fifoTailReg_T_12 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[1] <= _fifoTailReg_T_13 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[2] <= _fifoTailReg_T_14 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[3] <= _fifoTailReg_T_15 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[4] <= _fifoTailReg_T_16 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[5] <= _fifoTailReg_T_17 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[6] <= _fifoTailReg_T_18 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[7] <= _fifoTailReg_T_19 @[Interface.scala 254:12]
        node fifoTailReg_lo_lo = cat(_fifoTailReg_WIRE_1[1], _fifoTailReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoTailReg_lo_hi = cat(_fifoTailReg_WIRE_1[3], _fifoTailReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoTailReg_lo = cat(fifoTailReg_lo_hi, fifoTailReg_lo_lo) @[Interface.scala 262:7]
        node fifoTailReg_hi_lo = cat(_fifoTailReg_WIRE_1[5], _fifoTailReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoTailReg_hi_hi = cat(_fifoTailReg_WIRE_1[7], _fifoTailReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoTailReg_hi = cat(fifoTailReg_hi_hi, fifoTailReg_hi_lo) @[Interface.scala 262:7]
        node _fifoTailReg_T_20 = cat(fifoTailReg_hi, fifoTailReg_lo) @[Interface.scala 262:7]
        wire _fifoTailReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoTailReg_WIRE_2 <= _fifoTailReg_T_20 @[RegisterBlock.scala 118:82]
        fifoTailReg <= _fifoTailReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_86 = eq(UInt<6>("h20"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_86 : @[RegisterBlock.scala 252:38]
        wire _fifoHeadReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoHeadReg_WIRE <= fifoHeadReg @[RegisterBlock.scala 118:51]
        node _fifoHeadReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoHeadReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoHeadReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoHeadReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoHeadReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoHeadReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoHeadReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoHeadReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoHeadReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original = bits(_fifoHeadReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoHeadReg_T_12 = mux(_fifoHeadReg_T_4, fifoHeadReg_byte_wdata, fifoHeadReg_byte_original) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_1 = bits(_fifoHeadReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoHeadReg_T_13 = mux(_fifoHeadReg_T_5, fifoHeadReg_byte_wdata_1, fifoHeadReg_byte_original_1) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_2 = bits(_fifoHeadReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoHeadReg_T_14 = mux(_fifoHeadReg_T_6, fifoHeadReg_byte_wdata_2, fifoHeadReg_byte_original_2) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_3 = bits(_fifoHeadReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoHeadReg_T_15 = mux(_fifoHeadReg_T_7, fifoHeadReg_byte_wdata_3, fifoHeadReg_byte_original_3) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_4 = bits(_fifoHeadReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoHeadReg_T_16 = mux(_fifoHeadReg_T_8, fifoHeadReg_byte_wdata_4, fifoHeadReg_byte_original_4) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_5 = bits(_fifoHeadReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoHeadReg_T_17 = mux(_fifoHeadReg_T_9, fifoHeadReg_byte_wdata_5, fifoHeadReg_byte_original_5) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_6 = bits(_fifoHeadReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoHeadReg_T_18 = mux(_fifoHeadReg_T_10, fifoHeadReg_byte_wdata_6, fifoHeadReg_byte_original_6) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_7 = bits(_fifoHeadReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoHeadReg_T_19 = mux(_fifoHeadReg_T_11, fifoHeadReg_byte_wdata_7, fifoHeadReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoHeadReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[0] <= _fifoHeadReg_T_12 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[1] <= _fifoHeadReg_T_13 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[2] <= _fifoHeadReg_T_14 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[3] <= _fifoHeadReg_T_15 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[4] <= _fifoHeadReg_T_16 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[5] <= _fifoHeadReg_T_17 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[6] <= _fifoHeadReg_T_18 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[7] <= _fifoHeadReg_T_19 @[Interface.scala 254:12]
        node fifoHeadReg_lo_lo = cat(_fifoHeadReg_WIRE_1[1], _fifoHeadReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoHeadReg_lo_hi = cat(_fifoHeadReg_WIRE_1[3], _fifoHeadReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoHeadReg_lo = cat(fifoHeadReg_lo_hi, fifoHeadReg_lo_lo) @[Interface.scala 262:7]
        node fifoHeadReg_hi_lo = cat(_fifoHeadReg_WIRE_1[5], _fifoHeadReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoHeadReg_hi_hi = cat(_fifoHeadReg_WIRE_1[7], _fifoHeadReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoHeadReg_hi = cat(fifoHeadReg_hi_hi, fifoHeadReg_hi_lo) @[Interface.scala 262:7]
        node _fifoHeadReg_T_20 = cat(fifoHeadReg_hi, fifoHeadReg_lo) @[Interface.scala 262:7]
        wire _fifoHeadReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoHeadReg_WIRE_2 <= _fifoHeadReg_T_20 @[RegisterBlock.scala 118:82]
        fifoHeadReg <= _fifoHeadReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_87 = eq(UInt<6>("h28"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_87 : @[RegisterBlock.scala 252:38]
        wire _procInterrupt_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _procInterrupt_WIRE <= procInterrupt @[RegisterBlock.scala 118:51]
        node _procInterrupt_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _procInterrupt_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _procInterrupt_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _procInterrupt_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _procInterrupt_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _procInterrupt_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _procInterrupt_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _procInterrupt_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node procInterrupt_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node procInterrupt_byte_original = bits(_procInterrupt_WIRE, 7, 0) @[Interface.scala 258:39]
        node _procInterrupt_T_8 = mux(_procInterrupt_T, procInterrupt_byte_wdata, procInterrupt_byte_original) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node procInterrupt_byte_original_1 = bits(_procInterrupt_WIRE, 15, 8) @[Interface.scala 258:39]
        node _procInterrupt_T_9 = mux(_procInterrupt_T_1, procInterrupt_byte_wdata_1, procInterrupt_byte_original_1) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node procInterrupt_byte_original_2 = bits(_procInterrupt_WIRE, 23, 16) @[Interface.scala 258:39]
        node _procInterrupt_T_10 = mux(_procInterrupt_T_2, procInterrupt_byte_wdata_2, procInterrupt_byte_original_2) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node procInterrupt_byte_original_3 = bits(_procInterrupt_WIRE, 31, 24) @[Interface.scala 258:39]
        node _procInterrupt_T_11 = mux(_procInterrupt_T_3, procInterrupt_byte_wdata_3, procInterrupt_byte_original_3) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node procInterrupt_byte_original_4 = bits(_procInterrupt_WIRE, 39, 32) @[Interface.scala 258:39]
        node _procInterrupt_T_12 = mux(_procInterrupt_T_4, procInterrupt_byte_wdata_4, procInterrupt_byte_original_4) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node procInterrupt_byte_original_5 = bits(_procInterrupt_WIRE, 47, 40) @[Interface.scala 258:39]
        node _procInterrupt_T_13 = mux(_procInterrupt_T_5, procInterrupt_byte_wdata_5, procInterrupt_byte_original_5) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node procInterrupt_byte_original_6 = bits(_procInterrupt_WIRE, 55, 48) @[Interface.scala 258:39]
        node _procInterrupt_T_14 = mux(_procInterrupt_T_6, procInterrupt_byte_wdata_6, procInterrupt_byte_original_6) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node procInterrupt_byte_original_7 = bits(_procInterrupt_WIRE, 63, 56) @[Interface.scala 258:39]
        node _procInterrupt_T_15 = mux(_procInterrupt_T_7, procInterrupt_byte_wdata_7, procInterrupt_byte_original_7) @[Interface.scala 259:14]
        wire _procInterrupt_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[0] <= _procInterrupt_T_8 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[1] <= _procInterrupt_T_9 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[2] <= _procInterrupt_T_10 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[3] <= _procInterrupt_T_11 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[4] <= _procInterrupt_T_12 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[5] <= _procInterrupt_T_13 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[6] <= _procInterrupt_T_14 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[7] <= _procInterrupt_T_15 @[Interface.scala 254:12]
        node procInterrupt_lo_lo = cat(_procInterrupt_WIRE_1[1], _procInterrupt_WIRE_1[0]) @[Interface.scala 262:7]
        node procInterrupt_lo_hi = cat(_procInterrupt_WIRE_1[3], _procInterrupt_WIRE_1[2]) @[Interface.scala 262:7]
        node procInterrupt_lo = cat(procInterrupt_lo_hi, procInterrupt_lo_lo) @[Interface.scala 262:7]
        node procInterrupt_hi_lo = cat(_procInterrupt_WIRE_1[5], _procInterrupt_WIRE_1[4]) @[Interface.scala 262:7]
        node procInterrupt_hi_hi = cat(_procInterrupt_WIRE_1[7], _procInterrupt_WIRE_1[6]) @[Interface.scala 262:7]
        node procInterrupt_hi = cat(procInterrupt_hi_hi, procInterrupt_hi_lo) @[Interface.scala 262:7]
        node _procInterrupt_T_16 = cat(procInterrupt_hi, procInterrupt_lo) @[Interface.scala 262:7]
        wire _procInterrupt_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _procInterrupt_WIRE_2 <= _procInterrupt_T_16 @[RegisterBlock.scala 118:82]
        procInterrupt <= _procInterrupt_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_88 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_89 : @[RegisterBlock.scala 198:11]
        node _T_90 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_90 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module readyValidMem :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}, writeBurst : { flip len : UInt<4>, flip last : UInt<1>}, readBurst : { flip len : UInt<4>}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<256>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<256>, WSTRB : UInt<32>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<256>, strb : UInt<32>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<256>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 81:36]
    node _T_1 = not(writeHandshakeDetector) @[readyValidMem.scala 81:58]
    node _T_2 = and(_T, _T_1) @[readyValidMem.scala 81:55]
    when _T_2 : @[readyValidMem.scala 81:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 83:25]
      node _T_3 = eq(io.writeBurst.last, UInt<1>("h1")) @[readyValidMem.scala 84:37]
      when _T_3 : @[readyValidMem.scala 84:45]
        writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 85:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 88:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 90:32]
    node _io_write_data_ready_T = not(writeHandshakeDetector) @[readyValidMem.scala 94:56]
    node _io_write_data_ready_T_1 = and(axi.WREADY, _io_write_data_ready_T) @[readyValidMem.scala 94:53]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 94:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= io.writeBurst.len @[readyValidMem.scala 120:30]
    axi.AWSIZE <= UInt<3>("h5") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<32>("hffffffff"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= io.writeBurst.last @[readyValidMem.scala 134:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= io.readBurst.len @[readyValidMem.scala 158:33]
    axi.ARSIZE <= UInt<3>("h5") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module stealSide :
    input clock : Clock
    input reset : Reset
    output io : { flip axi_mgmt_vss : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}[1], vss_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<256>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<256>, WSTRB : UInt<32>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[1], taskOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<256>}[32]}
    output connSyncSide : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}[4]

    inst stealNW_TQ of stealNW_TQ @[stealSide.scala 53:28]
    stealNW_TQ.clock <= clock
    stealNW_TQ.reset <= reset
    inst virtualStealServers_0 of virtualStealServer @[stealSide.scala 63:75]
    virtualStealServers_0.clock <= clock
    virtualStealServers_0.reset <= reset
    virtualStealServers_0.io.axi_mgmt <= io.axi_mgmt_vss[0] @[stealSide.scala 83:28]
    virtualStealServers_0.io.ntwDataUnitOccupancy <= stealNW_TQ.io.ntwDataUnitOccupancyVSS[0] @[stealSide.scala 84:56]
    inst vssRvm_0 of readyValidMem @[stealSide.scala 87:68]
    vssRvm_0.clock <= clock
    vssRvm_0.reset <= reset
    vssRvm_0.io.read.address <= virtualStealServers_0.io.read_address @[stealSide.scala 91:47]
    virtualStealServers_0.io.read_data <= vssRvm_0.io.read.data @[stealSide.scala 92:47]
    vssRvm_0.io.write.address <= virtualStealServers_0.io.write_address @[stealSide.scala 93:47]
    vssRvm_0.io.write.data <= virtualStealServers_0.io.write_data @[stealSide.scala 94:47]
    vssRvm_0.io.readBurst.len <= virtualStealServers_0.io.read_burst_len @[stealSide.scala 95:47]
    vssRvm_0.io.writeBurst.len <= virtualStealServers_0.io.write_burst_len @[stealSide.scala 96:47]
    vssRvm_0.io.writeBurst.last <= virtualStealServers_0.io.write_last @[stealSide.scala 97:47]
    vssRvm_0.axi.BRESP <= io.vss_axi_full[0].BRESP @[stealSide.scala 98:47]
    vssRvm_0.axi.BID <= io.vss_axi_full[0].BID @[stealSide.scala 98:47]
    vssRvm_0.axi.BVALID <= io.vss_axi_full[0].BVALID @[stealSide.scala 98:47]
    io.vss_axi_full[0].BREADY <= vssRvm_0.axi.BREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].WLAST <= vssRvm_0.axi.WLAST @[stealSide.scala 98:47]
    io.vss_axi_full[0].WSTRB <= vssRvm_0.axi.WSTRB @[stealSide.scala 98:47]
    io.vss_axi_full[0].WDATA <= vssRvm_0.axi.WDATA @[stealSide.scala 98:47]
    io.vss_axi_full[0].WID <= vssRvm_0.axi.WID @[stealSide.scala 98:47]
    io.vss_axi_full[0].WVALID <= vssRvm_0.axi.WVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.WREADY <= io.vss_axi_full[0].WREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWREGION <= vssRvm_0.axi.AWREGION @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWQOS <= vssRvm_0.axi.AWQOS @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWPROT <= vssRvm_0.axi.AWPROT @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWCACHE <= vssRvm_0.axi.AWCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWLOCK <= vssRvm_0.axi.AWLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWBURST <= vssRvm_0.axi.AWBURST @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWSIZE <= vssRvm_0.axi.AWSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWLEN <= vssRvm_0.axi.AWLEN @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWADDR <= vssRvm_0.axi.AWADDR @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWID <= vssRvm_0.axi.AWID @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWVALID <= vssRvm_0.axi.AWVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.AWREADY <= io.vss_axi_full[0].AWREADY @[stealSide.scala 98:47]
    vssRvm_0.axi.RLAST <= io.vss_axi_full[0].RLAST @[stealSide.scala 98:47]
    vssRvm_0.axi.RRESP <= io.vss_axi_full[0].RRESP @[stealSide.scala 98:47]
    vssRvm_0.axi.RDATA <= io.vss_axi_full[0].RDATA @[stealSide.scala 98:47]
    vssRvm_0.axi.RID <= io.vss_axi_full[0].RID @[stealSide.scala 98:47]
    vssRvm_0.axi.RVALID <= io.vss_axi_full[0].RVALID @[stealSide.scala 98:47]
    io.vss_axi_full[0].RREADY <= vssRvm_0.axi.RREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARREGION <= vssRvm_0.axi.ARREGION @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARQOS <= vssRvm_0.axi.ARQOS @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARPROT <= vssRvm_0.axi.ARPROT @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARCACHE <= vssRvm_0.axi.ARCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARLOCK <= vssRvm_0.axi.ARLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARBURST <= vssRvm_0.axi.ARBURST @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARSIZE <= vssRvm_0.axi.ARSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARLEN <= vssRvm_0.axi.ARLEN @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARADDR <= vssRvm_0.axi.ARADDR @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARID <= vssRvm_0.axi.ARID @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARVALID <= vssRvm_0.axi.ARVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.ARREADY <= io.vss_axi_full[0].ARREADY @[stealSide.scala 98:47]
    virtualStealServers_0.io.connNetwork <= stealNW_TQ.io.connVSS[0] @[stealSide.scala 99:47]
    io.taskOut[0].TDATA <= stealNW_TQ.io.connPE[0].pop.bits @[stealSide.scala 103:39]
    io.taskOut[0].TVALID <= stealNW_TQ.io.connPE[0].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[0].pop.ready <= io.taskOut[0].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[0].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[0].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[1].TDATA <= stealNW_TQ.io.connPE[1].pop.bits @[stealSide.scala 103:39]
    io.taskOut[1].TVALID <= stealNW_TQ.io.connPE[1].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[1].pop.ready <= io.taskOut[1].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[1].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[1].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[2].TDATA <= stealNW_TQ.io.connPE[2].pop.bits @[stealSide.scala 103:39]
    io.taskOut[2].TVALID <= stealNW_TQ.io.connPE[2].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[2].pop.ready <= io.taskOut[2].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[2].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[2].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[3].TDATA <= stealNW_TQ.io.connPE[3].pop.bits @[stealSide.scala 103:39]
    io.taskOut[3].TVALID <= stealNW_TQ.io.connPE[3].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[3].pop.ready <= io.taskOut[3].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[3].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[3].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[4].TDATA <= stealNW_TQ.io.connPE[4].pop.bits @[stealSide.scala 103:39]
    io.taskOut[4].TVALID <= stealNW_TQ.io.connPE[4].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[4].pop.ready <= io.taskOut[4].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[4].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[4].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[5].TDATA <= stealNW_TQ.io.connPE[5].pop.bits @[stealSide.scala 103:39]
    io.taskOut[5].TVALID <= stealNW_TQ.io.connPE[5].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[5].pop.ready <= io.taskOut[5].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[5].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[5].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[6].TDATA <= stealNW_TQ.io.connPE[6].pop.bits @[stealSide.scala 103:39]
    io.taskOut[6].TVALID <= stealNW_TQ.io.connPE[6].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[6].pop.ready <= io.taskOut[6].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[6].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[6].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[7].TDATA <= stealNW_TQ.io.connPE[7].pop.bits @[stealSide.scala 103:39]
    io.taskOut[7].TVALID <= stealNW_TQ.io.connPE[7].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[7].pop.ready <= io.taskOut[7].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[7].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[7].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[8].TDATA <= stealNW_TQ.io.connPE[8].pop.bits @[stealSide.scala 103:39]
    io.taskOut[8].TVALID <= stealNW_TQ.io.connPE[8].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[8].pop.ready <= io.taskOut[8].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[8].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[8].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[9].TDATA <= stealNW_TQ.io.connPE[9].pop.bits @[stealSide.scala 103:39]
    io.taskOut[9].TVALID <= stealNW_TQ.io.connPE[9].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[9].pop.ready <= io.taskOut[9].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[9].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[9].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[10].TDATA <= stealNW_TQ.io.connPE[10].pop.bits @[stealSide.scala 103:39]
    io.taskOut[10].TVALID <= stealNW_TQ.io.connPE[10].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[10].pop.ready <= io.taskOut[10].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[10].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[10].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[11].TDATA <= stealNW_TQ.io.connPE[11].pop.bits @[stealSide.scala 103:39]
    io.taskOut[11].TVALID <= stealNW_TQ.io.connPE[11].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[11].pop.ready <= io.taskOut[11].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[11].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[11].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[12].TDATA <= stealNW_TQ.io.connPE[12].pop.bits @[stealSide.scala 103:39]
    io.taskOut[12].TVALID <= stealNW_TQ.io.connPE[12].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[12].pop.ready <= io.taskOut[12].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[12].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[12].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[13].TDATA <= stealNW_TQ.io.connPE[13].pop.bits @[stealSide.scala 103:39]
    io.taskOut[13].TVALID <= stealNW_TQ.io.connPE[13].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[13].pop.ready <= io.taskOut[13].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[13].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[13].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[14].TDATA <= stealNW_TQ.io.connPE[14].pop.bits @[stealSide.scala 103:39]
    io.taskOut[14].TVALID <= stealNW_TQ.io.connPE[14].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[14].pop.ready <= io.taskOut[14].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[14].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[14].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[15].TDATA <= stealNW_TQ.io.connPE[15].pop.bits @[stealSide.scala 103:39]
    io.taskOut[15].TVALID <= stealNW_TQ.io.connPE[15].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[15].pop.ready <= io.taskOut[15].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[15].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[15].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[16].TDATA <= stealNW_TQ.io.connPE[16].pop.bits @[stealSide.scala 103:39]
    io.taskOut[16].TVALID <= stealNW_TQ.io.connPE[16].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[16].pop.ready <= io.taskOut[16].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[16].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[16].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[17].TDATA <= stealNW_TQ.io.connPE[17].pop.bits @[stealSide.scala 103:39]
    io.taskOut[17].TVALID <= stealNW_TQ.io.connPE[17].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[17].pop.ready <= io.taskOut[17].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[17].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[17].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[18].TDATA <= stealNW_TQ.io.connPE[18].pop.bits @[stealSide.scala 103:39]
    io.taskOut[18].TVALID <= stealNW_TQ.io.connPE[18].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[18].pop.ready <= io.taskOut[18].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[18].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[18].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[19].TDATA <= stealNW_TQ.io.connPE[19].pop.bits @[stealSide.scala 103:39]
    io.taskOut[19].TVALID <= stealNW_TQ.io.connPE[19].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[19].pop.ready <= io.taskOut[19].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[19].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[19].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[20].TDATA <= stealNW_TQ.io.connPE[20].pop.bits @[stealSide.scala 103:39]
    io.taskOut[20].TVALID <= stealNW_TQ.io.connPE[20].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[20].pop.ready <= io.taskOut[20].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[20].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[20].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[21].TDATA <= stealNW_TQ.io.connPE[21].pop.bits @[stealSide.scala 103:39]
    io.taskOut[21].TVALID <= stealNW_TQ.io.connPE[21].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[21].pop.ready <= io.taskOut[21].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[21].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[21].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[22].TDATA <= stealNW_TQ.io.connPE[22].pop.bits @[stealSide.scala 103:39]
    io.taskOut[22].TVALID <= stealNW_TQ.io.connPE[22].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[22].pop.ready <= io.taskOut[22].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[22].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[22].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[23].TDATA <= stealNW_TQ.io.connPE[23].pop.bits @[stealSide.scala 103:39]
    io.taskOut[23].TVALID <= stealNW_TQ.io.connPE[23].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[23].pop.ready <= io.taskOut[23].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[23].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[23].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[24].TDATA <= stealNW_TQ.io.connPE[24].pop.bits @[stealSide.scala 103:39]
    io.taskOut[24].TVALID <= stealNW_TQ.io.connPE[24].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[24].pop.ready <= io.taskOut[24].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[24].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[24].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[25].TDATA <= stealNW_TQ.io.connPE[25].pop.bits @[stealSide.scala 103:39]
    io.taskOut[25].TVALID <= stealNW_TQ.io.connPE[25].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[25].pop.ready <= io.taskOut[25].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[25].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[25].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[26].TDATA <= stealNW_TQ.io.connPE[26].pop.bits @[stealSide.scala 103:39]
    io.taskOut[26].TVALID <= stealNW_TQ.io.connPE[26].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[26].pop.ready <= io.taskOut[26].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[26].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[26].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[27].TDATA <= stealNW_TQ.io.connPE[27].pop.bits @[stealSide.scala 103:39]
    io.taskOut[27].TVALID <= stealNW_TQ.io.connPE[27].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[27].pop.ready <= io.taskOut[27].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[27].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[27].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[28].TDATA <= stealNW_TQ.io.connPE[28].pop.bits @[stealSide.scala 103:39]
    io.taskOut[28].TVALID <= stealNW_TQ.io.connPE[28].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[28].pop.ready <= io.taskOut[28].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[28].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[28].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[29].TDATA <= stealNW_TQ.io.connPE[29].pop.bits @[stealSide.scala 103:39]
    io.taskOut[29].TVALID <= stealNW_TQ.io.connPE[29].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[29].pop.ready <= io.taskOut[29].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[29].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[29].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[30].TDATA <= stealNW_TQ.io.connPE[30].pop.bits @[stealSide.scala 103:39]
    io.taskOut[30].TVALID <= stealNW_TQ.io.connPE[30].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[30].pop.ready <= io.taskOut[30].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[30].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[30].push.bits is invalid @[stealSide.scala 108:48]
    io.taskOut[31].TDATA <= stealNW_TQ.io.connPE[31].pop.bits @[stealSide.scala 103:39]
    io.taskOut[31].TVALID <= stealNW_TQ.io.connPE[31].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[31].pop.ready <= io.taskOut[31].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[31].push.valid <= UInt<1>("h0") @[stealSide.scala 107:48]
    stealNW_TQ.io.connPE[31].push.bits is invalid @[stealSide.scala 108:48]
    stealNW_TQ.io.connVAS[0].data.qOutTask <= connSyncSide[0].data.qOutTask @[stealSide.scala 114:38]
    connSyncSide[0].data.availableTask.bits <= stealNW_TQ.io.connVAS[0].data.availableTask.bits @[stealSide.scala 114:38]
    connSyncSide[0].data.availableTask.valid <= stealNW_TQ.io.connVAS[0].data.availableTask.valid @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[0].data.availableTask.ready <= connSyncSide[0].data.availableTask.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[0].ctrl.stealReq.valid <= connSyncSide[0].ctrl.stealReq.valid @[stealSide.scala 114:38]
    connSyncSide[0].ctrl.stealReq.ready <= stealNW_TQ.io.connVAS[0].ctrl.stealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[0].ctrl.serveStealReq.valid <= connSyncSide[0].ctrl.serveStealReq.valid @[stealSide.scala 114:38]
    connSyncSide[0].ctrl.serveStealReq.ready <= stealNW_TQ.io.connVAS[0].ctrl.serveStealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[1].data.qOutTask <= connSyncSide[1].data.qOutTask @[stealSide.scala 114:38]
    connSyncSide[1].data.availableTask.bits <= stealNW_TQ.io.connVAS[1].data.availableTask.bits @[stealSide.scala 114:38]
    connSyncSide[1].data.availableTask.valid <= stealNW_TQ.io.connVAS[1].data.availableTask.valid @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[1].data.availableTask.ready <= connSyncSide[1].data.availableTask.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[1].ctrl.stealReq.valid <= connSyncSide[1].ctrl.stealReq.valid @[stealSide.scala 114:38]
    connSyncSide[1].ctrl.stealReq.ready <= stealNW_TQ.io.connVAS[1].ctrl.stealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[1].ctrl.serveStealReq.valid <= connSyncSide[1].ctrl.serveStealReq.valid @[stealSide.scala 114:38]
    connSyncSide[1].ctrl.serveStealReq.ready <= stealNW_TQ.io.connVAS[1].ctrl.serveStealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[2].data.qOutTask <= connSyncSide[2].data.qOutTask @[stealSide.scala 114:38]
    connSyncSide[2].data.availableTask.bits <= stealNW_TQ.io.connVAS[2].data.availableTask.bits @[stealSide.scala 114:38]
    connSyncSide[2].data.availableTask.valid <= stealNW_TQ.io.connVAS[2].data.availableTask.valid @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[2].data.availableTask.ready <= connSyncSide[2].data.availableTask.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[2].ctrl.stealReq.valid <= connSyncSide[2].ctrl.stealReq.valid @[stealSide.scala 114:38]
    connSyncSide[2].ctrl.stealReq.ready <= stealNW_TQ.io.connVAS[2].ctrl.stealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[2].ctrl.serveStealReq.valid <= connSyncSide[2].ctrl.serveStealReq.valid @[stealSide.scala 114:38]
    connSyncSide[2].ctrl.serveStealReq.ready <= stealNW_TQ.io.connVAS[2].ctrl.serveStealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[3].data.qOutTask <= connSyncSide[3].data.qOutTask @[stealSide.scala 114:38]
    connSyncSide[3].data.availableTask.bits <= stealNW_TQ.io.connVAS[3].data.availableTask.bits @[stealSide.scala 114:38]
    connSyncSide[3].data.availableTask.valid <= stealNW_TQ.io.connVAS[3].data.availableTask.valid @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[3].data.availableTask.ready <= connSyncSide[3].data.availableTask.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[3].ctrl.stealReq.valid <= connSyncSide[3].ctrl.stealReq.valid @[stealSide.scala 114:38]
    connSyncSide[3].ctrl.stealReq.ready <= stealNW_TQ.io.connVAS[3].ctrl.stealReq.ready @[stealSide.scala 114:38]
    stealNW_TQ.io.connVAS[3].ctrl.serveStealReq.valid <= connSyncSide[3].ctrl.serveStealReq.valid @[stealSide.scala 114:38]
    connSyncSide[3].ctrl.serveStealReq.ready <= stealNW_TQ.io.connVAS[3].ctrl.serveStealReq.ready @[stealSide.scala 114:38]

  module contAddrNtwUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrNtwUnit_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, casAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[contAddrNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrNtwUnit.scala 26:28]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 27:28]
    io.addressOut.bits <= addressReg @[contAddrNtwUnit.scala 28:28]
    io.casAddressOut.valid <= UInt<1>("h0") @[contAddrNtwUnit.scala 29:28]
    io.casAddressOut.bits <= addressReg @[contAddrNtwUnit.scala 30:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 33:19]
    when _T : @[contAddrNtwUnit.scala 33:43]
      when io.addressIn.valid : @[contAddrNtwUnit.scala 34:33]
        addressReg <= io.addressIn.bits @[contAddrNtwUnit.scala 35:24]
        stateReg <= UInt<1>("h1") @[contAddrNtwUnit.scala 36:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 38:25]
      when _T_1 : @[contAddrNtwUnit.scala 38:44]
        node _T_2 = or(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 39:34]
        when _T_2 : @[contAddrNtwUnit.scala 39:60]
          stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 40:22]
          node _priorityReg_T = not(priorityReg) @[contAddrNtwUnit.scala 41:28]
          priorityReg <= _priorityReg_T @[contAddrNtwUnit.scala 41:25]
      else :
        stateReg <= UInt<1>("h0") @[contAddrNtwUnit.scala 44:18]
    node _T_3 = eq(stateReg, UInt<1>("h0")) @[contAddrNtwUnit.scala 47:19]
    when _T_3 : @[contAddrNtwUnit.scala 47:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrNtwUnit.scala 48:28]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[contAddrNtwUnit.scala 49:25]
      when _T_4 : @[contAddrNtwUnit.scala 49:44]
        node _T_5 = and(io.addressOut.ready, io.casAddressOut.ready) @[contAddrNtwUnit.scala 50:34]
        when _T_5 : @[contAddrNtwUnit.scala 50:60]
          when priorityReg : @[contAddrNtwUnit.scala 51:30]
            when io.casAddressOut.ready : @[contAddrNtwUnit.scala 52:45]
              io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 53:44]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 56:42]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 57:44]
        else :
          when io.casAddressOut.ready : @[contAddrNtwUnit.scala 61:41]
            io.casAddressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 62:40]
          else :
            when io.addressOut.ready : @[contAddrNtwUnit.scala 63:44]
              io.addressOut.valid <= UInt<1>("h1") @[contAddrNtwUnit.scala 64:40]

  module contAddrServer :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module contAddrServer_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[contAddrServer.scala 21:27]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[contAddrServer.scala 22:29]
    io.addressOut.bits <= addressReg @[contAddrServer.scala 24:25]
    io.addressOut.valid <= UInt<1>("h0") @[contAddrServer.scala 25:25]
    io.addressIn.ready <= UInt<1>("h0") @[contAddrServer.scala 26:25]
    node _T = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 28:19]
    when _T : @[contAddrServer.scala 28:43]
      when io.addressIn.valid : @[contAddrServer.scala 29:33]
        stateReg <= UInt<1>("h1") @[contAddrServer.scala 30:24]
        addressReg <= io.addressIn.bits @[contAddrServer.scala 31:24]
    else :
      node _T_1 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 33:25]
      when _T_1 : @[contAddrServer.scala 33:53]
        when io.addressOut.ready : @[contAddrServer.scala 34:34]
          stateReg <= UInt<1>("h0") @[contAddrServer.scala 35:24]
      else :
        stateReg <= UInt<1>("h0") @[contAddrServer.scala 38:18]
    node _T_2 = eq(stateReg, UInt<1>("h0")) @[contAddrServer.scala 41:19]
    when _T_2 : @[contAddrServer.scala 41:43]
      io.addressIn.ready <= UInt<1>("h1") @[contAddrServer.scala 42:28]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[contAddrServer.scala 43:25]
      when _T_3 : @[contAddrServer.scala 43:53]
        io.addressOut.valid <= UInt<1>("h1") @[contAddrServer.scala 44:29]

  module Queue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_4 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_5 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_6 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_7 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_8 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_9 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_10 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_11 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_12 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_13 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_14 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_15 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_16 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_17 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_18 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_19 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_20 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_21 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_22 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_23 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_24 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_25 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_26 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_27 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_28 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_29 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_30 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_31 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_32 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_33 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_34 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<4>}

    cmem ram : UInt [8] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<3>("h7")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<4>("h8"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_35 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module contNetwork :
    input clock : Clock
    input reset : Reset
    output io : { flip connVCAS : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, connPE : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[32]}

    inst networkUnits_0 of contAddrNtwUnit @[contNetwork.scala 15:49]
    networkUnits_0.clock <= clock
    networkUnits_0.reset <= reset
    inst networkUnits_1 of contAddrNtwUnit_1 @[contNetwork.scala 15:49]
    networkUnits_1.clock <= clock
    networkUnits_1.reset <= reset
    inst networkUnits_2 of contAddrNtwUnit_2 @[contNetwork.scala 15:49]
    networkUnits_2.clock <= clock
    networkUnits_2.reset <= reset
    inst networkUnits_3 of contAddrNtwUnit_3 @[contNetwork.scala 15:49]
    networkUnits_3.clock <= clock
    networkUnits_3.reset <= reset
    inst networkUnits_4 of contAddrNtwUnit_4 @[contNetwork.scala 15:49]
    networkUnits_4.clock <= clock
    networkUnits_4.reset <= reset
    inst networkUnits_5 of contAddrNtwUnit_5 @[contNetwork.scala 15:49]
    networkUnits_5.clock <= clock
    networkUnits_5.reset <= reset
    inst networkUnits_6 of contAddrNtwUnit_6 @[contNetwork.scala 15:49]
    networkUnits_6.clock <= clock
    networkUnits_6.reset <= reset
    inst networkUnits_7 of contAddrNtwUnit_7 @[contNetwork.scala 15:49]
    networkUnits_7.clock <= clock
    networkUnits_7.reset <= reset
    inst networkUnits_8 of contAddrNtwUnit_8 @[contNetwork.scala 15:49]
    networkUnits_8.clock <= clock
    networkUnits_8.reset <= reset
    inst networkUnits_9 of contAddrNtwUnit_9 @[contNetwork.scala 15:49]
    networkUnits_9.clock <= clock
    networkUnits_9.reset <= reset
    inst networkUnits_10 of contAddrNtwUnit_10 @[contNetwork.scala 15:49]
    networkUnits_10.clock <= clock
    networkUnits_10.reset <= reset
    inst networkUnits_11 of contAddrNtwUnit_11 @[contNetwork.scala 15:49]
    networkUnits_11.clock <= clock
    networkUnits_11.reset <= reset
    inst networkUnits_12 of contAddrNtwUnit_12 @[contNetwork.scala 15:49]
    networkUnits_12.clock <= clock
    networkUnits_12.reset <= reset
    inst networkUnits_13 of contAddrNtwUnit_13 @[contNetwork.scala 15:49]
    networkUnits_13.clock <= clock
    networkUnits_13.reset <= reset
    inst networkUnits_14 of contAddrNtwUnit_14 @[contNetwork.scala 15:49]
    networkUnits_14.clock <= clock
    networkUnits_14.reset <= reset
    inst networkUnits_15 of contAddrNtwUnit_15 @[contNetwork.scala 15:49]
    networkUnits_15.clock <= clock
    networkUnits_15.reset <= reset
    inst networkUnits_16 of contAddrNtwUnit_16 @[contNetwork.scala 15:49]
    networkUnits_16.clock <= clock
    networkUnits_16.reset <= reset
    inst networkUnits_17 of contAddrNtwUnit_17 @[contNetwork.scala 15:49]
    networkUnits_17.clock <= clock
    networkUnits_17.reset <= reset
    inst networkUnits_18 of contAddrNtwUnit_18 @[contNetwork.scala 15:49]
    networkUnits_18.clock <= clock
    networkUnits_18.reset <= reset
    inst networkUnits_19 of contAddrNtwUnit_19 @[contNetwork.scala 15:49]
    networkUnits_19.clock <= clock
    networkUnits_19.reset <= reset
    inst networkUnits_20 of contAddrNtwUnit_20 @[contNetwork.scala 15:49]
    networkUnits_20.clock <= clock
    networkUnits_20.reset <= reset
    inst networkUnits_21 of contAddrNtwUnit_21 @[contNetwork.scala 15:49]
    networkUnits_21.clock <= clock
    networkUnits_21.reset <= reset
    inst networkUnits_22 of contAddrNtwUnit_22 @[contNetwork.scala 15:49]
    networkUnits_22.clock <= clock
    networkUnits_22.reset <= reset
    inst networkUnits_23 of contAddrNtwUnit_23 @[contNetwork.scala 15:49]
    networkUnits_23.clock <= clock
    networkUnits_23.reset <= reset
    inst networkUnits_24 of contAddrNtwUnit_24 @[contNetwork.scala 15:49]
    networkUnits_24.clock <= clock
    networkUnits_24.reset <= reset
    inst networkUnits_25 of contAddrNtwUnit_25 @[contNetwork.scala 15:49]
    networkUnits_25.clock <= clock
    networkUnits_25.reset <= reset
    inst networkUnits_26 of contAddrNtwUnit_26 @[contNetwork.scala 15:49]
    networkUnits_26.clock <= clock
    networkUnits_26.reset <= reset
    inst networkUnits_27 of contAddrNtwUnit_27 @[contNetwork.scala 15:49]
    networkUnits_27.clock <= clock
    networkUnits_27.reset <= reset
    inst networkUnits_28 of contAddrNtwUnit_28 @[contNetwork.scala 15:49]
    networkUnits_28.clock <= clock
    networkUnits_28.reset <= reset
    inst networkUnits_29 of contAddrNtwUnit_29 @[contNetwork.scala 15:49]
    networkUnits_29.clock <= clock
    networkUnits_29.reset <= reset
    inst networkUnits_30 of contAddrNtwUnit_30 @[contNetwork.scala 15:49]
    networkUnits_30.clock <= clock
    networkUnits_30.reset <= reset
    inst networkUnits_31 of contAddrNtwUnit_31 @[contNetwork.scala 15:49]
    networkUnits_31.clock <= clock
    networkUnits_31.reset <= reset
    inst casServers_0 of contAddrServer @[contNetwork.scala 16:49]
    casServers_0.clock <= clock
    casServers_0.reset <= reset
    inst casServers_1 of contAddrServer_1 @[contNetwork.scala 16:49]
    casServers_1.clock <= clock
    casServers_1.reset <= reset
    inst casServers_2 of contAddrServer_2 @[contNetwork.scala 16:49]
    casServers_2.clock <= clock
    casServers_2.reset <= reset
    inst casServers_3 of contAddrServer_3 @[contNetwork.scala 16:49]
    casServers_3.clock <= clock
    casServers_3.reset <= reset
    inst casServers_4 of contAddrServer_4 @[contNetwork.scala 16:49]
    casServers_4.clock <= clock
    casServers_4.reset <= reset
    inst casServers_5 of contAddrServer_5 @[contNetwork.scala 16:49]
    casServers_5.clock <= clock
    casServers_5.reset <= reset
    inst casServers_6 of contAddrServer_6 @[contNetwork.scala 16:49]
    casServers_6.clock <= clock
    casServers_6.reset <= reset
    inst casServers_7 of contAddrServer_7 @[contNetwork.scala 16:49]
    casServers_7.clock <= clock
    casServers_7.reset <= reset
    inst casServers_8 of contAddrServer_8 @[contNetwork.scala 16:49]
    casServers_8.clock <= clock
    casServers_8.reset <= reset
    inst casServers_9 of contAddrServer_9 @[contNetwork.scala 16:49]
    casServers_9.clock <= clock
    casServers_9.reset <= reset
    inst casServers_10 of contAddrServer_10 @[contNetwork.scala 16:49]
    casServers_10.clock <= clock
    casServers_10.reset <= reset
    inst casServers_11 of contAddrServer_11 @[contNetwork.scala 16:49]
    casServers_11.clock <= clock
    casServers_11.reset <= reset
    inst casServers_12 of contAddrServer_12 @[contNetwork.scala 16:49]
    casServers_12.clock <= clock
    casServers_12.reset <= reset
    inst casServers_13 of contAddrServer_13 @[contNetwork.scala 16:49]
    casServers_13.clock <= clock
    casServers_13.reset <= reset
    inst casServers_14 of contAddrServer_14 @[contNetwork.scala 16:49]
    casServers_14.clock <= clock
    casServers_14.reset <= reset
    inst casServers_15 of contAddrServer_15 @[contNetwork.scala 16:49]
    casServers_15.clock <= clock
    casServers_15.reset <= reset
    inst casServers_16 of contAddrServer_16 @[contNetwork.scala 16:49]
    casServers_16.clock <= clock
    casServers_16.reset <= reset
    inst casServers_17 of contAddrServer_17 @[contNetwork.scala 16:49]
    casServers_17.clock <= clock
    casServers_17.reset <= reset
    inst casServers_18 of contAddrServer_18 @[contNetwork.scala 16:49]
    casServers_18.clock <= clock
    casServers_18.reset <= reset
    inst casServers_19 of contAddrServer_19 @[contNetwork.scala 16:49]
    casServers_19.clock <= clock
    casServers_19.reset <= reset
    inst casServers_20 of contAddrServer_20 @[contNetwork.scala 16:49]
    casServers_20.clock <= clock
    casServers_20.reset <= reset
    inst casServers_21 of contAddrServer_21 @[contNetwork.scala 16:49]
    casServers_21.clock <= clock
    casServers_21.reset <= reset
    inst casServers_22 of contAddrServer_22 @[contNetwork.scala 16:49]
    casServers_22.clock <= clock
    casServers_22.reset <= reset
    inst casServers_23 of contAddrServer_23 @[contNetwork.scala 16:49]
    casServers_23.clock <= clock
    casServers_23.reset <= reset
    inst casServers_24 of contAddrServer_24 @[contNetwork.scala 16:49]
    casServers_24.clock <= clock
    casServers_24.reset <= reset
    inst casServers_25 of contAddrServer_25 @[contNetwork.scala 16:49]
    casServers_25.clock <= clock
    casServers_25.reset <= reset
    inst casServers_26 of contAddrServer_26 @[contNetwork.scala 16:49]
    casServers_26.clock <= clock
    casServers_26.reset <= reset
    inst casServers_27 of contAddrServer_27 @[contNetwork.scala 16:49]
    casServers_27.clock <= clock
    casServers_27.reset <= reset
    inst casServers_28 of contAddrServer_28 @[contNetwork.scala 16:49]
    casServers_28.clock <= clock
    casServers_28.reset <= reset
    inst casServers_29 of contAddrServer_29 @[contNetwork.scala 16:49]
    casServers_29.clock <= clock
    casServers_29.reset <= reset
    inst casServers_30 of contAddrServer_30 @[contNetwork.scala 16:49]
    casServers_30.clock <= clock
    casServers_30.reset <= reset
    inst casServers_31 of contAddrServer_31 @[contNetwork.scala 16:49]
    casServers_31.clock <= clock
    casServers_31.reset <= reset
    inst queues_0 of contQueue @[contNetwork.scala 17:49]
    queues_0.clock <= clock
    queues_0.reset <= reset
    inst queues_1 of contQueue_1 @[contNetwork.scala 17:49]
    queues_1.clock <= clock
    queues_1.reset <= reset
    inst queues_2 of contQueue_2 @[contNetwork.scala 17:49]
    queues_2.clock <= clock
    queues_2.reset <= reset
    inst queues_3 of contQueue_3 @[contNetwork.scala 17:49]
    queues_3.clock <= clock
    queues_3.reset <= reset
    inst queues_4 of contQueue_4 @[contNetwork.scala 17:49]
    queues_4.clock <= clock
    queues_4.reset <= reset
    inst queues_5 of contQueue_5 @[contNetwork.scala 17:49]
    queues_5.clock <= clock
    queues_5.reset <= reset
    inst queues_6 of contQueue_6 @[contNetwork.scala 17:49]
    queues_6.clock <= clock
    queues_6.reset <= reset
    inst queues_7 of contQueue_7 @[contNetwork.scala 17:49]
    queues_7.clock <= clock
    queues_7.reset <= reset
    inst queues_8 of contQueue_8 @[contNetwork.scala 17:49]
    queues_8.clock <= clock
    queues_8.reset <= reset
    inst queues_9 of contQueue_9 @[contNetwork.scala 17:49]
    queues_9.clock <= clock
    queues_9.reset <= reset
    inst queues_10 of contQueue_10 @[contNetwork.scala 17:49]
    queues_10.clock <= clock
    queues_10.reset <= reset
    inst queues_11 of contQueue_11 @[contNetwork.scala 17:49]
    queues_11.clock <= clock
    queues_11.reset <= reset
    inst queues_12 of contQueue_12 @[contNetwork.scala 17:49]
    queues_12.clock <= clock
    queues_12.reset <= reset
    inst queues_13 of contQueue_13 @[contNetwork.scala 17:49]
    queues_13.clock <= clock
    queues_13.reset <= reset
    inst queues_14 of contQueue_14 @[contNetwork.scala 17:49]
    queues_14.clock <= clock
    queues_14.reset <= reset
    inst queues_15 of contQueue_15 @[contNetwork.scala 17:49]
    queues_15.clock <= clock
    queues_15.reset <= reset
    inst queues_16 of contQueue_16 @[contNetwork.scala 17:49]
    queues_16.clock <= clock
    queues_16.reset <= reset
    inst queues_17 of contQueue_17 @[contNetwork.scala 17:49]
    queues_17.clock <= clock
    queues_17.reset <= reset
    inst queues_18 of contQueue_18 @[contNetwork.scala 17:49]
    queues_18.clock <= clock
    queues_18.reset <= reset
    inst queues_19 of contQueue_19 @[contNetwork.scala 17:49]
    queues_19.clock <= clock
    queues_19.reset <= reset
    inst queues_20 of contQueue_20 @[contNetwork.scala 17:49]
    queues_20.clock <= clock
    queues_20.reset <= reset
    inst queues_21 of contQueue_21 @[contNetwork.scala 17:49]
    queues_21.clock <= clock
    queues_21.reset <= reset
    inst queues_22 of contQueue_22 @[contNetwork.scala 17:49]
    queues_22.clock <= clock
    queues_22.reset <= reset
    inst queues_23 of contQueue_23 @[contNetwork.scala 17:49]
    queues_23.clock <= clock
    queues_23.reset <= reset
    inst queues_24 of contQueue_24 @[contNetwork.scala 17:49]
    queues_24.clock <= clock
    queues_24.reset <= reset
    inst queues_25 of contQueue_25 @[contNetwork.scala 17:49]
    queues_25.clock <= clock
    queues_25.reset <= reset
    inst queues_26 of contQueue_26 @[contNetwork.scala 17:49]
    queues_26.clock <= clock
    queues_26.reset <= reset
    inst queues_27 of contQueue_27 @[contNetwork.scala 17:49]
    queues_27.clock <= clock
    queues_27.reset <= reset
    inst queues_28 of contQueue_28 @[contNetwork.scala 17:49]
    queues_28.clock <= clock
    queues_28.reset <= reset
    inst queues_29 of contQueue_29 @[contNetwork.scala 17:49]
    queues_29.clock <= clock
    queues_29.reset <= reset
    inst queues_30 of contQueue_30 @[contNetwork.scala 17:49]
    queues_30.clock <= clock
    queues_30.reset <= reset
    inst queues_31 of contQueue_31 @[contNetwork.scala 17:49]
    queues_31.clock <= clock
    queues_31.reset <= reset
    networkUnits_0.io.addressIn <= io.connVCAS @[contNetwork.scala 19:17]
    networkUnits_31.io.addressOut.ready <= UInt<1>("h0") @[contNetwork.scala 20:49]
    networkUnits_1.io.addressIn <= networkUnits_0.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_2.io.addressIn <= networkUnits_1.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_3.io.addressIn <= networkUnits_2.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_4.io.addressIn <= networkUnits_3.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_5.io.addressIn <= networkUnits_4.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_6.io.addressIn <= networkUnits_5.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_7.io.addressIn <= networkUnits_6.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_8.io.addressIn <= networkUnits_7.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_9.io.addressIn <= networkUnits_8.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_10.io.addressIn <= networkUnits_9.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_11.io.addressIn <= networkUnits_10.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_12.io.addressIn <= networkUnits_11.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_13.io.addressIn <= networkUnits_12.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_14.io.addressIn <= networkUnits_13.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_15.io.addressIn <= networkUnits_14.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_16.io.addressIn <= networkUnits_15.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_17.io.addressIn <= networkUnits_16.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_18.io.addressIn <= networkUnits_17.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_19.io.addressIn <= networkUnits_18.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_20.io.addressIn <= networkUnits_19.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_21.io.addressIn <= networkUnits_20.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_22.io.addressIn <= networkUnits_21.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_23.io.addressIn <= networkUnits_22.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_24.io.addressIn <= networkUnits_23.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_25.io.addressIn <= networkUnits_24.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_26.io.addressIn <= networkUnits_25.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_27.io.addressIn <= networkUnits_26.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_28.io.addressIn <= networkUnits_27.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_29.io.addressIn <= networkUnits_28.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_30.io.addressIn <= networkUnits_29.io.addressOut @[contNetwork.scala 23:39]
    networkUnits_31.io.addressIn <= networkUnits_30.io.addressOut @[contNetwork.scala 23:39]
    casServers_0.io.addressIn <= networkUnits_0.io.casAddressOut @[contNetwork.scala 27:42]
    queues_0.io.addressIn <= casServers_0.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[0].bits <= queues_0.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[0].valid <= queues_0.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_0.io.addressOut.ready <= io.connPE[0].ready @[contNetwork.scala 29:42]
    casServers_1.io.addressIn <= networkUnits_1.io.casAddressOut @[contNetwork.scala 27:42]
    queues_1.io.addressIn <= casServers_1.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[1].bits <= queues_1.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[1].valid <= queues_1.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_1.io.addressOut.ready <= io.connPE[1].ready @[contNetwork.scala 29:42]
    casServers_2.io.addressIn <= networkUnits_2.io.casAddressOut @[contNetwork.scala 27:42]
    queues_2.io.addressIn <= casServers_2.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[2].bits <= queues_2.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[2].valid <= queues_2.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_2.io.addressOut.ready <= io.connPE[2].ready @[contNetwork.scala 29:42]
    casServers_3.io.addressIn <= networkUnits_3.io.casAddressOut @[contNetwork.scala 27:42]
    queues_3.io.addressIn <= casServers_3.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[3].bits <= queues_3.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[3].valid <= queues_3.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_3.io.addressOut.ready <= io.connPE[3].ready @[contNetwork.scala 29:42]
    casServers_4.io.addressIn <= networkUnits_4.io.casAddressOut @[contNetwork.scala 27:42]
    queues_4.io.addressIn <= casServers_4.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[4].bits <= queues_4.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[4].valid <= queues_4.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_4.io.addressOut.ready <= io.connPE[4].ready @[contNetwork.scala 29:42]
    casServers_5.io.addressIn <= networkUnits_5.io.casAddressOut @[contNetwork.scala 27:42]
    queues_5.io.addressIn <= casServers_5.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[5].bits <= queues_5.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[5].valid <= queues_5.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_5.io.addressOut.ready <= io.connPE[5].ready @[contNetwork.scala 29:42]
    casServers_6.io.addressIn <= networkUnits_6.io.casAddressOut @[contNetwork.scala 27:42]
    queues_6.io.addressIn <= casServers_6.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[6].bits <= queues_6.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[6].valid <= queues_6.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_6.io.addressOut.ready <= io.connPE[6].ready @[contNetwork.scala 29:42]
    casServers_7.io.addressIn <= networkUnits_7.io.casAddressOut @[contNetwork.scala 27:42]
    queues_7.io.addressIn <= casServers_7.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[7].bits <= queues_7.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[7].valid <= queues_7.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_7.io.addressOut.ready <= io.connPE[7].ready @[contNetwork.scala 29:42]
    casServers_8.io.addressIn <= networkUnits_8.io.casAddressOut @[contNetwork.scala 27:42]
    queues_8.io.addressIn <= casServers_8.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[8].bits <= queues_8.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[8].valid <= queues_8.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_8.io.addressOut.ready <= io.connPE[8].ready @[contNetwork.scala 29:42]
    casServers_9.io.addressIn <= networkUnits_9.io.casAddressOut @[contNetwork.scala 27:42]
    queues_9.io.addressIn <= casServers_9.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[9].bits <= queues_9.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[9].valid <= queues_9.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_9.io.addressOut.ready <= io.connPE[9].ready @[contNetwork.scala 29:42]
    casServers_10.io.addressIn <= networkUnits_10.io.casAddressOut @[contNetwork.scala 27:42]
    queues_10.io.addressIn <= casServers_10.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[10].bits <= queues_10.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[10].valid <= queues_10.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_10.io.addressOut.ready <= io.connPE[10].ready @[contNetwork.scala 29:42]
    casServers_11.io.addressIn <= networkUnits_11.io.casAddressOut @[contNetwork.scala 27:42]
    queues_11.io.addressIn <= casServers_11.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[11].bits <= queues_11.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[11].valid <= queues_11.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_11.io.addressOut.ready <= io.connPE[11].ready @[contNetwork.scala 29:42]
    casServers_12.io.addressIn <= networkUnits_12.io.casAddressOut @[contNetwork.scala 27:42]
    queues_12.io.addressIn <= casServers_12.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[12].bits <= queues_12.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[12].valid <= queues_12.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_12.io.addressOut.ready <= io.connPE[12].ready @[contNetwork.scala 29:42]
    casServers_13.io.addressIn <= networkUnits_13.io.casAddressOut @[contNetwork.scala 27:42]
    queues_13.io.addressIn <= casServers_13.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[13].bits <= queues_13.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[13].valid <= queues_13.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_13.io.addressOut.ready <= io.connPE[13].ready @[contNetwork.scala 29:42]
    casServers_14.io.addressIn <= networkUnits_14.io.casAddressOut @[contNetwork.scala 27:42]
    queues_14.io.addressIn <= casServers_14.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[14].bits <= queues_14.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[14].valid <= queues_14.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_14.io.addressOut.ready <= io.connPE[14].ready @[contNetwork.scala 29:42]
    casServers_15.io.addressIn <= networkUnits_15.io.casAddressOut @[contNetwork.scala 27:42]
    queues_15.io.addressIn <= casServers_15.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[15].bits <= queues_15.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[15].valid <= queues_15.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_15.io.addressOut.ready <= io.connPE[15].ready @[contNetwork.scala 29:42]
    casServers_16.io.addressIn <= networkUnits_16.io.casAddressOut @[contNetwork.scala 27:42]
    queues_16.io.addressIn <= casServers_16.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[16].bits <= queues_16.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[16].valid <= queues_16.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_16.io.addressOut.ready <= io.connPE[16].ready @[contNetwork.scala 29:42]
    casServers_17.io.addressIn <= networkUnits_17.io.casAddressOut @[contNetwork.scala 27:42]
    queues_17.io.addressIn <= casServers_17.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[17].bits <= queues_17.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[17].valid <= queues_17.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_17.io.addressOut.ready <= io.connPE[17].ready @[contNetwork.scala 29:42]
    casServers_18.io.addressIn <= networkUnits_18.io.casAddressOut @[contNetwork.scala 27:42]
    queues_18.io.addressIn <= casServers_18.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[18].bits <= queues_18.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[18].valid <= queues_18.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_18.io.addressOut.ready <= io.connPE[18].ready @[contNetwork.scala 29:42]
    casServers_19.io.addressIn <= networkUnits_19.io.casAddressOut @[contNetwork.scala 27:42]
    queues_19.io.addressIn <= casServers_19.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[19].bits <= queues_19.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[19].valid <= queues_19.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_19.io.addressOut.ready <= io.connPE[19].ready @[contNetwork.scala 29:42]
    casServers_20.io.addressIn <= networkUnits_20.io.casAddressOut @[contNetwork.scala 27:42]
    queues_20.io.addressIn <= casServers_20.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[20].bits <= queues_20.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[20].valid <= queues_20.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_20.io.addressOut.ready <= io.connPE[20].ready @[contNetwork.scala 29:42]
    casServers_21.io.addressIn <= networkUnits_21.io.casAddressOut @[contNetwork.scala 27:42]
    queues_21.io.addressIn <= casServers_21.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[21].bits <= queues_21.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[21].valid <= queues_21.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_21.io.addressOut.ready <= io.connPE[21].ready @[contNetwork.scala 29:42]
    casServers_22.io.addressIn <= networkUnits_22.io.casAddressOut @[contNetwork.scala 27:42]
    queues_22.io.addressIn <= casServers_22.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[22].bits <= queues_22.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[22].valid <= queues_22.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_22.io.addressOut.ready <= io.connPE[22].ready @[contNetwork.scala 29:42]
    casServers_23.io.addressIn <= networkUnits_23.io.casAddressOut @[contNetwork.scala 27:42]
    queues_23.io.addressIn <= casServers_23.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[23].bits <= queues_23.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[23].valid <= queues_23.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_23.io.addressOut.ready <= io.connPE[23].ready @[contNetwork.scala 29:42]
    casServers_24.io.addressIn <= networkUnits_24.io.casAddressOut @[contNetwork.scala 27:42]
    queues_24.io.addressIn <= casServers_24.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[24].bits <= queues_24.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[24].valid <= queues_24.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_24.io.addressOut.ready <= io.connPE[24].ready @[contNetwork.scala 29:42]
    casServers_25.io.addressIn <= networkUnits_25.io.casAddressOut @[contNetwork.scala 27:42]
    queues_25.io.addressIn <= casServers_25.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[25].bits <= queues_25.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[25].valid <= queues_25.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_25.io.addressOut.ready <= io.connPE[25].ready @[contNetwork.scala 29:42]
    casServers_26.io.addressIn <= networkUnits_26.io.casAddressOut @[contNetwork.scala 27:42]
    queues_26.io.addressIn <= casServers_26.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[26].bits <= queues_26.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[26].valid <= queues_26.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_26.io.addressOut.ready <= io.connPE[26].ready @[contNetwork.scala 29:42]
    casServers_27.io.addressIn <= networkUnits_27.io.casAddressOut @[contNetwork.scala 27:42]
    queues_27.io.addressIn <= casServers_27.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[27].bits <= queues_27.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[27].valid <= queues_27.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_27.io.addressOut.ready <= io.connPE[27].ready @[contNetwork.scala 29:42]
    casServers_28.io.addressIn <= networkUnits_28.io.casAddressOut @[contNetwork.scala 27:42]
    queues_28.io.addressIn <= casServers_28.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[28].bits <= queues_28.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[28].valid <= queues_28.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_28.io.addressOut.ready <= io.connPE[28].ready @[contNetwork.scala 29:42]
    casServers_29.io.addressIn <= networkUnits_29.io.casAddressOut @[contNetwork.scala 27:42]
    queues_29.io.addressIn <= casServers_29.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[29].bits <= queues_29.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[29].valid <= queues_29.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_29.io.addressOut.ready <= io.connPE[29].ready @[contNetwork.scala 29:42]
    casServers_30.io.addressIn <= networkUnits_30.io.casAddressOut @[contNetwork.scala 27:42]
    queues_30.io.addressIn <= casServers_30.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[30].bits <= queues_30.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[30].valid <= queues_30.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_30.io.addressOut.ready <= io.connPE[30].ready @[contNetwork.scala 29:42]
    casServers_31.io.addressIn <= networkUnits_31.io.casAddressOut @[contNetwork.scala 27:42]
    queues_31.io.addressIn <= casServers_31.io.addressOut @[contNetwork.scala 28:42]
    io.connPE[31].bits <= queues_31.io.addressOut.bits @[contNetwork.scala 29:42]
    io.connPE[31].valid <= queues_31.io.addressOut.valid @[contNetwork.scala 29:42]
    queues_31.io.addressOut.ready <= io.connPE[31].ready @[contNetwork.scala 29:42]

  module Queue_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtContAddrServer :
    input clock : Clock
    input reset : Reset
    output io : { dataOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue_36 @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_37 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_38 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtContAddrServer.scala 34:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtContAddrServer.scala 34:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtContAddrServer.scala 34:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtContAddrServer.scala 34:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtContAddrServer.scala 34:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtContAddrServer.scala 34:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtContAddrServer.scala 34:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtContAddrServer.scala 34:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtContAddrServer.scala 34:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtContAddrServer.scala 34:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtContAddrServer.scala 34:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtContAddrServer.scala 34:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtContAddrServer.scala 34:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtContAddrServer.scala 37:49]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtContAddrServer.scala 38:49]
    reg avaialbleSize : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtContAddrServer.scala 39:49]
    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtContAddrServer.scala 40:49]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<2>("h3")) @[virtContAddrServer.scala 41:49]
    node _index_T = sub(avaialbleSize, UInt<5>("h10")) @[virtContAddrServer.scala 42:56]
    node index = tail(_index_T, 1) @[virtContAddrServer.scala 42:56]
    wire _continuationsRegisters_WIRE : UInt<64>[16] @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[0] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[1] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[2] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[3] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[4] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[5] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[6] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[7] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[8] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[9] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[10] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[11] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[12] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[13] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[14] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    _continuationsRegisters_WIRE[15] <= UInt<64>("h0") @[virtContAddrServer.scala 43:57]
    reg continuationsRegisters : UInt<64>[16], clock with :
      reset => (reset, _continuationsRegisters_WIRE) @[virtContAddrServer.scala 43:49]
    reg burstCounter : UInt<4>, clock with :
      reset => (reset, UInt<4>("hf")) @[virtContAddrServer.scala 44:49]
    node _T = eq(stateReg, UInt<1>("h0")) @[virtContAddrServer.scala 51:19]
    when _T : @[virtContAddrServer.scala 51:34]
      node _T_1 = geq(avaialbleSize, UInt<5>("h10")) @[virtContAddrServer.scala 52:28]
      when _T_1 : @[virtContAddrServer.scala 52:52]
        stateReg <= UInt<1>("h1") @[virtContAddrServer.scala 53:22]
      else :
        stateReg <= UInt<3>("h4") @[virtContAddrServer.scala 55:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtContAddrServer.scala 56:22]
    else :
      node _T_2 = eq(stateReg, UInt<1>("h1")) @[virtContAddrServer.scala 58:25]
      when _T_2 : @[virtContAddrServer.scala 58:54]
        when io.read_address.ready : @[virtContAddrServer.scala 59:36]
          stateReg <= UInt<2>("h2") @[virtContAddrServer.scala 60:26]
          burstCounter <= UInt<4>("hf") @[virtContAddrServer.scala 61:26]
      else :
        node _T_3 = eq(stateReg, UInt<2>("h2")) @[virtContAddrServer.scala 63:25]
        when _T_3 : @[virtContAddrServer.scala 63:44]
          when io.read_data.valid : @[virtContAddrServer.scala 64:33]
            continuationsRegisters[burstCounter] <= io.read_data.bits @[virtContAddrServer.scala 65:50]
            node _burstCounter_T = sub(burstCounter, UInt<1>("h1")) @[virtContAddrServer.scala 66:66]
            node _burstCounter_T_1 = tail(_burstCounter_T, 1) @[virtContAddrServer.scala 66:66]
            burstCounter <= _burstCounter_T_1 @[virtContAddrServer.scala 66:50]
            node _avaialbleSize_T = sub(avaialbleSize, UInt<1>("h1")) @[virtContAddrServer.scala 67:44]
            node _avaialbleSize_T_1 = tail(_avaialbleSize_T, 1) @[virtContAddrServer.scala 67:44]
            avaialbleSize <= _avaialbleSize_T_1 @[virtContAddrServer.scala 67:27]
          node _T_4 = eq(burstCounter, UInt<1>("h0")) @[virtContAddrServer.scala 70:27]
          node _T_5 = and(_T_4, io.read_data.valid) @[virtContAddrServer.scala 70:35]
          when _T_5 : @[virtContAddrServer.scala 70:57]
            stateReg <= UInt<2>("h3") @[virtContAddrServer.scala 71:27]
            node _avaialbleSize_T_2 = sub(avaialbleSize, UInt<5>("h10")) @[virtContAddrServer.scala 72:44]
            node _avaialbleSize_T_3 = tail(_avaialbleSize_T_2, 1) @[virtContAddrServer.scala 72:44]
            avaialbleSize <= _avaialbleSize_T_3 @[virtContAddrServer.scala 72:27]
            burstCounter <= UInt<4>("hf") @[virtContAddrServer.scala 73:27]
        else :
          node _T_6 = eq(stateReg, UInt<2>("h3")) @[virtContAddrServer.scala 76:25]
          when _T_6 : @[virtContAddrServer.scala 76:44]
            when io.dataOut.ready : @[virtContAddrServer.scala 77:31]
              node _burstCounter_T_2 = sub(burstCounter, UInt<1>("h1")) @[virtContAddrServer.scala 78:42]
              node _burstCounter_T_3 = tail(_burstCounter_T_2, 1) @[virtContAddrServer.scala 78:42]
              burstCounter <= _burstCounter_T_3 @[virtContAddrServer.scala 78:26]
            node _T_7 = eq(burstCounter, UInt<1>("h0")) @[virtContAddrServer.scala 80:27]
            node _T_8 = and(_T_7, io.dataOut.ready) @[virtContAddrServer.scala 80:35]
            when _T_8 : @[virtContAddrServer.scala 80:55]
              stateReg <= UInt<1>("h0") @[virtContAddrServer.scala 81:22]
          else :
            node _T_9 = eq(stateReg, UInt<3>("h4")) @[virtContAddrServer.scala 84:25]
            when _T_9 : @[virtContAddrServer.scala 84:46]
              node _T_10 = eq(rPause, UInt<1>("h0")) @[virtContAddrServer.scala 85:21]
              when _T_10 : @[virtContAddrServer.scala 85:33]
                stateReg <= UInt<1>("h0") @[virtContAddrServer.scala 86:22]
    io.read_data.ready <= UInt<1>("h0") @[virtContAddrServer.scala 90:27]
    io.read_address.valid <= UInt<1>("h0") @[virtContAddrServer.scala 91:27]
    io.dataOut.valid <= UInt<1>("h0") @[virtContAddrServer.scala 92:27]
    node _T_11 = eq(stateReg, UInt<1>("h1")) @[virtContAddrServer.scala 96:19]
    when _T_11 : @[virtContAddrServer.scala 96:48]
      io.read_address.valid <= UInt<1>("h1") @[virtContAddrServer.scala 97:31]
    else :
      node _T_12 = eq(stateReg, UInt<2>("h2")) @[virtContAddrServer.scala 98:25]
      when _T_12 : @[virtContAddrServer.scala 98:44]
        io.read_data.ready <= UInt<1>("h1") @[virtContAddrServer.scala 99:31]
      else :
        node _T_13 = eq(stateReg, UInt<2>("h3")) @[virtContAddrServer.scala 100:25]
        when _T_13 : @[virtContAddrServer.scala 100:44]
          io.dataOut.valid <= UInt<1>("h1") @[virtContAddrServer.scala 101:31]
    node _io_read_address_bits_T = dshl(index, addrShift) @[virtContAddrServer.scala 105:45]
    node _io_read_address_bits_T_1 = add(rAddr, _io_read_address_bits_T) @[virtContAddrServer.scala 105:36]
    node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtContAddrServer.scala 105:36]
    io.read_address.bits <= _io_read_address_bits_T_2 @[virtContAddrServer.scala 105:27]
    io.dataOut.bits <= continuationsRegisters[burstCounter] @[virtContAddrServer.scala 106:27]
    when rdReq : @[virtContAddrServer.scala 110:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_14 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_14 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_15 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_15 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_16 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_16 : @[RegisterBlock.scala 224:38]
        data <= avaialbleSize @[RegisterBlock.scala 225:16]
      node _T_17 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_18 = eq(_T_17, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_18 : @[RegisterBlock.scala 182:11]
        node _T_19 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_19 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtContAddrServer.scala 113:27]
      node _T_20 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_20 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_21 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_21 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_22 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_22 : @[RegisterBlock.scala 252:38]
        wire _avaialbleSize_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _avaialbleSize_WIRE <= avaialbleSize @[RegisterBlock.scala 118:51]
        node _avaialbleSize_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _avaialbleSize_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _avaialbleSize_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _avaialbleSize_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _avaialbleSize_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _avaialbleSize_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _avaialbleSize_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _avaialbleSize_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node avaialbleSize_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node avaialbleSize_byte_original = bits(_avaialbleSize_WIRE, 7, 0) @[Interface.scala 258:39]
        node _avaialbleSize_T_12 = mux(_avaialbleSize_T_4, avaialbleSize_byte_wdata, avaialbleSize_byte_original) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_1 = bits(_avaialbleSize_WIRE, 15, 8) @[Interface.scala 258:39]
        node _avaialbleSize_T_13 = mux(_avaialbleSize_T_5, avaialbleSize_byte_wdata_1, avaialbleSize_byte_original_1) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_2 = bits(_avaialbleSize_WIRE, 23, 16) @[Interface.scala 258:39]
        node _avaialbleSize_T_14 = mux(_avaialbleSize_T_6, avaialbleSize_byte_wdata_2, avaialbleSize_byte_original_2) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_3 = bits(_avaialbleSize_WIRE, 31, 24) @[Interface.scala 258:39]
        node _avaialbleSize_T_15 = mux(_avaialbleSize_T_7, avaialbleSize_byte_wdata_3, avaialbleSize_byte_original_3) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_4 = bits(_avaialbleSize_WIRE, 39, 32) @[Interface.scala 258:39]
        node _avaialbleSize_T_16 = mux(_avaialbleSize_T_8, avaialbleSize_byte_wdata_4, avaialbleSize_byte_original_4) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_5 = bits(_avaialbleSize_WIRE, 47, 40) @[Interface.scala 258:39]
        node _avaialbleSize_T_17 = mux(_avaialbleSize_T_9, avaialbleSize_byte_wdata_5, avaialbleSize_byte_original_5) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_6 = bits(_avaialbleSize_WIRE, 55, 48) @[Interface.scala 258:39]
        node _avaialbleSize_T_18 = mux(_avaialbleSize_T_10, avaialbleSize_byte_wdata_6, avaialbleSize_byte_original_6) @[Interface.scala 259:14]
        node avaialbleSize_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node avaialbleSize_byte_original_7 = bits(_avaialbleSize_WIRE, 63, 56) @[Interface.scala 258:39]
        node _avaialbleSize_T_19 = mux(_avaialbleSize_T_11, avaialbleSize_byte_wdata_7, avaialbleSize_byte_original_7) @[Interface.scala 259:14]
        wire _avaialbleSize_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[0] <= _avaialbleSize_T_12 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[1] <= _avaialbleSize_T_13 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[2] <= _avaialbleSize_T_14 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[3] <= _avaialbleSize_T_15 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[4] <= _avaialbleSize_T_16 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[5] <= _avaialbleSize_T_17 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[6] <= _avaialbleSize_T_18 @[Interface.scala 254:12]
        _avaialbleSize_WIRE_1[7] <= _avaialbleSize_T_19 @[Interface.scala 254:12]
        node avaialbleSize_lo_lo = cat(_avaialbleSize_WIRE_1[1], _avaialbleSize_WIRE_1[0]) @[Interface.scala 262:7]
        node avaialbleSize_lo_hi = cat(_avaialbleSize_WIRE_1[3], _avaialbleSize_WIRE_1[2]) @[Interface.scala 262:7]
        node avaialbleSize_lo = cat(avaialbleSize_lo_hi, avaialbleSize_lo_lo) @[Interface.scala 262:7]
        node avaialbleSize_hi_lo = cat(_avaialbleSize_WIRE_1[5], _avaialbleSize_WIRE_1[4]) @[Interface.scala 262:7]
        node avaialbleSize_hi_hi = cat(_avaialbleSize_WIRE_1[7], _avaialbleSize_WIRE_1[6]) @[Interface.scala 262:7]
        node avaialbleSize_hi = cat(avaialbleSize_hi_hi, avaialbleSize_hi_lo) @[Interface.scala 262:7]
        node _avaialbleSize_T_20 = cat(avaialbleSize_hi, avaialbleSize_lo) @[Interface.scala 262:7]
        wire _avaialbleSize_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _avaialbleSize_WIRE_2 <= _avaialbleSize_T_20 @[RegisterBlock.scala 118:82]
        avaialbleSize <= _avaialbleSize_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_23 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_24 = eq(_T_23, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_24 : @[RegisterBlock.scala 198:11]
        node _T_25 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_25 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module readyValidMem_1 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<64>, WSTRB : UInt<8>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<64>, strb : UInt<8>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    axi.AWVALID <= UInt<1>("h0") @[readyValidMem.scala 146:28]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 147:28]
    axi.BREADY <= UInt<1>("h0") @[readyValidMem.scala 148:28]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<4>("hf") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h3") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module continuationAllocationSide :
    input clock : Clock
    input reset : Reset
    output io : { contOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<64>}[32], flip axi_mgmt_vcas : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, vcas_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<64>, WSTRB : UInt<8>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}}

    inst continuationNetwork of contNetwork @[continuationAllocationSide.scala 51:37]
    continuationNetwork.clock <= clock
    continuationNetwork.reset <= reset
    inst vcas0 of virtContAddrServer @[continuationAllocationSide.scala 56:23]
    vcas0.clock <= clock
    vcas0.reset <= reset
    vcas0.io.axi_mgmt <= io.axi_mgmt_vcas @[continuationAllocationSide.scala 69:22]
    inst vcasRvmRO of readyValidMem_1 @[continuationAllocationSide.scala 74:31]
    vcasRvmRO.clock <= clock
    vcasRvmRO.reset <= reset
    vcasRvmRO.io.read.address <= vcas0.io.read_address @[continuationAllocationSide.scala 77:36]
    vcas0.io.read_data <= vcasRvmRO.io.read.data @[continuationAllocationSide.scala 78:36]
    vcasRvmRO.axi.BRESP <= io.vcas_axi_full.BRESP @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.BID <= io.vcas_axi_full.BID @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.BVALID <= io.vcas_axi_full.BVALID @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.BREADY <= vcasRvmRO.axi.BREADY @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.WLAST <= vcasRvmRO.axi.WLAST @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.WSTRB <= vcasRvmRO.axi.WSTRB @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.WDATA <= vcasRvmRO.axi.WDATA @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.WID <= vcasRvmRO.axi.WID @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.WVALID <= vcasRvmRO.axi.WVALID @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.WREADY <= io.vcas_axi_full.WREADY @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWREGION <= vcasRvmRO.axi.AWREGION @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWQOS <= vcasRvmRO.axi.AWQOS @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWPROT <= vcasRvmRO.axi.AWPROT @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWCACHE <= vcasRvmRO.axi.AWCACHE @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWLOCK <= vcasRvmRO.axi.AWLOCK @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWBURST <= vcasRvmRO.axi.AWBURST @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWSIZE <= vcasRvmRO.axi.AWSIZE @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWLEN <= vcasRvmRO.axi.AWLEN @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWADDR <= vcasRvmRO.axi.AWADDR @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWID <= vcasRvmRO.axi.AWID @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.AWVALID <= vcasRvmRO.axi.AWVALID @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.AWREADY <= io.vcas_axi_full.AWREADY @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.RLAST <= io.vcas_axi_full.RLAST @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.RRESP <= io.vcas_axi_full.RRESP @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.RDATA <= io.vcas_axi_full.RDATA @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.RID <= io.vcas_axi_full.RID @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.RVALID <= io.vcas_axi_full.RVALID @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.RREADY <= vcasRvmRO.axi.RREADY @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARREGION <= vcasRvmRO.axi.ARREGION @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARQOS <= vcasRvmRO.axi.ARQOS @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARPROT <= vcasRvmRO.axi.ARPROT @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARCACHE <= vcasRvmRO.axi.ARCACHE @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARLOCK <= vcasRvmRO.axi.ARLOCK @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARBURST <= vcasRvmRO.axi.ARBURST @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARSIZE <= vcasRvmRO.axi.ARSIZE @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARLEN <= vcasRvmRO.axi.ARLEN @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARADDR <= vcasRvmRO.axi.ARADDR @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARID <= vcasRvmRO.axi.ARID @[continuationAllocationSide.scala 79:36]
    io.vcas_axi_full.ARVALID <= vcasRvmRO.axi.ARVALID @[continuationAllocationSide.scala 79:36]
    vcasRvmRO.axi.ARREADY <= io.vcas_axi_full.ARREADY @[continuationAllocationSide.scala 79:36]
    continuationNetwork.io.connVCAS <= vcas0.io.dataOut @[continuationAllocationSide.scala 80:36]
    io.contOut[0].TDATA <= continuationNetwork.io.connPE[0].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[0].TVALID <= continuationNetwork.io.connPE[0].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[0].ready <= io.contOut[0].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[1].TDATA <= continuationNetwork.io.connPE[1].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[1].TVALID <= continuationNetwork.io.connPE[1].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[1].ready <= io.contOut[1].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[2].TDATA <= continuationNetwork.io.connPE[2].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[2].TVALID <= continuationNetwork.io.connPE[2].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[2].ready <= io.contOut[2].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[3].TDATA <= continuationNetwork.io.connPE[3].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[3].TVALID <= continuationNetwork.io.connPE[3].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[3].ready <= io.contOut[3].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[4].TDATA <= continuationNetwork.io.connPE[4].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[4].TVALID <= continuationNetwork.io.connPE[4].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[4].ready <= io.contOut[4].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[5].TDATA <= continuationNetwork.io.connPE[5].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[5].TVALID <= continuationNetwork.io.connPE[5].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[5].ready <= io.contOut[5].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[6].TDATA <= continuationNetwork.io.connPE[6].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[6].TVALID <= continuationNetwork.io.connPE[6].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[6].ready <= io.contOut[6].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[7].TDATA <= continuationNetwork.io.connPE[7].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[7].TVALID <= continuationNetwork.io.connPE[7].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[7].ready <= io.contOut[7].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[8].TDATA <= continuationNetwork.io.connPE[8].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[8].TVALID <= continuationNetwork.io.connPE[8].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[8].ready <= io.contOut[8].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[9].TDATA <= continuationNetwork.io.connPE[9].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[9].TVALID <= continuationNetwork.io.connPE[9].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[9].ready <= io.contOut[9].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[10].TDATA <= continuationNetwork.io.connPE[10].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[10].TVALID <= continuationNetwork.io.connPE[10].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[10].ready <= io.contOut[10].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[11].TDATA <= continuationNetwork.io.connPE[11].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[11].TVALID <= continuationNetwork.io.connPE[11].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[11].ready <= io.contOut[11].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[12].TDATA <= continuationNetwork.io.connPE[12].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[12].TVALID <= continuationNetwork.io.connPE[12].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[12].ready <= io.contOut[12].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[13].TDATA <= continuationNetwork.io.connPE[13].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[13].TVALID <= continuationNetwork.io.connPE[13].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[13].ready <= io.contOut[13].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[14].TDATA <= continuationNetwork.io.connPE[14].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[14].TVALID <= continuationNetwork.io.connPE[14].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[14].ready <= io.contOut[14].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[15].TDATA <= continuationNetwork.io.connPE[15].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[15].TVALID <= continuationNetwork.io.connPE[15].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[15].ready <= io.contOut[15].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[16].TDATA <= continuationNetwork.io.connPE[16].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[16].TVALID <= continuationNetwork.io.connPE[16].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[16].ready <= io.contOut[16].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[17].TDATA <= continuationNetwork.io.connPE[17].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[17].TVALID <= continuationNetwork.io.connPE[17].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[17].ready <= io.contOut[17].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[18].TDATA <= continuationNetwork.io.connPE[18].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[18].TVALID <= continuationNetwork.io.connPE[18].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[18].ready <= io.contOut[18].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[19].TDATA <= continuationNetwork.io.connPE[19].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[19].TVALID <= continuationNetwork.io.connPE[19].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[19].ready <= io.contOut[19].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[20].TDATA <= continuationNetwork.io.connPE[20].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[20].TVALID <= continuationNetwork.io.connPE[20].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[20].ready <= io.contOut[20].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[21].TDATA <= continuationNetwork.io.connPE[21].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[21].TVALID <= continuationNetwork.io.connPE[21].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[21].ready <= io.contOut[21].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[22].TDATA <= continuationNetwork.io.connPE[22].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[22].TVALID <= continuationNetwork.io.connPE[22].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[22].ready <= io.contOut[22].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[23].TDATA <= continuationNetwork.io.connPE[23].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[23].TVALID <= continuationNetwork.io.connPE[23].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[23].ready <= io.contOut[23].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[24].TDATA <= continuationNetwork.io.connPE[24].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[24].TVALID <= continuationNetwork.io.connPE[24].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[24].ready <= io.contOut[24].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[25].TDATA <= continuationNetwork.io.connPE[25].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[25].TVALID <= continuationNetwork.io.connPE[25].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[25].ready <= io.contOut[25].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[26].TDATA <= continuationNetwork.io.connPE[26].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[26].TVALID <= continuationNetwork.io.connPE[26].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[26].ready <= io.contOut[26].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[27].TDATA <= continuationNetwork.io.connPE[27].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[27].TVALID <= continuationNetwork.io.connPE[27].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[27].ready <= io.contOut[27].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[28].TDATA <= continuationNetwork.io.connPE[28].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[28].TVALID <= continuationNetwork.io.connPE[28].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[28].ready <= io.contOut[28].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[29].TDATA <= continuationNetwork.io.connPE[29].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[29].TVALID <= continuationNetwork.io.connPE[29].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[29].ready <= io.contOut[29].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[30].TDATA <= continuationNetwork.io.connPE[30].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[30].TVALID <= continuationNetwork.io.connPE[30].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[30].ready <= io.contOut[30].TREADY @[continuationAllocationSide.scala 83:42]
    io.contOut[31].TDATA <= continuationNetwork.io.connPE[31].bits @[continuationAllocationSide.scala 83:42]
    io.contOut[31].TVALID <= continuationNetwork.io.connPE[31].valid @[continuationAllocationSide.scala 83:42]
    continuationNetwork.io.connPE[31].ready <= io.contOut[31].TREADY @[continuationAllocationSide.scala 83:42]

  module argRouteNtwUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwUnit_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip peAddress : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwUnit.scala 22:30]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwUnit.scala 23:30]
    reg priorityReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteNtwUnit.scala 24:30]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 26:28]
    io.peAddress.ready <= UInt<1>("h0") @[argRouteNtwUnit.scala 27:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwUnit.scala 28:28]
    io.addressOut.bits <= addressReg @[argRouteNtwUnit.scala 29:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 33:19]
    when _T : @[argRouteNtwUnit.scala 33:43]
      node _T_1 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 34:33]
      when _T_1 : @[argRouteNtwUnit.scala 34:55]
        when priorityReg : @[argRouteNtwUnit.scala 35:30]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 36:28]
        else :
          addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 38:28]
        node _priorityReg_T = not(priorityReg) @[argRouteNtwUnit.scala 40:28]
        priorityReg <= _priorityReg_T @[argRouteNtwUnit.scala 40:25]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 42:37]
          addressReg <= io.peAddress.bits @[argRouteNtwUnit.scala 43:28]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 44:43]
            addressReg <= io.addressIn.bits @[argRouteNtwUnit.scala 45:28]
      node _T_2 = or(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 49:33]
      when _T_2 : @[argRouteNtwUnit.scala 49:55]
        stateReg <= UInt<1>("h1") @[argRouteNtwUnit.scala 50:24]
    else :
      node _T_3 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 53:25]
      when _T_3 : @[argRouteNtwUnit.scala 53:44]
        when io.addressOut.ready : @[argRouteNtwUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 55:22]
      else :
        stateReg <= UInt<1>("h0") @[argRouteNtwUnit.scala 58:18]
    node _T_4 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwUnit.scala 62:19]
    when _T_4 : @[argRouteNtwUnit.scala 62:43]
      node _T_5 = and(io.addressIn.valid, io.peAddress.valid) @[argRouteNtwUnit.scala 63:33]
      when _T_5 : @[argRouteNtwUnit.scala 63:55]
        when priorityReg : @[argRouteNtwUnit.scala 64:30]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 65:36]
        else :
          io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 67:36]
      else :
        when io.peAddress.valid : @[argRouteNtwUnit.scala 70:37]
          io.peAddress.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 71:37]
        else :
          when io.addressIn.valid : @[argRouteNtwUnit.scala 72:43]
            io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwUnit.scala 73:37]
    else :
      node _T_6 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwUnit.scala 76:25]
      when _T_6 : @[argRouteNtwUnit.scala 76:44]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwUnit.scala 77:29]

  module argRouteNtwVirtUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, vasAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 23:32]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwVirtUnit.scala 24:32]
    node _mask_T = shl(UInt<1>("h1"), 2) @[argRouteNtwVirtUnit.scala 25:31]
    node _mask_T_1 = sub(_mask_T, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 25:49]
    node mask = tail(_mask_T_1, 1) @[argRouteNtwVirtUnit.scala 25:49]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 27:28]
    io.vasAddressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 28:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 29:28]
    io.vasAddressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 30:28]
    io.addressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 31:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 33:19]
    when _T : @[argRouteNtwVirtUnit.scala 33:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 34:28]
      when io.addressIn.valid : @[argRouteNtwVirtUnit.scala 35:33]
        addressReg <= io.addressIn.bits @[argRouteNtwVirtUnit.scala 36:24]
        node _T_1 = shr(io.addressIn.bits, 5) @[argRouteNtwVirtUnit.scala 45:41]
        node _T_2 = and(_T_1, mask) @[argRouteNtwVirtUnit.scala 45:57]
        node _T_3 = eq(_T_2, UInt<2>("h0")) @[argRouteNtwVirtUnit.scala 45:65]
        when _T_3 : @[argRouteNtwVirtUnit.scala 45:104]
          stateReg <= UInt<2>("h2") @[argRouteNtwVirtUnit.scala 46:30]
        else :
          stateReg <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 48:30]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 52:25]
      when _T_4 : @[argRouteNtwVirtUnit.scala 52:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 53:29]
        when io.addressOut.ready : @[argRouteNtwVirtUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 55:22]
      else :
        node _T_5 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 57:25]
        when _T_5 : @[argRouteNtwVirtUnit.scala 57:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 58:32]
          when io.vasAddressOut.ready : @[argRouteNtwVirtUnit.scala 59:37]
            stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 60:22]
    node _T_6 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 64:19]
    when _T_6 : @[argRouteNtwVirtUnit.scala 64:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 65:28]
    else :
      node _T_7 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 66:25]
      when _T_7 : @[argRouteNtwVirtUnit.scala 66:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 67:29]
      else :
        node _T_8 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 68:25]
        when _T_8 : @[argRouteNtwVirtUnit.scala 68:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 69:32]

  module argRouteNtwVirtUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, vasAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 23:32]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwVirtUnit.scala 24:32]
    node _mask_T = shl(UInt<1>("h1"), 2) @[argRouteNtwVirtUnit.scala 25:31]
    node _mask_T_1 = sub(_mask_T, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 25:49]
    node mask = tail(_mask_T_1, 1) @[argRouteNtwVirtUnit.scala 25:49]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 27:28]
    io.vasAddressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 28:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 29:28]
    io.vasAddressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 30:28]
    io.addressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 31:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 33:19]
    when _T : @[argRouteNtwVirtUnit.scala 33:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 34:28]
      when io.addressIn.valid : @[argRouteNtwVirtUnit.scala 35:33]
        addressReg <= io.addressIn.bits @[argRouteNtwVirtUnit.scala 36:24]
        node _T_1 = shr(io.addressIn.bits, 5) @[argRouteNtwVirtUnit.scala 45:41]
        node _T_2 = and(_T_1, mask) @[argRouteNtwVirtUnit.scala 45:57]
        node _T_3 = eq(_T_2, UInt<2>("h1")) @[argRouteNtwVirtUnit.scala 45:65]
        when _T_3 : @[argRouteNtwVirtUnit.scala 45:104]
          stateReg <= UInt<2>("h2") @[argRouteNtwVirtUnit.scala 46:30]
        else :
          stateReg <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 48:30]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 52:25]
      when _T_4 : @[argRouteNtwVirtUnit.scala 52:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 53:29]
        when io.addressOut.ready : @[argRouteNtwVirtUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 55:22]
      else :
        node _T_5 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 57:25]
        when _T_5 : @[argRouteNtwVirtUnit.scala 57:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 58:32]
          when io.vasAddressOut.ready : @[argRouteNtwVirtUnit.scala 59:37]
            stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 60:22]
    node _T_6 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 64:19]
    when _T_6 : @[argRouteNtwVirtUnit.scala 64:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 65:28]
    else :
      node _T_7 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 66:25]
      when _T_7 : @[argRouteNtwVirtUnit.scala 66:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 67:29]
      else :
        node _T_8 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 68:25]
        when _T_8 : @[argRouteNtwVirtUnit.scala 68:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 69:32]

  module argRouteNtwVirtUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, vasAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 23:32]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwVirtUnit.scala 24:32]
    node _mask_T = shl(UInt<1>("h1"), 2) @[argRouteNtwVirtUnit.scala 25:31]
    node _mask_T_1 = sub(_mask_T, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 25:49]
    node mask = tail(_mask_T_1, 1) @[argRouteNtwVirtUnit.scala 25:49]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 27:28]
    io.vasAddressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 28:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 29:28]
    io.vasAddressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 30:28]
    io.addressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 31:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 33:19]
    when _T : @[argRouteNtwVirtUnit.scala 33:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 34:28]
      when io.addressIn.valid : @[argRouteNtwVirtUnit.scala 35:33]
        addressReg <= io.addressIn.bits @[argRouteNtwVirtUnit.scala 36:24]
        node _T_1 = shr(io.addressIn.bits, 5) @[argRouteNtwVirtUnit.scala 45:41]
        node _T_2 = and(_T_1, mask) @[argRouteNtwVirtUnit.scala 45:57]
        node _T_3 = eq(_T_2, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 45:65]
        when _T_3 : @[argRouteNtwVirtUnit.scala 45:104]
          stateReg <= UInt<2>("h2") @[argRouteNtwVirtUnit.scala 46:30]
        else :
          stateReg <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 48:30]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 52:25]
      when _T_4 : @[argRouteNtwVirtUnit.scala 52:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 53:29]
        when io.addressOut.ready : @[argRouteNtwVirtUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 55:22]
      else :
        node _T_5 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 57:25]
        when _T_5 : @[argRouteNtwVirtUnit.scala 57:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 58:32]
          when io.vasAddressOut.ready : @[argRouteNtwVirtUnit.scala 59:37]
            stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 60:22]
    node _T_6 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 64:19]
    when _T_6 : @[argRouteNtwVirtUnit.scala 64:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 65:28]
    else :
      node _T_7 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 66:25]
      when _T_7 : @[argRouteNtwVirtUnit.scala 66:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 67:29]
      else :
        node _T_8 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 68:25]
        when _T_8 : @[argRouteNtwVirtUnit.scala 68:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 69:32]

  module argRouteNtwVirtUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, vasAddressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    reg stateReg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 23:32]
    reg addressReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteNtwVirtUnit.scala 24:32]
    node _mask_T = shl(UInt<1>("h1"), 2) @[argRouteNtwVirtUnit.scala 25:31]
    node _mask_T_1 = sub(_mask_T, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 25:49]
    node mask = tail(_mask_T_1, 1) @[argRouteNtwVirtUnit.scala 25:49]
    io.addressIn.ready <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 27:28]
    io.vasAddressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 28:28]
    io.addressOut.valid <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 29:28]
    io.vasAddressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 30:28]
    io.addressOut.bits <= addressReg @[argRouteNtwVirtUnit.scala 31:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 33:19]
    when _T : @[argRouteNtwVirtUnit.scala 33:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 34:28]
      when io.addressIn.valid : @[argRouteNtwVirtUnit.scala 35:33]
        addressReg <= io.addressIn.bits @[argRouteNtwVirtUnit.scala 36:24]
        node _T_1 = shr(io.addressIn.bits, 5) @[argRouteNtwVirtUnit.scala 45:41]
        node _T_2 = and(_T_1, mask) @[argRouteNtwVirtUnit.scala 45:57]
        node _T_3 = eq(_T_2, UInt<2>("h3")) @[argRouteNtwVirtUnit.scala 45:65]
        when _T_3 : @[argRouteNtwVirtUnit.scala 45:104]
          stateReg <= UInt<2>("h2") @[argRouteNtwVirtUnit.scala 46:30]
        else :
          stateReg <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 48:30]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 52:25]
      when _T_4 : @[argRouteNtwVirtUnit.scala 52:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 53:29]
        when io.addressOut.ready : @[argRouteNtwVirtUnit.scala 54:34]
          stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 55:22]
      else :
        node _T_5 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 57:25]
        when _T_5 : @[argRouteNtwVirtUnit.scala 57:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 58:32]
          when io.vasAddressOut.ready : @[argRouteNtwVirtUnit.scala 59:37]
            stateReg <= UInt<1>("h0") @[argRouteNtwVirtUnit.scala 60:22]
    node _T_6 = eq(stateReg, UInt<1>("h0")) @[argRouteNtwVirtUnit.scala 64:19]
    when _T_6 : @[argRouteNtwVirtUnit.scala 64:43]
      io.addressIn.ready <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 65:28]
    else :
      node _T_7 = eq(stateReg, UInt<1>("h1")) @[argRouteNtwVirtUnit.scala 66:25]
      when _T_7 : @[argRouteNtwVirtUnit.scala 66:48]
        io.addressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 67:29]
      else :
        node _T_8 = eq(stateReg, UInt<2>("h2")) @[argRouteNtwVirtUnit.scala 68:25]
        when _T_8 : @[argRouteNtwVirtUnit.scala 68:47]
          io.vasAddressOut.valid <= UInt<1>("h1") @[argRouteNtwVirtUnit.scala 69:32]

  module Queue_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_39 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_40 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_41 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_42 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_43 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_44 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_45 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_46 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_47 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_48 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_49 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_50 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_51 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_52 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_53 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_54 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_55 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_56 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_57 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_58 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_59 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_60 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_61 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_62 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_63 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_64 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_64 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_65 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_65 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_66 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_66 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_67 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_67 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_68 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_68 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_69 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_69 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_70 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_70 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_71 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_64 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_71 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_72 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_65 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_72 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_73 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_66 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_73 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_74 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_67 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_74 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_75 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_68 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_75 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_76 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_69 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_76 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_77 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_70 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_77 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_78 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_71 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_78 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_79 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_72 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_79 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_80 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_73 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_80 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_81 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_74 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_81 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_82 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_75 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_82 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_83 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_76 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_83 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_84 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_77 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_84 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_85 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_78 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_85 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_86 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_79 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_86 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_87 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_80 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_87 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_88 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_81 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_88 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_89 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_82 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_89 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_90 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_83 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_90 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_91 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_84 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_91 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_92 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_85 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_92 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_93 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_86 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_93 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_94 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_87 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_94 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_95 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_88 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_95 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_96 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_89 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_96 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_97 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_90 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_97 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_98 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_91 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_98 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_99 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_92 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_99 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_100 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_93 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_100 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_101 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_94 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_101 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module Queue_102 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<6>}

    cmem ram : UInt [32] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module contQueue_95 :
    input clock : Clock
    input reset : Reset
    output io : { flip addressIn : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, addressOut : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    inst q of Queue_102 @[contQueue.scala 13:19]
    q.clock <= clock
    q.reset <= reset
    q.io.enq <= io.addressIn @[contQueue.scala 15:14]
    io.addressOut.bits <= q.io.deq.bits @[contQueue.scala 16:19]
    io.addressOut.valid <= q.io.deq.valid @[contQueue.scala 16:19]
    q.io.deq.ready <= io.addressOut.ready @[contQueue.scala 16:19]

  module argRouteNetwork :
    input clock : Clock
    input reset : Reset
    output io : { connVAS : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[4], flip connPE : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}[64]}

    inst networkUnits_0 of argRouteNtwUnit @[argRouteNetwork.scala 52:52]
    networkUnits_0.clock <= clock
    networkUnits_0.reset <= reset
    inst networkUnits_1 of argRouteNtwUnit_1 @[argRouteNetwork.scala 52:52]
    networkUnits_1.clock <= clock
    networkUnits_1.reset <= reset
    inst networkUnits_2 of argRouteNtwUnit_2 @[argRouteNetwork.scala 52:52]
    networkUnits_2.clock <= clock
    networkUnits_2.reset <= reset
    inst networkUnits_3 of argRouteNtwUnit_3 @[argRouteNetwork.scala 52:52]
    networkUnits_3.clock <= clock
    networkUnits_3.reset <= reset
    inst networkUnits_4 of argRouteNtwUnit_4 @[argRouteNetwork.scala 52:52]
    networkUnits_4.clock <= clock
    networkUnits_4.reset <= reset
    inst networkUnits_5 of argRouteNtwUnit_5 @[argRouteNetwork.scala 52:52]
    networkUnits_5.clock <= clock
    networkUnits_5.reset <= reset
    inst networkUnits_6 of argRouteNtwUnit_6 @[argRouteNetwork.scala 52:52]
    networkUnits_6.clock <= clock
    networkUnits_6.reset <= reset
    inst networkUnits_7 of argRouteNtwUnit_7 @[argRouteNetwork.scala 52:52]
    networkUnits_7.clock <= clock
    networkUnits_7.reset <= reset
    inst networkUnits_8 of argRouteNtwUnit_8 @[argRouteNetwork.scala 52:52]
    networkUnits_8.clock <= clock
    networkUnits_8.reset <= reset
    inst networkUnits_9 of argRouteNtwUnit_9 @[argRouteNetwork.scala 52:52]
    networkUnits_9.clock <= clock
    networkUnits_9.reset <= reset
    inst networkUnits_10 of argRouteNtwUnit_10 @[argRouteNetwork.scala 52:52]
    networkUnits_10.clock <= clock
    networkUnits_10.reset <= reset
    inst networkUnits_11 of argRouteNtwUnit_11 @[argRouteNetwork.scala 52:52]
    networkUnits_11.clock <= clock
    networkUnits_11.reset <= reset
    inst networkUnits_12 of argRouteNtwUnit_12 @[argRouteNetwork.scala 52:52]
    networkUnits_12.clock <= clock
    networkUnits_12.reset <= reset
    inst networkUnits_13 of argRouteNtwUnit_13 @[argRouteNetwork.scala 52:52]
    networkUnits_13.clock <= clock
    networkUnits_13.reset <= reset
    inst networkUnits_14 of argRouteNtwUnit_14 @[argRouteNetwork.scala 52:52]
    networkUnits_14.clock <= clock
    networkUnits_14.reset <= reset
    inst networkUnits_15 of argRouteNtwUnit_15 @[argRouteNetwork.scala 52:52]
    networkUnits_15.clock <= clock
    networkUnits_15.reset <= reset
    inst networkUnits_16 of argRouteNtwUnit_16 @[argRouteNetwork.scala 52:52]
    networkUnits_16.clock <= clock
    networkUnits_16.reset <= reset
    inst networkUnits_17 of argRouteNtwUnit_17 @[argRouteNetwork.scala 52:52]
    networkUnits_17.clock <= clock
    networkUnits_17.reset <= reset
    inst networkUnits_18 of argRouteNtwUnit_18 @[argRouteNetwork.scala 52:52]
    networkUnits_18.clock <= clock
    networkUnits_18.reset <= reset
    inst networkUnits_19 of argRouteNtwUnit_19 @[argRouteNetwork.scala 52:52]
    networkUnits_19.clock <= clock
    networkUnits_19.reset <= reset
    inst networkUnits_20 of argRouteNtwUnit_20 @[argRouteNetwork.scala 52:52]
    networkUnits_20.clock <= clock
    networkUnits_20.reset <= reset
    inst networkUnits_21 of argRouteNtwUnit_21 @[argRouteNetwork.scala 52:52]
    networkUnits_21.clock <= clock
    networkUnits_21.reset <= reset
    inst networkUnits_22 of argRouteNtwUnit_22 @[argRouteNetwork.scala 52:52]
    networkUnits_22.clock <= clock
    networkUnits_22.reset <= reset
    inst networkUnits_23 of argRouteNtwUnit_23 @[argRouteNetwork.scala 52:52]
    networkUnits_23.clock <= clock
    networkUnits_23.reset <= reset
    inst networkUnits_24 of argRouteNtwUnit_24 @[argRouteNetwork.scala 52:52]
    networkUnits_24.clock <= clock
    networkUnits_24.reset <= reset
    inst networkUnits_25 of argRouteNtwUnit_25 @[argRouteNetwork.scala 52:52]
    networkUnits_25.clock <= clock
    networkUnits_25.reset <= reset
    inst networkUnits_26 of argRouteNtwUnit_26 @[argRouteNetwork.scala 52:52]
    networkUnits_26.clock <= clock
    networkUnits_26.reset <= reset
    inst networkUnits_27 of argRouteNtwUnit_27 @[argRouteNetwork.scala 52:52]
    networkUnits_27.clock <= clock
    networkUnits_27.reset <= reset
    inst networkUnits_28 of argRouteNtwUnit_28 @[argRouteNetwork.scala 52:52]
    networkUnits_28.clock <= clock
    networkUnits_28.reset <= reset
    inst networkUnits_29 of argRouteNtwUnit_29 @[argRouteNetwork.scala 52:52]
    networkUnits_29.clock <= clock
    networkUnits_29.reset <= reset
    inst networkUnits_30 of argRouteNtwUnit_30 @[argRouteNetwork.scala 52:52]
    networkUnits_30.clock <= clock
    networkUnits_30.reset <= reset
    inst networkUnits_31 of argRouteNtwUnit_31 @[argRouteNetwork.scala 52:52]
    networkUnits_31.clock <= clock
    networkUnits_31.reset <= reset
    inst networkUnits_32 of argRouteNtwUnit_32 @[argRouteNetwork.scala 52:52]
    networkUnits_32.clock <= clock
    networkUnits_32.reset <= reset
    inst networkUnits_33 of argRouteNtwUnit_33 @[argRouteNetwork.scala 52:52]
    networkUnits_33.clock <= clock
    networkUnits_33.reset <= reset
    inst networkUnits_34 of argRouteNtwUnit_34 @[argRouteNetwork.scala 52:52]
    networkUnits_34.clock <= clock
    networkUnits_34.reset <= reset
    inst networkUnits_35 of argRouteNtwUnit_35 @[argRouteNetwork.scala 52:52]
    networkUnits_35.clock <= clock
    networkUnits_35.reset <= reset
    inst networkUnits_36 of argRouteNtwUnit_36 @[argRouteNetwork.scala 52:52]
    networkUnits_36.clock <= clock
    networkUnits_36.reset <= reset
    inst networkUnits_37 of argRouteNtwUnit_37 @[argRouteNetwork.scala 52:52]
    networkUnits_37.clock <= clock
    networkUnits_37.reset <= reset
    inst networkUnits_38 of argRouteNtwUnit_38 @[argRouteNetwork.scala 52:52]
    networkUnits_38.clock <= clock
    networkUnits_38.reset <= reset
    inst networkUnits_39 of argRouteNtwUnit_39 @[argRouteNetwork.scala 52:52]
    networkUnits_39.clock <= clock
    networkUnits_39.reset <= reset
    inst networkUnits_40 of argRouteNtwUnit_40 @[argRouteNetwork.scala 52:52]
    networkUnits_40.clock <= clock
    networkUnits_40.reset <= reset
    inst networkUnits_41 of argRouteNtwUnit_41 @[argRouteNetwork.scala 52:52]
    networkUnits_41.clock <= clock
    networkUnits_41.reset <= reset
    inst networkUnits_42 of argRouteNtwUnit_42 @[argRouteNetwork.scala 52:52]
    networkUnits_42.clock <= clock
    networkUnits_42.reset <= reset
    inst networkUnits_43 of argRouteNtwUnit_43 @[argRouteNetwork.scala 52:52]
    networkUnits_43.clock <= clock
    networkUnits_43.reset <= reset
    inst networkUnits_44 of argRouteNtwUnit_44 @[argRouteNetwork.scala 52:52]
    networkUnits_44.clock <= clock
    networkUnits_44.reset <= reset
    inst networkUnits_45 of argRouteNtwUnit_45 @[argRouteNetwork.scala 52:52]
    networkUnits_45.clock <= clock
    networkUnits_45.reset <= reset
    inst networkUnits_46 of argRouteNtwUnit_46 @[argRouteNetwork.scala 52:52]
    networkUnits_46.clock <= clock
    networkUnits_46.reset <= reset
    inst networkUnits_47 of argRouteNtwUnit_47 @[argRouteNetwork.scala 52:52]
    networkUnits_47.clock <= clock
    networkUnits_47.reset <= reset
    inst networkUnits_48 of argRouteNtwUnit_48 @[argRouteNetwork.scala 52:52]
    networkUnits_48.clock <= clock
    networkUnits_48.reset <= reset
    inst networkUnits_49 of argRouteNtwUnit_49 @[argRouteNetwork.scala 52:52]
    networkUnits_49.clock <= clock
    networkUnits_49.reset <= reset
    inst networkUnits_50 of argRouteNtwUnit_50 @[argRouteNetwork.scala 52:52]
    networkUnits_50.clock <= clock
    networkUnits_50.reset <= reset
    inst networkUnits_51 of argRouteNtwUnit_51 @[argRouteNetwork.scala 52:52]
    networkUnits_51.clock <= clock
    networkUnits_51.reset <= reset
    inst networkUnits_52 of argRouteNtwUnit_52 @[argRouteNetwork.scala 52:52]
    networkUnits_52.clock <= clock
    networkUnits_52.reset <= reset
    inst networkUnits_53 of argRouteNtwUnit_53 @[argRouteNetwork.scala 52:52]
    networkUnits_53.clock <= clock
    networkUnits_53.reset <= reset
    inst networkUnits_54 of argRouteNtwUnit_54 @[argRouteNetwork.scala 52:52]
    networkUnits_54.clock <= clock
    networkUnits_54.reset <= reset
    inst networkUnits_55 of argRouteNtwUnit_55 @[argRouteNetwork.scala 52:52]
    networkUnits_55.clock <= clock
    networkUnits_55.reset <= reset
    inst networkUnits_56 of argRouteNtwUnit_56 @[argRouteNetwork.scala 52:52]
    networkUnits_56.clock <= clock
    networkUnits_56.reset <= reset
    inst networkUnits_57 of argRouteNtwUnit_57 @[argRouteNetwork.scala 52:52]
    networkUnits_57.clock <= clock
    networkUnits_57.reset <= reset
    inst networkUnits_58 of argRouteNtwUnit_58 @[argRouteNetwork.scala 52:52]
    networkUnits_58.clock <= clock
    networkUnits_58.reset <= reset
    inst networkUnits_59 of argRouteNtwUnit_59 @[argRouteNetwork.scala 52:52]
    networkUnits_59.clock <= clock
    networkUnits_59.reset <= reset
    inst networkUnits_60 of argRouteNtwUnit_60 @[argRouteNetwork.scala 52:52]
    networkUnits_60.clock <= clock
    networkUnits_60.reset <= reset
    inst networkUnits_61 of argRouteNtwUnit_61 @[argRouteNetwork.scala 52:52]
    networkUnits_61.clock <= clock
    networkUnits_61.reset <= reset
    inst networkUnits_62 of argRouteNtwUnit_62 @[argRouteNetwork.scala 52:52]
    networkUnits_62.clock <= clock
    networkUnits_62.reset <= reset
    inst networkUnits_63 of argRouteNtwUnit_63 @[argRouteNetwork.scala 52:52]
    networkUnits_63.clock <= clock
    networkUnits_63.reset <= reset
    inst virtNetworkUnits_0 of argRouteNtwVirtUnit @[argRouteNetwork.scala 67:58]
    virtNetworkUnits_0.clock <= clock
    virtNetworkUnits_0.reset <= reset
    inst virtNetworkUnits_1 of argRouteNtwVirtUnit_1 @[argRouteNetwork.scala 67:58]
    virtNetworkUnits_1.clock <= clock
    virtNetworkUnits_1.reset <= reset
    inst virtNetworkUnits_2 of argRouteNtwVirtUnit_2 @[argRouteNetwork.scala 67:58]
    virtNetworkUnits_2.clock <= clock
    virtNetworkUnits_2.reset <= reset
    inst virtNetworkUnits_3 of argRouteNtwVirtUnit_3 @[argRouteNetwork.scala 67:58]
    virtNetworkUnits_3.clock <= clock
    virtNetworkUnits_3.reset <= reset
    inst queues_0 of contQueue_32 @[argRouteNetwork.scala 79:49]
    queues_0.clock <= clock
    queues_0.reset <= reset
    inst queues_1 of contQueue_33 @[argRouteNetwork.scala 79:49]
    queues_1.clock <= clock
    queues_1.reset <= reset
    inst queues_2 of contQueue_34 @[argRouteNetwork.scala 79:49]
    queues_2.clock <= clock
    queues_2.reset <= reset
    inst queues_3 of contQueue_35 @[argRouteNetwork.scala 79:49]
    queues_3.clock <= clock
    queues_3.reset <= reset
    inst queues_4 of contQueue_36 @[argRouteNetwork.scala 79:49]
    queues_4.clock <= clock
    queues_4.reset <= reset
    inst queues_5 of contQueue_37 @[argRouteNetwork.scala 79:49]
    queues_5.clock <= clock
    queues_5.reset <= reset
    inst queues_6 of contQueue_38 @[argRouteNetwork.scala 79:49]
    queues_6.clock <= clock
    queues_6.reset <= reset
    inst queues_7 of contQueue_39 @[argRouteNetwork.scala 79:49]
    queues_7.clock <= clock
    queues_7.reset <= reset
    inst queues_8 of contQueue_40 @[argRouteNetwork.scala 79:49]
    queues_8.clock <= clock
    queues_8.reset <= reset
    inst queues_9 of contQueue_41 @[argRouteNetwork.scala 79:49]
    queues_9.clock <= clock
    queues_9.reset <= reset
    inst queues_10 of contQueue_42 @[argRouteNetwork.scala 79:49]
    queues_10.clock <= clock
    queues_10.reset <= reset
    inst queues_11 of contQueue_43 @[argRouteNetwork.scala 79:49]
    queues_11.clock <= clock
    queues_11.reset <= reset
    inst queues_12 of contQueue_44 @[argRouteNetwork.scala 79:49]
    queues_12.clock <= clock
    queues_12.reset <= reset
    inst queues_13 of contQueue_45 @[argRouteNetwork.scala 79:49]
    queues_13.clock <= clock
    queues_13.reset <= reset
    inst queues_14 of contQueue_46 @[argRouteNetwork.scala 79:49]
    queues_14.clock <= clock
    queues_14.reset <= reset
    inst queues_15 of contQueue_47 @[argRouteNetwork.scala 79:49]
    queues_15.clock <= clock
    queues_15.reset <= reset
    inst queues_16 of contQueue_48 @[argRouteNetwork.scala 79:49]
    queues_16.clock <= clock
    queues_16.reset <= reset
    inst queues_17 of contQueue_49 @[argRouteNetwork.scala 79:49]
    queues_17.clock <= clock
    queues_17.reset <= reset
    inst queues_18 of contQueue_50 @[argRouteNetwork.scala 79:49]
    queues_18.clock <= clock
    queues_18.reset <= reset
    inst queues_19 of contQueue_51 @[argRouteNetwork.scala 79:49]
    queues_19.clock <= clock
    queues_19.reset <= reset
    inst queues_20 of contQueue_52 @[argRouteNetwork.scala 79:49]
    queues_20.clock <= clock
    queues_20.reset <= reset
    inst queues_21 of contQueue_53 @[argRouteNetwork.scala 79:49]
    queues_21.clock <= clock
    queues_21.reset <= reset
    inst queues_22 of contQueue_54 @[argRouteNetwork.scala 79:49]
    queues_22.clock <= clock
    queues_22.reset <= reset
    inst queues_23 of contQueue_55 @[argRouteNetwork.scala 79:49]
    queues_23.clock <= clock
    queues_23.reset <= reset
    inst queues_24 of contQueue_56 @[argRouteNetwork.scala 79:49]
    queues_24.clock <= clock
    queues_24.reset <= reset
    inst queues_25 of contQueue_57 @[argRouteNetwork.scala 79:49]
    queues_25.clock <= clock
    queues_25.reset <= reset
    inst queues_26 of contQueue_58 @[argRouteNetwork.scala 79:49]
    queues_26.clock <= clock
    queues_26.reset <= reset
    inst queues_27 of contQueue_59 @[argRouteNetwork.scala 79:49]
    queues_27.clock <= clock
    queues_27.reset <= reset
    inst queues_28 of contQueue_60 @[argRouteNetwork.scala 79:49]
    queues_28.clock <= clock
    queues_28.reset <= reset
    inst queues_29 of contQueue_61 @[argRouteNetwork.scala 79:49]
    queues_29.clock <= clock
    queues_29.reset <= reset
    inst queues_30 of contQueue_62 @[argRouteNetwork.scala 79:49]
    queues_30.clock <= clock
    queues_30.reset <= reset
    inst queues_31 of contQueue_63 @[argRouteNetwork.scala 79:49]
    queues_31.clock <= clock
    queues_31.reset <= reset
    inst queues_32 of contQueue_64 @[argRouteNetwork.scala 79:49]
    queues_32.clock <= clock
    queues_32.reset <= reset
    inst queues_33 of contQueue_65 @[argRouteNetwork.scala 79:49]
    queues_33.clock <= clock
    queues_33.reset <= reset
    inst queues_34 of contQueue_66 @[argRouteNetwork.scala 79:49]
    queues_34.clock <= clock
    queues_34.reset <= reset
    inst queues_35 of contQueue_67 @[argRouteNetwork.scala 79:49]
    queues_35.clock <= clock
    queues_35.reset <= reset
    inst queues_36 of contQueue_68 @[argRouteNetwork.scala 79:49]
    queues_36.clock <= clock
    queues_36.reset <= reset
    inst queues_37 of contQueue_69 @[argRouteNetwork.scala 79:49]
    queues_37.clock <= clock
    queues_37.reset <= reset
    inst queues_38 of contQueue_70 @[argRouteNetwork.scala 79:49]
    queues_38.clock <= clock
    queues_38.reset <= reset
    inst queues_39 of contQueue_71 @[argRouteNetwork.scala 79:49]
    queues_39.clock <= clock
    queues_39.reset <= reset
    inst queues_40 of contQueue_72 @[argRouteNetwork.scala 79:49]
    queues_40.clock <= clock
    queues_40.reset <= reset
    inst queues_41 of contQueue_73 @[argRouteNetwork.scala 79:49]
    queues_41.clock <= clock
    queues_41.reset <= reset
    inst queues_42 of contQueue_74 @[argRouteNetwork.scala 79:49]
    queues_42.clock <= clock
    queues_42.reset <= reset
    inst queues_43 of contQueue_75 @[argRouteNetwork.scala 79:49]
    queues_43.clock <= clock
    queues_43.reset <= reset
    inst queues_44 of contQueue_76 @[argRouteNetwork.scala 79:49]
    queues_44.clock <= clock
    queues_44.reset <= reset
    inst queues_45 of contQueue_77 @[argRouteNetwork.scala 79:49]
    queues_45.clock <= clock
    queues_45.reset <= reset
    inst queues_46 of contQueue_78 @[argRouteNetwork.scala 79:49]
    queues_46.clock <= clock
    queues_46.reset <= reset
    inst queues_47 of contQueue_79 @[argRouteNetwork.scala 79:49]
    queues_47.clock <= clock
    queues_47.reset <= reset
    inst queues_48 of contQueue_80 @[argRouteNetwork.scala 79:49]
    queues_48.clock <= clock
    queues_48.reset <= reset
    inst queues_49 of contQueue_81 @[argRouteNetwork.scala 79:49]
    queues_49.clock <= clock
    queues_49.reset <= reset
    inst queues_50 of contQueue_82 @[argRouteNetwork.scala 79:49]
    queues_50.clock <= clock
    queues_50.reset <= reset
    inst queues_51 of contQueue_83 @[argRouteNetwork.scala 79:49]
    queues_51.clock <= clock
    queues_51.reset <= reset
    inst queues_52 of contQueue_84 @[argRouteNetwork.scala 79:49]
    queues_52.clock <= clock
    queues_52.reset <= reset
    inst queues_53 of contQueue_85 @[argRouteNetwork.scala 79:49]
    queues_53.clock <= clock
    queues_53.reset <= reset
    inst queues_54 of contQueue_86 @[argRouteNetwork.scala 79:49]
    queues_54.clock <= clock
    queues_54.reset <= reset
    inst queues_55 of contQueue_87 @[argRouteNetwork.scala 79:49]
    queues_55.clock <= clock
    queues_55.reset <= reset
    inst queues_56 of contQueue_88 @[argRouteNetwork.scala 79:49]
    queues_56.clock <= clock
    queues_56.reset <= reset
    inst queues_57 of contQueue_89 @[argRouteNetwork.scala 79:49]
    queues_57.clock <= clock
    queues_57.reset <= reset
    inst queues_58 of contQueue_90 @[argRouteNetwork.scala 79:49]
    queues_58.clock <= clock
    queues_58.reset <= reset
    inst queues_59 of contQueue_91 @[argRouteNetwork.scala 79:49]
    queues_59.clock <= clock
    queues_59.reset <= reset
    inst queues_60 of contQueue_92 @[argRouteNetwork.scala 79:49]
    queues_60.clock <= clock
    queues_60.reset <= reset
    inst queues_61 of contQueue_93 @[argRouteNetwork.scala 79:49]
    queues_61.clock <= clock
    queues_61.reset <= reset
    inst queues_62 of contQueue_94 @[argRouteNetwork.scala 79:49]
    queues_62.clock <= clock
    queues_62.reset <= reset
    inst queues_63 of contQueue_95 @[argRouteNetwork.scala 79:49]
    queues_63.clock <= clock
    queues_63.reset <= reset
    queues_0.io.addressIn <= io.connPE[0] @[argRouteNetwork.scala 83:21]
    queues_1.io.addressIn <= io.connPE[1] @[argRouteNetwork.scala 83:21]
    queues_2.io.addressIn <= io.connPE[2] @[argRouteNetwork.scala 83:21]
    queues_3.io.addressIn <= io.connPE[3] @[argRouteNetwork.scala 83:21]
    queues_4.io.addressIn <= io.connPE[4] @[argRouteNetwork.scala 83:21]
    queues_5.io.addressIn <= io.connPE[5] @[argRouteNetwork.scala 83:21]
    queues_6.io.addressIn <= io.connPE[6] @[argRouteNetwork.scala 83:21]
    queues_7.io.addressIn <= io.connPE[7] @[argRouteNetwork.scala 83:21]
    queues_8.io.addressIn <= io.connPE[8] @[argRouteNetwork.scala 83:21]
    queues_9.io.addressIn <= io.connPE[9] @[argRouteNetwork.scala 83:21]
    queues_10.io.addressIn <= io.connPE[10] @[argRouteNetwork.scala 83:21]
    queues_11.io.addressIn <= io.connPE[11] @[argRouteNetwork.scala 83:21]
    queues_12.io.addressIn <= io.connPE[12] @[argRouteNetwork.scala 83:21]
    queues_13.io.addressIn <= io.connPE[13] @[argRouteNetwork.scala 83:21]
    queues_14.io.addressIn <= io.connPE[14] @[argRouteNetwork.scala 83:21]
    queues_15.io.addressIn <= io.connPE[15] @[argRouteNetwork.scala 83:21]
    queues_16.io.addressIn <= io.connPE[16] @[argRouteNetwork.scala 83:21]
    queues_17.io.addressIn <= io.connPE[17] @[argRouteNetwork.scala 83:21]
    queues_18.io.addressIn <= io.connPE[18] @[argRouteNetwork.scala 83:21]
    queues_19.io.addressIn <= io.connPE[19] @[argRouteNetwork.scala 83:21]
    queues_20.io.addressIn <= io.connPE[20] @[argRouteNetwork.scala 83:21]
    queues_21.io.addressIn <= io.connPE[21] @[argRouteNetwork.scala 83:21]
    queues_22.io.addressIn <= io.connPE[22] @[argRouteNetwork.scala 83:21]
    queues_23.io.addressIn <= io.connPE[23] @[argRouteNetwork.scala 83:21]
    queues_24.io.addressIn <= io.connPE[24] @[argRouteNetwork.scala 83:21]
    queues_25.io.addressIn <= io.connPE[25] @[argRouteNetwork.scala 83:21]
    queues_26.io.addressIn <= io.connPE[26] @[argRouteNetwork.scala 83:21]
    queues_27.io.addressIn <= io.connPE[27] @[argRouteNetwork.scala 83:21]
    queues_28.io.addressIn <= io.connPE[28] @[argRouteNetwork.scala 83:21]
    queues_29.io.addressIn <= io.connPE[29] @[argRouteNetwork.scala 83:21]
    queues_30.io.addressIn <= io.connPE[30] @[argRouteNetwork.scala 83:21]
    queues_31.io.addressIn <= io.connPE[31] @[argRouteNetwork.scala 83:21]
    queues_32.io.addressIn <= io.connPE[32] @[argRouteNetwork.scala 83:21]
    queues_33.io.addressIn <= io.connPE[33] @[argRouteNetwork.scala 83:21]
    queues_34.io.addressIn <= io.connPE[34] @[argRouteNetwork.scala 83:21]
    queues_35.io.addressIn <= io.connPE[35] @[argRouteNetwork.scala 83:21]
    queues_36.io.addressIn <= io.connPE[36] @[argRouteNetwork.scala 83:21]
    queues_37.io.addressIn <= io.connPE[37] @[argRouteNetwork.scala 83:21]
    queues_38.io.addressIn <= io.connPE[38] @[argRouteNetwork.scala 83:21]
    queues_39.io.addressIn <= io.connPE[39] @[argRouteNetwork.scala 83:21]
    queues_40.io.addressIn <= io.connPE[40] @[argRouteNetwork.scala 83:21]
    queues_41.io.addressIn <= io.connPE[41] @[argRouteNetwork.scala 83:21]
    queues_42.io.addressIn <= io.connPE[42] @[argRouteNetwork.scala 83:21]
    queues_43.io.addressIn <= io.connPE[43] @[argRouteNetwork.scala 83:21]
    queues_44.io.addressIn <= io.connPE[44] @[argRouteNetwork.scala 83:21]
    queues_45.io.addressIn <= io.connPE[45] @[argRouteNetwork.scala 83:21]
    queues_46.io.addressIn <= io.connPE[46] @[argRouteNetwork.scala 83:21]
    queues_47.io.addressIn <= io.connPE[47] @[argRouteNetwork.scala 83:21]
    queues_48.io.addressIn <= io.connPE[48] @[argRouteNetwork.scala 83:21]
    queues_49.io.addressIn <= io.connPE[49] @[argRouteNetwork.scala 83:21]
    queues_50.io.addressIn <= io.connPE[50] @[argRouteNetwork.scala 83:21]
    queues_51.io.addressIn <= io.connPE[51] @[argRouteNetwork.scala 83:21]
    queues_52.io.addressIn <= io.connPE[52] @[argRouteNetwork.scala 83:21]
    queues_53.io.addressIn <= io.connPE[53] @[argRouteNetwork.scala 83:21]
    queues_54.io.addressIn <= io.connPE[54] @[argRouteNetwork.scala 83:21]
    queues_55.io.addressIn <= io.connPE[55] @[argRouteNetwork.scala 83:21]
    queues_56.io.addressIn <= io.connPE[56] @[argRouteNetwork.scala 83:21]
    queues_57.io.addressIn <= io.connPE[57] @[argRouteNetwork.scala 83:21]
    queues_58.io.addressIn <= io.connPE[58] @[argRouteNetwork.scala 83:21]
    queues_59.io.addressIn <= io.connPE[59] @[argRouteNetwork.scala 83:21]
    queues_60.io.addressIn <= io.connPE[60] @[argRouteNetwork.scala 83:21]
    queues_61.io.addressIn <= io.connPE[61] @[argRouteNetwork.scala 83:21]
    queues_62.io.addressIn <= io.connPE[62] @[argRouteNetwork.scala 83:21]
    queues_63.io.addressIn <= io.connPE[63] @[argRouteNetwork.scala 83:21]
    networkUnits_0.io.addressIn <= networkUnits_1.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_1.io.addressIn <= networkUnits_2.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_2.io.addressIn <= networkUnits_3.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_3.io.addressIn <= networkUnits_4.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_4.io.addressIn <= networkUnits_5.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_5.io.addressIn <= networkUnits_6.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_6.io.addressIn <= networkUnits_7.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_7.io.addressIn <= networkUnits_8.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_8.io.addressIn <= networkUnits_9.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_9.io.addressIn <= networkUnits_10.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_10.io.addressIn <= networkUnits_11.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_11.io.addressIn <= networkUnits_12.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_12.io.addressIn <= networkUnits_13.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_13.io.addressIn <= networkUnits_14.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_14.io.addressIn <= networkUnits_15.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_15.io.addressIn <= networkUnits_16.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_16.io.addressIn <= networkUnits_17.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_17.io.addressIn <= networkUnits_18.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_18.io.addressIn <= networkUnits_19.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_19.io.addressIn <= networkUnits_20.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_20.io.addressIn <= networkUnits_21.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_21.io.addressIn <= networkUnits_22.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_22.io.addressIn <= networkUnits_23.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_23.io.addressIn <= networkUnits_24.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_24.io.addressIn <= networkUnits_25.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_25.io.addressIn <= networkUnits_26.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_26.io.addressIn <= networkUnits_27.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_27.io.addressIn <= networkUnits_28.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_28.io.addressIn <= networkUnits_29.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_29.io.addressIn <= networkUnits_30.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_30.io.addressIn <= networkUnits_31.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_31.io.addressIn <= networkUnits_32.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_32.io.addressIn <= networkUnits_33.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_33.io.addressIn <= networkUnits_34.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_34.io.addressIn <= networkUnits_35.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_35.io.addressIn <= networkUnits_36.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_36.io.addressIn <= networkUnits_37.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_37.io.addressIn <= networkUnits_38.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_38.io.addressIn <= networkUnits_39.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_39.io.addressIn <= networkUnits_40.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_40.io.addressIn <= networkUnits_41.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_41.io.addressIn <= networkUnits_42.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_42.io.addressIn <= networkUnits_43.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_43.io.addressIn <= networkUnits_44.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_44.io.addressIn <= networkUnits_45.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_45.io.addressIn <= networkUnits_46.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_46.io.addressIn <= networkUnits_47.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_47.io.addressIn <= networkUnits_48.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_48.io.addressIn <= networkUnits_49.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_49.io.addressIn <= networkUnits_50.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_50.io.addressIn <= networkUnits_51.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_51.io.addressIn <= networkUnits_52.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_52.io.addressIn <= networkUnits_53.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_53.io.addressIn <= networkUnits_54.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_54.io.addressIn <= networkUnits_55.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_55.io.addressIn <= networkUnits_56.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_56.io.addressIn <= networkUnits_57.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_57.io.addressIn <= networkUnits_58.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_58.io.addressIn <= networkUnits_59.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_59.io.addressIn <= networkUnits_60.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_60.io.addressIn <= networkUnits_61.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_61.io.addressIn <= networkUnits_62.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_62.io.addressIn <= networkUnits_63.io.addressOut @[argRouteNetwork.scala 88:38]
    networkUnits_0.io.peAddress <= queues_0.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_1.io.peAddress <= queues_1.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_2.io.peAddress <= queues_2.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_3.io.peAddress <= queues_3.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_4.io.peAddress <= queues_4.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_5.io.peAddress <= queues_5.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_6.io.peAddress <= queues_6.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_7.io.peAddress <= queues_7.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_8.io.peAddress <= queues_8.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_9.io.peAddress <= queues_9.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_10.io.peAddress <= queues_10.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_11.io.peAddress <= queues_11.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_12.io.peAddress <= queues_12.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_13.io.peAddress <= queues_13.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_14.io.peAddress <= queues_14.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_15.io.peAddress <= queues_15.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_16.io.peAddress <= queues_16.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_17.io.peAddress <= queues_17.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_18.io.peAddress <= queues_18.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_19.io.peAddress <= queues_19.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_20.io.peAddress <= queues_20.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_21.io.peAddress <= queues_21.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_22.io.peAddress <= queues_22.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_23.io.peAddress <= queues_23.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_24.io.peAddress <= queues_24.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_25.io.peAddress <= queues_25.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_26.io.peAddress <= queues_26.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_27.io.peAddress <= queues_27.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_28.io.peAddress <= queues_28.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_29.io.peAddress <= queues_29.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_30.io.peAddress <= queues_30.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_31.io.peAddress <= queues_31.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_32.io.peAddress <= queues_32.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_33.io.peAddress <= queues_33.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_34.io.peAddress <= queues_34.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_35.io.peAddress <= queues_35.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_36.io.peAddress <= queues_36.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_37.io.peAddress <= queues_37.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_38.io.peAddress <= queues_38.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_39.io.peAddress <= queues_39.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_40.io.peAddress <= queues_40.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_41.io.peAddress <= queues_41.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_42.io.peAddress <= queues_42.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_43.io.peAddress <= queues_43.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_44.io.peAddress <= queues_44.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_45.io.peAddress <= queues_45.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_46.io.peAddress <= queues_46.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_47.io.peAddress <= queues_47.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_48.io.peAddress <= queues_48.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_49.io.peAddress <= queues_49.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_50.io.peAddress <= queues_50.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_51.io.peAddress <= queues_51.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_52.io.peAddress <= queues_52.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_53.io.peAddress <= queues_53.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_54.io.peAddress <= queues_54.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_55.io.peAddress <= queues_55.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_56.io.peAddress <= queues_56.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_57.io.peAddress <= queues_57.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_58.io.peAddress <= queues_58.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_59.io.peAddress <= queues_59.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_60.io.peAddress <= queues_60.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_61.io.peAddress <= queues_61.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_62.io.peAddress <= queues_62.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_63.io.peAddress <= queues_63.io.addressOut @[argRouteNetwork.scala 92:38]
    networkUnits_63.io.addressIn.valid <= UInt<1>("h0") @[argRouteNetwork.scala 95:50]
    wire _networkUnits_63_io_addressIn_bits_WIRE : UInt<64> @[argRouteNetwork.scala 42:46]
    _networkUnits_63_io_addressIn_bits_WIRE <= UInt<64>("h0") @[argRouteNetwork.scala 42:46]
    networkUnits_63.io.addressIn.bits <= _networkUnits_63_io_addressIn_bits_WIRE @[argRouteNetwork.scala 42:14]
    virtNetworkUnits_3.io.addressIn <= networkUnits_0.io.addressOut @[argRouteNetwork.scala 99:47]
    virtNetworkUnits_0.io.addressIn <= virtNetworkUnits_1.io.addressOut @[argRouteNetwork.scala 103:42]
    virtNetworkUnits_1.io.addressIn <= virtNetworkUnits_2.io.addressOut @[argRouteNetwork.scala 103:42]
    virtNetworkUnits_2.io.addressIn <= virtNetworkUnits_3.io.addressOut @[argRouteNetwork.scala 103:42]
    virtNetworkUnits_0.io.addressOut.ready <= UInt<1>("h0") @[argRouteNetwork.scala 105:45]
    io.connVAS[0].bits <= virtNetworkUnits_0.io.vasAddressOut.bits @[argRouteNetwork.scala 107:46]
    io.connVAS[0].valid <= virtNetworkUnits_0.io.vasAddressOut.valid @[argRouteNetwork.scala 107:46]
    virtNetworkUnits_0.io.vasAddressOut.ready <= io.connVAS[0].ready @[argRouteNetwork.scala 107:46]
    io.connVAS[1].bits <= virtNetworkUnits_1.io.vasAddressOut.bits @[argRouteNetwork.scala 107:46]
    io.connVAS[1].valid <= virtNetworkUnits_1.io.vasAddressOut.valid @[argRouteNetwork.scala 107:46]
    virtNetworkUnits_1.io.vasAddressOut.ready <= io.connVAS[1].ready @[argRouteNetwork.scala 107:46]
    io.connVAS[2].bits <= virtNetworkUnits_2.io.vasAddressOut.bits @[argRouteNetwork.scala 107:46]
    io.connVAS[2].valid <= virtNetworkUnits_2.io.vasAddressOut.valid @[argRouteNetwork.scala 107:46]
    virtNetworkUnits_2.io.vasAddressOut.ready <= io.connVAS[2].ready @[argRouteNetwork.scala 107:46]
    io.connVAS[3].bits <= virtNetworkUnits_3.io.vasAddressOut.bits @[argRouteNetwork.scala 107:46]
    io.connVAS[3].valid <= virtNetworkUnits_3.io.vasAddressOut.valid @[argRouteNetwork.scala 107:46]
    virtNetworkUnits_3.io.vasAddressOut.ready <= io.connVAS[3].ready @[argRouteNetwork.scala 107:46]

  module Queue_103 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_104 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_105 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module argRouteVirtServerV2 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip connStealNtw : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, read_address_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}

    inst addrNtwInQueue of Queue_103 @[argRouteServerV2.scala 48:32]
    addrNtwInQueue.clock <= clock
    addrNtwInQueue.reset <= reset
    inst addressesOfReadyTasks of Queue_104 @[argRouteServerV2.scala 53:39]
    addressesOfReadyTasks.clock <= clock
    addressesOfReadyTasks.reset <= reset
    inst readyTasksQueue of Queue_105 @[argRouteServerV2.scala 54:33]
    readyTasksQueue.clock <= clock
    readyTasksQueue.reset <= reset
    addrNtwInQueue.io.enq <= io.connNetwork @[argRouteServerV2.scala 57:27]
    reg counterStateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteServerV2.scala 78:46]
    reg counterReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 79:46]
    reg currReadAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 80:46]
    reg counterAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 81:46]
    reg addrMask : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 82:46]
    node _addrMask_T = not(UInt<64>("h0")) @[argRouteServerV2.scala 83:42]
    node _addrMask_T_1 = dshl(_addrMask_T, UInt<3>("h5")) @[argRouteServerV2.scala 83:56]
    addrMask <= _addrMask_T_1 @[argRouteServerV2.scala 83:37]
    addrNtwInQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 86:34]
    addressesOfReadyTasks.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 88:40]
    addressesOfReadyTasks.io.enq.bits <= currReadAddr @[argRouteServerV2.scala 89:40]
    io.read_address.bits <= counterAddr @[argRouteServerV2.scala 92:27]
    io.write_address.bits <= counterAddr @[argRouteServerV2.scala 93:27]
    io.write_data.bits <= counterReg @[argRouteServerV2.scala 94:27]
    io.read_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 95:27]
    io.write_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 96:27]
    io.write_data.valid <= UInt<1>("h0") @[argRouteServerV2.scala 97:27]
    io.read_data.ready <= UInt<1>("h0") @[argRouteServerV2.scala 98:27]
    node _T = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 103:26]
    when _T : @[argRouteServerV2.scala 103:48]
      when addrNtwInQueue.io.deq.valid : @[argRouteServerV2.scala 104:42]
        counterStateReg <= UInt<2>("h2") @[argRouteServerV2.scala 105:32]
        node _counterAddr_T = and(addrNtwInQueue.io.deq.bits, addrMask) @[argRouteServerV2.scala 106:55]
        counterAddr <= _counterAddr_T @[argRouteServerV2.scala 106:25]
    else :
      node _T_1 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 108:32]
      when _T_1 : @[argRouteServerV2.scala 108:59]
        when io.read_address.ready : @[argRouteServerV2.scala 109:36]
          counterStateReg <= UInt<2>("h3") @[argRouteServerV2.scala 110:29]
      else :
        node _T_2 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 112:32]
        when _T_2 : @[argRouteServerV2.scala 112:59]
          node _T_3 = eq(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 113:54]
          node _T_4 = and(io.read_data.valid, _T_3) @[argRouteServerV2.scala 113:33]
          when _T_4 : @[argRouteServerV2.scala 113:62]
            node _currReadAddr_T = add(counterAddr, UInt<3>("h4")) @[argRouteServerV2.scala 116:41]
            node _currReadAddr_T_1 = tail(_currReadAddr_T, 1) @[argRouteServerV2.scala 116:41]
            currReadAddr <= _currReadAddr_T_1 @[argRouteServerV2.scala 116:26]
            counterStateReg <= UInt<3>("h7") @[argRouteServerV2.scala 117:29]
          else :
            when io.read_data.valid : @[argRouteServerV2.scala 118:39]
              node _counterReg_T = sub(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 119:45]
              node _counterReg_T_1 = tail(_counterReg_T, 1) @[argRouteServerV2.scala 119:45]
              counterReg <= _counterReg_T_1 @[argRouteServerV2.scala 119:24]
              counterStateReg <= UInt<3>("h4") @[argRouteServerV2.scala 120:29]
        else :
          node _T_5 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 122:32]
          when _T_5 : @[argRouteServerV2.scala 122:60]
            when io.write_address.ready : @[argRouteServerV2.scala 123:37]
              counterStateReg <= UInt<3>("h5") @[argRouteServerV2.scala 124:29]
          else :
            node _T_6 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 126:32]
            when _T_6 : @[argRouteServerV2.scala 126:60]
              when io.write_data.ready : @[argRouteServerV2.scala 127:34]
                counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 128:29]
            else :
              node _T_7 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 130:32]
              when _T_7 : @[argRouteServerV2.scala 130:58]
                when addressesOfReadyTasks.io.enq.ready : @[argRouteServerV2.scala 131:49]
                  counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 132:29]
    node _T_8 = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 136:26]
    when _T_8 : @[argRouteServerV2.scala 136:48]
      addrNtwInQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 137:37]
    else :
      node _T_9 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 138:32]
      when _T_9 : @[argRouteServerV2.scala 138:59]
        io.read_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 139:31]
      else :
        node _T_10 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 140:32]
        when _T_10 : @[argRouteServerV2.scala 140:59]
          io.read_data.ready <= UInt<1>("h1") @[argRouteServerV2.scala 141:28]
        else :
          node _T_11 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 142:32]
          when _T_11 : @[argRouteServerV2.scala 142:60]
            io.write_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 143:32]
          else :
            node _T_12 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 144:32]
            when _T_12 : @[argRouteServerV2.scala 144:60]
              io.write_data.valid <= UInt<1>("h1") @[argRouteServerV2.scala 145:29]
            else :
              node _T_13 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 146:32]
              when _T_13 : @[argRouteServerV2.scala 146:58]
                addressesOfReadyTasks.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 147:44]
    reg taskReadAddressStateReg : UInt<4>, clock with :
      reset => (reset, UInt<3>("h6")) @[argRouteServerV2.scala 159:50]
    reg taskAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 160:50]
    reg taskReadAddressCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 161:50]
    addressesOfReadyTasks.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 164:40]
    io.read_address_task.bits <= UInt<1>("h0") @[argRouteServerV2.scala 167:32]
    io.read_address_task.valid <= UInt<1>("h0") @[argRouteServerV2.scala 168:32]
    node _T_14 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 170:34]
    when _T_14 : @[argRouteServerV2.scala 170:60]
      when addressesOfReadyTasks.io.deq.valid : @[argRouteServerV2.scala 171:49]
        taskReadAddressStateReg <= UInt<4>("h8") @[argRouteServerV2.scala 172:37]
        taskAddr <= addressesOfReadyTasks.io.deq.bits @[argRouteServerV2.scala 173:22]
    else :
      node _T_15 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 176:40]
      when _T_15 : @[argRouteServerV2.scala 176:71]
        when io.read_address_task.ready : @[argRouteServerV2.scala 186:41]
          taskReadAddressStateReg <= UInt<3>("h6") @[argRouteServerV2.scala 187:45]
    node _T_16 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 191:34]
    when _T_16 : @[argRouteServerV2.scala 191:60]
      addressesOfReadyTasks.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 192:44]
    else :
      node _T_17 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 193:40]
      when _T_17 : @[argRouteServerV2.scala 193:71]
        io.read_address_task.valid <= UInt<1>("h1") @[argRouteServerV2.scala 194:36]
        io.read_address_task.bits <= taskAddr @[argRouteServerV2.scala 195:36]
    reg taskReadStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h9")) @[argRouteServerV2.scala 206:43]
    reg taskReadCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 207:43]
    wire _taskRegisters_WIRE : UInt<32>[8] @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[0] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[1] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[2] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[3] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[4] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[5] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[6] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[7] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    reg taskRegisters : UInt<32>[8], clock with :
      reset => (reset, _taskRegisters_WIRE) @[argRouteServerV2.scala 208:40]
    readyTasksQueue.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 211:34]
    node _readyTasksQueue_io_enq_bits_T = cat(taskRegisters[0], taskRegisters[1]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_1 = cat(_readyTasksQueue_io_enq_bits_T, taskRegisters[2]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_2 = cat(_readyTasksQueue_io_enq_bits_T_1, taskRegisters[3]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_3 = cat(_readyTasksQueue_io_enq_bits_T_2, taskRegisters[4]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_4 = cat(_readyTasksQueue_io_enq_bits_T_3, taskRegisters[5]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_5 = cat(_readyTasksQueue_io_enq_bits_T_4, taskRegisters[6]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_6 = cat(_readyTasksQueue_io_enq_bits_T_5, taskRegisters[7]) @[Cat.scala 33:92]
    readyTasksQueue.io.enq.bits <= _readyTasksQueue_io_enq_bits_T_6 @[argRouteServerV2.scala 212:34]
    io.read_data_task.ready <= UInt<1>("h0") @[argRouteServerV2.scala 215:29]
    node _T_18 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 217:27]
    when _T_18 : @[argRouteServerV2.scala 217:46]
      when io.read_data_task.valid : @[argRouteServerV2.scala 219:38]
        node _T_19 = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 220:40]
        node _T_20 = tail(_T_19, 1) @[argRouteServerV2.scala 220:40]
        node _T_21 = or(_T_20, UInt<3>("h0"))
        node _T_22 = bits(_T_21, 2, 0)
        taskRegisters[_T_22] <= io.read_data_task.bits @[argRouteServerV2.scala 220:46]
        node _taskReadCount_T = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 221:44]
        node _taskReadCount_T_1 = tail(_taskReadCount_T, 1) @[argRouteServerV2.scala 221:44]
        taskReadCount <= _taskReadCount_T_1 @[argRouteServerV2.scala 221:27]
      node _T_23 = eq(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 224:28]
      node _T_24 = and(_T_23, io.read_data_task.valid) @[argRouteServerV2.scala 224:36]
      when _T_24 : @[argRouteServerV2.scala 224:63]
        taskReadStateReg <= UInt<4>("ha") @[argRouteServerV2.scala 225:38]
    else :
      node _T_25 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 228:33]
      when _T_25 : @[argRouteServerV2.scala 228:61]
        when readyTasksQueue.io.enq.ready : @[argRouteServerV2.scala 229:43]
          taskReadStateReg <= UInt<4>("h9") @[argRouteServerV2.scala 230:30]
          taskReadCount <= UInt<3>("h7") @[argRouteServerV2.scala 231:30]
    node _T_26 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 235:27]
    when _T_26 : @[argRouteServerV2.scala 235:46]
      io.read_data_task.ready <= UInt<1>("h1") @[argRouteServerV2.scala 236:33]
    else :
      node _T_27 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 237:33]
      when _T_27 : @[argRouteServerV2.scala 237:61]
        readyTasksQueue.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 238:38]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[argRouteServerV2.scala 247:48]
    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[argRouteServerV2.scala 248:34]
    reg taskWriteStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("hb")) @[argRouteServerV2.scala 249:44]
    readyTasksQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 251:34]
    io.connStealNtw.data.qOutTask.bits <= taskReg @[argRouteServerV2.scala 254:46]
    io.connStealNtw.data.availableTask.ready <= UInt<1>("h0") @[argRouteServerV2.scala 255:46]
    io.connStealNtw.data.qOutTask.valid <= UInt<1>("h0") @[argRouteServerV2.scala 256:46]
    node _T_28 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 258:28]
    when _T_28 : @[argRouteServerV2.scala 258:57]
      when readyTasksQueue.io.deq.valid : @[argRouteServerV2.scala 259:43]
        taskWriteStateReg <= UInt<4>("hc") @[argRouteServerV2.scala 260:31]
        taskReg <= readyTasksQueue.io.deq.bits @[argRouteServerV2.scala 261:21]
    else :
      node _T_29 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 263:34]
      when _T_29 : @[argRouteServerV2.scala 263:57]
        when io.connStealNtw.data.qOutTask.ready : @[argRouteServerV2.scala 264:50]
          taskWriteStateReg <= UInt<4>("hb") @[argRouteServerV2.scala 265:31]
          node _tasksGivenAwayCount_T = add(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 266:56]
          node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[argRouteServerV2.scala 266:56]
          tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[argRouteServerV2.scala 266:33]
    node _T_30 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 270:28]
    when _T_30 : @[argRouteServerV2.scala 270:57]
      readyTasksQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 271:38]
    else :
      node _T_31 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 272:34]
      when _T_31 : @[argRouteServerV2.scala 272:57]
        io.connStealNtw.data.qOutTask.valid <= UInt<1>("h1") @[argRouteServerV2.scala 273:45]
    io.connStealNtw.ctrl.stealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 287:46]
    io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 288:46]
    node _T_32 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[argRouteServerV2.scala 290:30]
    node _T_33 = neq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 290:57]
    node _T_34 = and(_T_32, _T_33) @[argRouteServerV2.scala 290:36]
    when _T_34 : @[argRouteServerV2.scala 290:80]
      io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 291:50]
      when io.connStealNtw.ctrl.serveStealReq.ready : @[argRouteServerV2.scala 292:55]
        node _tasksGivenAwayCount_T_2 = sub(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 293:56]
        node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[argRouteServerV2.scala 293:56]
        tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[argRouteServerV2.scala 293:33]

  module Queue_106 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_107 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_108 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module argRouteVirtServerV2_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip connStealNtw : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, read_address_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}

    inst addrNtwInQueue of Queue_106 @[argRouteServerV2.scala 48:32]
    addrNtwInQueue.clock <= clock
    addrNtwInQueue.reset <= reset
    inst addressesOfReadyTasks of Queue_107 @[argRouteServerV2.scala 53:39]
    addressesOfReadyTasks.clock <= clock
    addressesOfReadyTasks.reset <= reset
    inst readyTasksQueue of Queue_108 @[argRouteServerV2.scala 54:33]
    readyTasksQueue.clock <= clock
    readyTasksQueue.reset <= reset
    addrNtwInQueue.io.enq <= io.connNetwork @[argRouteServerV2.scala 57:27]
    reg counterStateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteServerV2.scala 78:46]
    reg counterReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 79:46]
    reg currReadAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 80:46]
    reg counterAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 81:46]
    reg addrMask : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 82:46]
    node _addrMask_T = not(UInt<64>("h0")) @[argRouteServerV2.scala 83:42]
    node _addrMask_T_1 = dshl(_addrMask_T, UInt<3>("h5")) @[argRouteServerV2.scala 83:56]
    addrMask <= _addrMask_T_1 @[argRouteServerV2.scala 83:37]
    addrNtwInQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 86:34]
    addressesOfReadyTasks.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 88:40]
    addressesOfReadyTasks.io.enq.bits <= currReadAddr @[argRouteServerV2.scala 89:40]
    io.read_address.bits <= counterAddr @[argRouteServerV2.scala 92:27]
    io.write_address.bits <= counterAddr @[argRouteServerV2.scala 93:27]
    io.write_data.bits <= counterReg @[argRouteServerV2.scala 94:27]
    io.read_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 95:27]
    io.write_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 96:27]
    io.write_data.valid <= UInt<1>("h0") @[argRouteServerV2.scala 97:27]
    io.read_data.ready <= UInt<1>("h0") @[argRouteServerV2.scala 98:27]
    node _T = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 103:26]
    when _T : @[argRouteServerV2.scala 103:48]
      when addrNtwInQueue.io.deq.valid : @[argRouteServerV2.scala 104:42]
        counterStateReg <= UInt<2>("h2") @[argRouteServerV2.scala 105:32]
        node _counterAddr_T = and(addrNtwInQueue.io.deq.bits, addrMask) @[argRouteServerV2.scala 106:55]
        counterAddr <= _counterAddr_T @[argRouteServerV2.scala 106:25]
    else :
      node _T_1 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 108:32]
      when _T_1 : @[argRouteServerV2.scala 108:59]
        when io.read_address.ready : @[argRouteServerV2.scala 109:36]
          counterStateReg <= UInt<2>("h3") @[argRouteServerV2.scala 110:29]
      else :
        node _T_2 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 112:32]
        when _T_2 : @[argRouteServerV2.scala 112:59]
          node _T_3 = eq(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 113:54]
          node _T_4 = and(io.read_data.valid, _T_3) @[argRouteServerV2.scala 113:33]
          when _T_4 : @[argRouteServerV2.scala 113:62]
            node _currReadAddr_T = add(counterAddr, UInt<3>("h4")) @[argRouteServerV2.scala 116:41]
            node _currReadAddr_T_1 = tail(_currReadAddr_T, 1) @[argRouteServerV2.scala 116:41]
            currReadAddr <= _currReadAddr_T_1 @[argRouteServerV2.scala 116:26]
            counterStateReg <= UInt<3>("h7") @[argRouteServerV2.scala 117:29]
          else :
            when io.read_data.valid : @[argRouteServerV2.scala 118:39]
              node _counterReg_T = sub(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 119:45]
              node _counterReg_T_1 = tail(_counterReg_T, 1) @[argRouteServerV2.scala 119:45]
              counterReg <= _counterReg_T_1 @[argRouteServerV2.scala 119:24]
              counterStateReg <= UInt<3>("h4") @[argRouteServerV2.scala 120:29]
        else :
          node _T_5 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 122:32]
          when _T_5 : @[argRouteServerV2.scala 122:60]
            when io.write_address.ready : @[argRouteServerV2.scala 123:37]
              counterStateReg <= UInt<3>("h5") @[argRouteServerV2.scala 124:29]
          else :
            node _T_6 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 126:32]
            when _T_6 : @[argRouteServerV2.scala 126:60]
              when io.write_data.ready : @[argRouteServerV2.scala 127:34]
                counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 128:29]
            else :
              node _T_7 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 130:32]
              when _T_7 : @[argRouteServerV2.scala 130:58]
                when addressesOfReadyTasks.io.enq.ready : @[argRouteServerV2.scala 131:49]
                  counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 132:29]
    node _T_8 = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 136:26]
    when _T_8 : @[argRouteServerV2.scala 136:48]
      addrNtwInQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 137:37]
    else :
      node _T_9 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 138:32]
      when _T_9 : @[argRouteServerV2.scala 138:59]
        io.read_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 139:31]
      else :
        node _T_10 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 140:32]
        when _T_10 : @[argRouteServerV2.scala 140:59]
          io.read_data.ready <= UInt<1>("h1") @[argRouteServerV2.scala 141:28]
        else :
          node _T_11 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 142:32]
          when _T_11 : @[argRouteServerV2.scala 142:60]
            io.write_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 143:32]
          else :
            node _T_12 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 144:32]
            when _T_12 : @[argRouteServerV2.scala 144:60]
              io.write_data.valid <= UInt<1>("h1") @[argRouteServerV2.scala 145:29]
            else :
              node _T_13 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 146:32]
              when _T_13 : @[argRouteServerV2.scala 146:58]
                addressesOfReadyTasks.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 147:44]
    reg taskReadAddressStateReg : UInt<4>, clock with :
      reset => (reset, UInt<3>("h6")) @[argRouteServerV2.scala 159:50]
    reg taskAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 160:50]
    reg taskReadAddressCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 161:50]
    addressesOfReadyTasks.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 164:40]
    io.read_address_task.bits <= UInt<1>("h0") @[argRouteServerV2.scala 167:32]
    io.read_address_task.valid <= UInt<1>("h0") @[argRouteServerV2.scala 168:32]
    node _T_14 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 170:34]
    when _T_14 : @[argRouteServerV2.scala 170:60]
      when addressesOfReadyTasks.io.deq.valid : @[argRouteServerV2.scala 171:49]
        taskReadAddressStateReg <= UInt<4>("h8") @[argRouteServerV2.scala 172:37]
        taskAddr <= addressesOfReadyTasks.io.deq.bits @[argRouteServerV2.scala 173:22]
    else :
      node _T_15 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 176:40]
      when _T_15 : @[argRouteServerV2.scala 176:71]
        when io.read_address_task.ready : @[argRouteServerV2.scala 186:41]
          taskReadAddressStateReg <= UInt<3>("h6") @[argRouteServerV2.scala 187:45]
    node _T_16 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 191:34]
    when _T_16 : @[argRouteServerV2.scala 191:60]
      addressesOfReadyTasks.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 192:44]
    else :
      node _T_17 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 193:40]
      when _T_17 : @[argRouteServerV2.scala 193:71]
        io.read_address_task.valid <= UInt<1>("h1") @[argRouteServerV2.scala 194:36]
        io.read_address_task.bits <= taskAddr @[argRouteServerV2.scala 195:36]
    reg taskReadStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h9")) @[argRouteServerV2.scala 206:43]
    reg taskReadCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 207:43]
    wire _taskRegisters_WIRE : UInt<32>[8] @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[0] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[1] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[2] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[3] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[4] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[5] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[6] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[7] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    reg taskRegisters : UInt<32>[8], clock with :
      reset => (reset, _taskRegisters_WIRE) @[argRouteServerV2.scala 208:40]
    readyTasksQueue.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 211:34]
    node _readyTasksQueue_io_enq_bits_T = cat(taskRegisters[0], taskRegisters[1]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_1 = cat(_readyTasksQueue_io_enq_bits_T, taskRegisters[2]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_2 = cat(_readyTasksQueue_io_enq_bits_T_1, taskRegisters[3]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_3 = cat(_readyTasksQueue_io_enq_bits_T_2, taskRegisters[4]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_4 = cat(_readyTasksQueue_io_enq_bits_T_3, taskRegisters[5]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_5 = cat(_readyTasksQueue_io_enq_bits_T_4, taskRegisters[6]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_6 = cat(_readyTasksQueue_io_enq_bits_T_5, taskRegisters[7]) @[Cat.scala 33:92]
    readyTasksQueue.io.enq.bits <= _readyTasksQueue_io_enq_bits_T_6 @[argRouteServerV2.scala 212:34]
    io.read_data_task.ready <= UInt<1>("h0") @[argRouteServerV2.scala 215:29]
    node _T_18 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 217:27]
    when _T_18 : @[argRouteServerV2.scala 217:46]
      when io.read_data_task.valid : @[argRouteServerV2.scala 219:38]
        node _T_19 = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 220:40]
        node _T_20 = tail(_T_19, 1) @[argRouteServerV2.scala 220:40]
        node _T_21 = or(_T_20, UInt<3>("h0"))
        node _T_22 = bits(_T_21, 2, 0)
        taskRegisters[_T_22] <= io.read_data_task.bits @[argRouteServerV2.scala 220:46]
        node _taskReadCount_T = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 221:44]
        node _taskReadCount_T_1 = tail(_taskReadCount_T, 1) @[argRouteServerV2.scala 221:44]
        taskReadCount <= _taskReadCount_T_1 @[argRouteServerV2.scala 221:27]
      node _T_23 = eq(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 224:28]
      node _T_24 = and(_T_23, io.read_data_task.valid) @[argRouteServerV2.scala 224:36]
      when _T_24 : @[argRouteServerV2.scala 224:63]
        taskReadStateReg <= UInt<4>("ha") @[argRouteServerV2.scala 225:38]
    else :
      node _T_25 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 228:33]
      when _T_25 : @[argRouteServerV2.scala 228:61]
        when readyTasksQueue.io.enq.ready : @[argRouteServerV2.scala 229:43]
          taskReadStateReg <= UInt<4>("h9") @[argRouteServerV2.scala 230:30]
          taskReadCount <= UInt<3>("h7") @[argRouteServerV2.scala 231:30]
    node _T_26 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 235:27]
    when _T_26 : @[argRouteServerV2.scala 235:46]
      io.read_data_task.ready <= UInt<1>("h1") @[argRouteServerV2.scala 236:33]
    else :
      node _T_27 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 237:33]
      when _T_27 : @[argRouteServerV2.scala 237:61]
        readyTasksQueue.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 238:38]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[argRouteServerV2.scala 247:48]
    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[argRouteServerV2.scala 248:34]
    reg taskWriteStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("hb")) @[argRouteServerV2.scala 249:44]
    readyTasksQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 251:34]
    io.connStealNtw.data.qOutTask.bits <= taskReg @[argRouteServerV2.scala 254:46]
    io.connStealNtw.data.availableTask.ready <= UInt<1>("h0") @[argRouteServerV2.scala 255:46]
    io.connStealNtw.data.qOutTask.valid <= UInt<1>("h0") @[argRouteServerV2.scala 256:46]
    node _T_28 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 258:28]
    when _T_28 : @[argRouteServerV2.scala 258:57]
      when readyTasksQueue.io.deq.valid : @[argRouteServerV2.scala 259:43]
        taskWriteStateReg <= UInt<4>("hc") @[argRouteServerV2.scala 260:31]
        taskReg <= readyTasksQueue.io.deq.bits @[argRouteServerV2.scala 261:21]
    else :
      node _T_29 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 263:34]
      when _T_29 : @[argRouteServerV2.scala 263:57]
        when io.connStealNtw.data.qOutTask.ready : @[argRouteServerV2.scala 264:50]
          taskWriteStateReg <= UInt<4>("hb") @[argRouteServerV2.scala 265:31]
          node _tasksGivenAwayCount_T = add(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 266:56]
          node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[argRouteServerV2.scala 266:56]
          tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[argRouteServerV2.scala 266:33]
    node _T_30 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 270:28]
    when _T_30 : @[argRouteServerV2.scala 270:57]
      readyTasksQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 271:38]
    else :
      node _T_31 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 272:34]
      when _T_31 : @[argRouteServerV2.scala 272:57]
        io.connStealNtw.data.qOutTask.valid <= UInt<1>("h1") @[argRouteServerV2.scala 273:45]
    io.connStealNtw.ctrl.stealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 287:46]
    io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 288:46]
    node _T_32 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[argRouteServerV2.scala 290:30]
    node _T_33 = neq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 290:57]
    node _T_34 = and(_T_32, _T_33) @[argRouteServerV2.scala 290:36]
    when _T_34 : @[argRouteServerV2.scala 290:80]
      io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 291:50]
      when io.connStealNtw.ctrl.serveStealReq.ready : @[argRouteServerV2.scala 292:55]
        node _tasksGivenAwayCount_T_2 = sub(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 293:56]
        node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[argRouteServerV2.scala 293:56]
        tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[argRouteServerV2.scala 293:33]

  module Queue_109 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_110 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_111 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module argRouteVirtServerV2_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip connStealNtw : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, read_address_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}

    inst addrNtwInQueue of Queue_109 @[argRouteServerV2.scala 48:32]
    addrNtwInQueue.clock <= clock
    addrNtwInQueue.reset <= reset
    inst addressesOfReadyTasks of Queue_110 @[argRouteServerV2.scala 53:39]
    addressesOfReadyTasks.clock <= clock
    addressesOfReadyTasks.reset <= reset
    inst readyTasksQueue of Queue_111 @[argRouteServerV2.scala 54:33]
    readyTasksQueue.clock <= clock
    readyTasksQueue.reset <= reset
    addrNtwInQueue.io.enq <= io.connNetwork @[argRouteServerV2.scala 57:27]
    reg counterStateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteServerV2.scala 78:46]
    reg counterReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 79:46]
    reg currReadAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 80:46]
    reg counterAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 81:46]
    reg addrMask : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 82:46]
    node _addrMask_T = not(UInt<64>("h0")) @[argRouteServerV2.scala 83:42]
    node _addrMask_T_1 = dshl(_addrMask_T, UInt<3>("h5")) @[argRouteServerV2.scala 83:56]
    addrMask <= _addrMask_T_1 @[argRouteServerV2.scala 83:37]
    addrNtwInQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 86:34]
    addressesOfReadyTasks.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 88:40]
    addressesOfReadyTasks.io.enq.bits <= currReadAddr @[argRouteServerV2.scala 89:40]
    io.read_address.bits <= counterAddr @[argRouteServerV2.scala 92:27]
    io.write_address.bits <= counterAddr @[argRouteServerV2.scala 93:27]
    io.write_data.bits <= counterReg @[argRouteServerV2.scala 94:27]
    io.read_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 95:27]
    io.write_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 96:27]
    io.write_data.valid <= UInt<1>("h0") @[argRouteServerV2.scala 97:27]
    io.read_data.ready <= UInt<1>("h0") @[argRouteServerV2.scala 98:27]
    node _T = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 103:26]
    when _T : @[argRouteServerV2.scala 103:48]
      when addrNtwInQueue.io.deq.valid : @[argRouteServerV2.scala 104:42]
        counterStateReg <= UInt<2>("h2") @[argRouteServerV2.scala 105:32]
        node _counterAddr_T = and(addrNtwInQueue.io.deq.bits, addrMask) @[argRouteServerV2.scala 106:55]
        counterAddr <= _counterAddr_T @[argRouteServerV2.scala 106:25]
    else :
      node _T_1 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 108:32]
      when _T_1 : @[argRouteServerV2.scala 108:59]
        when io.read_address.ready : @[argRouteServerV2.scala 109:36]
          counterStateReg <= UInt<2>("h3") @[argRouteServerV2.scala 110:29]
      else :
        node _T_2 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 112:32]
        when _T_2 : @[argRouteServerV2.scala 112:59]
          node _T_3 = eq(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 113:54]
          node _T_4 = and(io.read_data.valid, _T_3) @[argRouteServerV2.scala 113:33]
          when _T_4 : @[argRouteServerV2.scala 113:62]
            node _currReadAddr_T = add(counterAddr, UInt<3>("h4")) @[argRouteServerV2.scala 116:41]
            node _currReadAddr_T_1 = tail(_currReadAddr_T, 1) @[argRouteServerV2.scala 116:41]
            currReadAddr <= _currReadAddr_T_1 @[argRouteServerV2.scala 116:26]
            counterStateReg <= UInt<3>("h7") @[argRouteServerV2.scala 117:29]
          else :
            when io.read_data.valid : @[argRouteServerV2.scala 118:39]
              node _counterReg_T = sub(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 119:45]
              node _counterReg_T_1 = tail(_counterReg_T, 1) @[argRouteServerV2.scala 119:45]
              counterReg <= _counterReg_T_1 @[argRouteServerV2.scala 119:24]
              counterStateReg <= UInt<3>("h4") @[argRouteServerV2.scala 120:29]
        else :
          node _T_5 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 122:32]
          when _T_5 : @[argRouteServerV2.scala 122:60]
            when io.write_address.ready : @[argRouteServerV2.scala 123:37]
              counterStateReg <= UInt<3>("h5") @[argRouteServerV2.scala 124:29]
          else :
            node _T_6 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 126:32]
            when _T_6 : @[argRouteServerV2.scala 126:60]
              when io.write_data.ready : @[argRouteServerV2.scala 127:34]
                counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 128:29]
            else :
              node _T_7 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 130:32]
              when _T_7 : @[argRouteServerV2.scala 130:58]
                when addressesOfReadyTasks.io.enq.ready : @[argRouteServerV2.scala 131:49]
                  counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 132:29]
    node _T_8 = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 136:26]
    when _T_8 : @[argRouteServerV2.scala 136:48]
      addrNtwInQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 137:37]
    else :
      node _T_9 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 138:32]
      when _T_9 : @[argRouteServerV2.scala 138:59]
        io.read_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 139:31]
      else :
        node _T_10 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 140:32]
        when _T_10 : @[argRouteServerV2.scala 140:59]
          io.read_data.ready <= UInt<1>("h1") @[argRouteServerV2.scala 141:28]
        else :
          node _T_11 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 142:32]
          when _T_11 : @[argRouteServerV2.scala 142:60]
            io.write_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 143:32]
          else :
            node _T_12 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 144:32]
            when _T_12 : @[argRouteServerV2.scala 144:60]
              io.write_data.valid <= UInt<1>("h1") @[argRouteServerV2.scala 145:29]
            else :
              node _T_13 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 146:32]
              when _T_13 : @[argRouteServerV2.scala 146:58]
                addressesOfReadyTasks.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 147:44]
    reg taskReadAddressStateReg : UInt<4>, clock with :
      reset => (reset, UInt<3>("h6")) @[argRouteServerV2.scala 159:50]
    reg taskAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 160:50]
    reg taskReadAddressCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 161:50]
    addressesOfReadyTasks.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 164:40]
    io.read_address_task.bits <= UInt<1>("h0") @[argRouteServerV2.scala 167:32]
    io.read_address_task.valid <= UInt<1>("h0") @[argRouteServerV2.scala 168:32]
    node _T_14 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 170:34]
    when _T_14 : @[argRouteServerV2.scala 170:60]
      when addressesOfReadyTasks.io.deq.valid : @[argRouteServerV2.scala 171:49]
        taskReadAddressStateReg <= UInt<4>("h8") @[argRouteServerV2.scala 172:37]
        taskAddr <= addressesOfReadyTasks.io.deq.bits @[argRouteServerV2.scala 173:22]
    else :
      node _T_15 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 176:40]
      when _T_15 : @[argRouteServerV2.scala 176:71]
        when io.read_address_task.ready : @[argRouteServerV2.scala 186:41]
          taskReadAddressStateReg <= UInt<3>("h6") @[argRouteServerV2.scala 187:45]
    node _T_16 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 191:34]
    when _T_16 : @[argRouteServerV2.scala 191:60]
      addressesOfReadyTasks.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 192:44]
    else :
      node _T_17 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 193:40]
      when _T_17 : @[argRouteServerV2.scala 193:71]
        io.read_address_task.valid <= UInt<1>("h1") @[argRouteServerV2.scala 194:36]
        io.read_address_task.bits <= taskAddr @[argRouteServerV2.scala 195:36]
    reg taskReadStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h9")) @[argRouteServerV2.scala 206:43]
    reg taskReadCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 207:43]
    wire _taskRegisters_WIRE : UInt<32>[8] @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[0] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[1] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[2] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[3] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[4] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[5] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[6] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[7] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    reg taskRegisters : UInt<32>[8], clock with :
      reset => (reset, _taskRegisters_WIRE) @[argRouteServerV2.scala 208:40]
    readyTasksQueue.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 211:34]
    node _readyTasksQueue_io_enq_bits_T = cat(taskRegisters[0], taskRegisters[1]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_1 = cat(_readyTasksQueue_io_enq_bits_T, taskRegisters[2]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_2 = cat(_readyTasksQueue_io_enq_bits_T_1, taskRegisters[3]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_3 = cat(_readyTasksQueue_io_enq_bits_T_2, taskRegisters[4]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_4 = cat(_readyTasksQueue_io_enq_bits_T_3, taskRegisters[5]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_5 = cat(_readyTasksQueue_io_enq_bits_T_4, taskRegisters[6]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_6 = cat(_readyTasksQueue_io_enq_bits_T_5, taskRegisters[7]) @[Cat.scala 33:92]
    readyTasksQueue.io.enq.bits <= _readyTasksQueue_io_enq_bits_T_6 @[argRouteServerV2.scala 212:34]
    io.read_data_task.ready <= UInt<1>("h0") @[argRouteServerV2.scala 215:29]
    node _T_18 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 217:27]
    when _T_18 : @[argRouteServerV2.scala 217:46]
      when io.read_data_task.valid : @[argRouteServerV2.scala 219:38]
        node _T_19 = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 220:40]
        node _T_20 = tail(_T_19, 1) @[argRouteServerV2.scala 220:40]
        node _T_21 = or(_T_20, UInt<3>("h0"))
        node _T_22 = bits(_T_21, 2, 0)
        taskRegisters[_T_22] <= io.read_data_task.bits @[argRouteServerV2.scala 220:46]
        node _taskReadCount_T = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 221:44]
        node _taskReadCount_T_1 = tail(_taskReadCount_T, 1) @[argRouteServerV2.scala 221:44]
        taskReadCount <= _taskReadCount_T_1 @[argRouteServerV2.scala 221:27]
      node _T_23 = eq(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 224:28]
      node _T_24 = and(_T_23, io.read_data_task.valid) @[argRouteServerV2.scala 224:36]
      when _T_24 : @[argRouteServerV2.scala 224:63]
        taskReadStateReg <= UInt<4>("ha") @[argRouteServerV2.scala 225:38]
    else :
      node _T_25 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 228:33]
      when _T_25 : @[argRouteServerV2.scala 228:61]
        when readyTasksQueue.io.enq.ready : @[argRouteServerV2.scala 229:43]
          taskReadStateReg <= UInt<4>("h9") @[argRouteServerV2.scala 230:30]
          taskReadCount <= UInt<3>("h7") @[argRouteServerV2.scala 231:30]
    node _T_26 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 235:27]
    when _T_26 : @[argRouteServerV2.scala 235:46]
      io.read_data_task.ready <= UInt<1>("h1") @[argRouteServerV2.scala 236:33]
    else :
      node _T_27 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 237:33]
      when _T_27 : @[argRouteServerV2.scala 237:61]
        readyTasksQueue.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 238:38]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[argRouteServerV2.scala 247:48]
    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[argRouteServerV2.scala 248:34]
    reg taskWriteStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("hb")) @[argRouteServerV2.scala 249:44]
    readyTasksQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 251:34]
    io.connStealNtw.data.qOutTask.bits <= taskReg @[argRouteServerV2.scala 254:46]
    io.connStealNtw.data.availableTask.ready <= UInt<1>("h0") @[argRouteServerV2.scala 255:46]
    io.connStealNtw.data.qOutTask.valid <= UInt<1>("h0") @[argRouteServerV2.scala 256:46]
    node _T_28 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 258:28]
    when _T_28 : @[argRouteServerV2.scala 258:57]
      when readyTasksQueue.io.deq.valid : @[argRouteServerV2.scala 259:43]
        taskWriteStateReg <= UInt<4>("hc") @[argRouteServerV2.scala 260:31]
        taskReg <= readyTasksQueue.io.deq.bits @[argRouteServerV2.scala 261:21]
    else :
      node _T_29 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 263:34]
      when _T_29 : @[argRouteServerV2.scala 263:57]
        when io.connStealNtw.data.qOutTask.ready : @[argRouteServerV2.scala 264:50]
          taskWriteStateReg <= UInt<4>("hb") @[argRouteServerV2.scala 265:31]
          node _tasksGivenAwayCount_T = add(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 266:56]
          node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[argRouteServerV2.scala 266:56]
          tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[argRouteServerV2.scala 266:33]
    node _T_30 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 270:28]
    when _T_30 : @[argRouteServerV2.scala 270:57]
      readyTasksQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 271:38]
    else :
      node _T_31 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 272:34]
      when _T_31 : @[argRouteServerV2.scala 272:57]
        io.connStealNtw.data.qOutTask.valid <= UInt<1>("h1") @[argRouteServerV2.scala 273:45]
    io.connStealNtw.ctrl.stealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 287:46]
    io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 288:46]
    node _T_32 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[argRouteServerV2.scala 290:30]
    node _T_33 = neq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 290:57]
    node _T_34 = and(_T_32, _T_33) @[argRouteServerV2.scala 290:36]
    when _T_34 : @[argRouteServerV2.scala 290:80]
      io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 291:50]
      when io.connStealNtw.ctrl.serveStealReq.ready : @[argRouteServerV2.scala 292:55]
        node _tasksGivenAwayCount_T_2 = sub(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 293:56]
        node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[argRouteServerV2.scala 293:56]
        tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[argRouteServerV2.scala 293:33]

  module Queue_112 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_113 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_114 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module argRouteVirtServerV2_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip connStealNtw : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, read_address_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data_task : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}

    inst addrNtwInQueue of Queue_112 @[argRouteServerV2.scala 48:32]
    addrNtwInQueue.clock <= clock
    addrNtwInQueue.reset <= reset
    inst addressesOfReadyTasks of Queue_113 @[argRouteServerV2.scala 53:39]
    addressesOfReadyTasks.clock <= clock
    addressesOfReadyTasks.reset <= reset
    inst readyTasksQueue of Queue_114 @[argRouteServerV2.scala 54:33]
    readyTasksQueue.clock <= clock
    readyTasksQueue.reset <= reset
    addrNtwInQueue.io.enq <= io.connNetwork @[argRouteServerV2.scala 57:27]
    reg counterStateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h1")) @[argRouteServerV2.scala 78:46]
    reg counterReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 79:46]
    reg currReadAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 80:46]
    reg counterAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 81:46]
    reg addrMask : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 82:46]
    node _addrMask_T = not(UInt<64>("h0")) @[argRouteServerV2.scala 83:42]
    node _addrMask_T_1 = dshl(_addrMask_T, UInt<3>("h5")) @[argRouteServerV2.scala 83:56]
    addrMask <= _addrMask_T_1 @[argRouteServerV2.scala 83:37]
    addrNtwInQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 86:34]
    addressesOfReadyTasks.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 88:40]
    addressesOfReadyTasks.io.enq.bits <= currReadAddr @[argRouteServerV2.scala 89:40]
    io.read_address.bits <= counterAddr @[argRouteServerV2.scala 92:27]
    io.write_address.bits <= counterAddr @[argRouteServerV2.scala 93:27]
    io.write_data.bits <= counterReg @[argRouteServerV2.scala 94:27]
    io.read_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 95:27]
    io.write_address.valid <= UInt<1>("h0") @[argRouteServerV2.scala 96:27]
    io.write_data.valid <= UInt<1>("h0") @[argRouteServerV2.scala 97:27]
    io.read_data.ready <= UInt<1>("h0") @[argRouteServerV2.scala 98:27]
    node _T = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 103:26]
    when _T : @[argRouteServerV2.scala 103:48]
      when addrNtwInQueue.io.deq.valid : @[argRouteServerV2.scala 104:42]
        counterStateReg <= UInt<2>("h2") @[argRouteServerV2.scala 105:32]
        node _counterAddr_T = and(addrNtwInQueue.io.deq.bits, addrMask) @[argRouteServerV2.scala 106:55]
        counterAddr <= _counterAddr_T @[argRouteServerV2.scala 106:25]
    else :
      node _T_1 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 108:32]
      when _T_1 : @[argRouteServerV2.scala 108:59]
        when io.read_address.ready : @[argRouteServerV2.scala 109:36]
          counterStateReg <= UInt<2>("h3") @[argRouteServerV2.scala 110:29]
      else :
        node _T_2 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 112:32]
        when _T_2 : @[argRouteServerV2.scala 112:59]
          node _T_3 = eq(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 113:54]
          node _T_4 = and(io.read_data.valid, _T_3) @[argRouteServerV2.scala 113:33]
          when _T_4 : @[argRouteServerV2.scala 113:62]
            node _currReadAddr_T = add(counterAddr, UInt<3>("h4")) @[argRouteServerV2.scala 116:41]
            node _currReadAddr_T_1 = tail(_currReadAddr_T, 1) @[argRouteServerV2.scala 116:41]
            currReadAddr <= _currReadAddr_T_1 @[argRouteServerV2.scala 116:26]
            counterStateReg <= UInt<3>("h7") @[argRouteServerV2.scala 117:29]
          else :
            when io.read_data.valid : @[argRouteServerV2.scala 118:39]
              node _counterReg_T = sub(io.read_data.bits, UInt<1>("h1")) @[argRouteServerV2.scala 119:45]
              node _counterReg_T_1 = tail(_counterReg_T, 1) @[argRouteServerV2.scala 119:45]
              counterReg <= _counterReg_T_1 @[argRouteServerV2.scala 119:24]
              counterStateReg <= UInt<3>("h4") @[argRouteServerV2.scala 120:29]
        else :
          node _T_5 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 122:32]
          when _T_5 : @[argRouteServerV2.scala 122:60]
            when io.write_address.ready : @[argRouteServerV2.scala 123:37]
              counterStateReg <= UInt<3>("h5") @[argRouteServerV2.scala 124:29]
          else :
            node _T_6 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 126:32]
            when _T_6 : @[argRouteServerV2.scala 126:60]
              when io.write_data.ready : @[argRouteServerV2.scala 127:34]
                counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 128:29]
            else :
              node _T_7 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 130:32]
              when _T_7 : @[argRouteServerV2.scala 130:58]
                when addressesOfReadyTasks.io.enq.ready : @[argRouteServerV2.scala 131:49]
                  counterStateReg <= UInt<1>("h1") @[argRouteServerV2.scala 132:29]
    node _T_8 = eq(counterStateReg, UInt<1>("h1")) @[argRouteServerV2.scala 136:26]
    when _T_8 : @[argRouteServerV2.scala 136:48]
      addrNtwInQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 137:37]
    else :
      node _T_9 = eq(counterStateReg, UInt<2>("h2")) @[argRouteServerV2.scala 138:32]
      when _T_9 : @[argRouteServerV2.scala 138:59]
        io.read_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 139:31]
      else :
        node _T_10 = eq(counterStateReg, UInt<2>("h3")) @[argRouteServerV2.scala 140:32]
        when _T_10 : @[argRouteServerV2.scala 140:59]
          io.read_data.ready <= UInt<1>("h1") @[argRouteServerV2.scala 141:28]
        else :
          node _T_11 = eq(counterStateReg, UInt<3>("h4")) @[argRouteServerV2.scala 142:32]
          when _T_11 : @[argRouteServerV2.scala 142:60]
            io.write_address.valid <= UInt<1>("h1") @[argRouteServerV2.scala 143:32]
          else :
            node _T_12 = eq(counterStateReg, UInt<3>("h5")) @[argRouteServerV2.scala 144:32]
            when _T_12 : @[argRouteServerV2.scala 144:60]
              io.write_data.valid <= UInt<1>("h1") @[argRouteServerV2.scala 145:29]
            else :
              node _T_13 = eq(counterStateReg, UInt<3>("h7")) @[argRouteServerV2.scala 146:32]
              when _T_13 : @[argRouteServerV2.scala 146:58]
                addressesOfReadyTasks.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 147:44]
    reg taskReadAddressStateReg : UInt<4>, clock with :
      reset => (reset, UInt<3>("h6")) @[argRouteServerV2.scala 159:50]
    reg taskAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[argRouteServerV2.scala 160:50]
    reg taskReadAddressCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 161:50]
    addressesOfReadyTasks.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 164:40]
    io.read_address_task.bits <= UInt<1>("h0") @[argRouteServerV2.scala 167:32]
    io.read_address_task.valid <= UInt<1>("h0") @[argRouteServerV2.scala 168:32]
    node _T_14 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 170:34]
    when _T_14 : @[argRouteServerV2.scala 170:60]
      when addressesOfReadyTasks.io.deq.valid : @[argRouteServerV2.scala 171:49]
        taskReadAddressStateReg <= UInt<4>("h8") @[argRouteServerV2.scala 172:37]
        taskAddr <= addressesOfReadyTasks.io.deq.bits @[argRouteServerV2.scala 173:22]
    else :
      node _T_15 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 176:40]
      when _T_15 : @[argRouteServerV2.scala 176:71]
        when io.read_address_task.ready : @[argRouteServerV2.scala 186:41]
          taskReadAddressStateReg <= UInt<3>("h6") @[argRouteServerV2.scala 187:45]
    node _T_16 = eq(taskReadAddressStateReg, UInt<3>("h6")) @[argRouteServerV2.scala 191:34]
    when _T_16 : @[argRouteServerV2.scala 191:60]
      addressesOfReadyTasks.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 192:44]
    else :
      node _T_17 = eq(taskReadAddressStateReg, UInt<4>("h8")) @[argRouteServerV2.scala 193:40]
      when _T_17 : @[argRouteServerV2.scala 193:71]
        io.read_address_task.valid <= UInt<1>("h1") @[argRouteServerV2.scala 194:36]
        io.read_address_task.bits <= taskAddr @[argRouteServerV2.scala 195:36]
    reg taskReadStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h9")) @[argRouteServerV2.scala 206:43]
    reg taskReadCount : UInt, clock with :
      reset => (reset, UInt<3>("h7")) @[argRouteServerV2.scala 207:43]
    wire _taskRegisters_WIRE : UInt<32>[8] @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[0] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[1] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[2] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[3] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[4] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[5] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[6] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    _taskRegisters_WIRE[7] <= UInt<32>("h0") @[argRouteServerV2.scala 208:48]
    reg taskRegisters : UInt<32>[8], clock with :
      reset => (reset, _taskRegisters_WIRE) @[argRouteServerV2.scala 208:40]
    readyTasksQueue.io.enq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 211:34]
    node _readyTasksQueue_io_enq_bits_T = cat(taskRegisters[0], taskRegisters[1]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_1 = cat(_readyTasksQueue_io_enq_bits_T, taskRegisters[2]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_2 = cat(_readyTasksQueue_io_enq_bits_T_1, taskRegisters[3]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_3 = cat(_readyTasksQueue_io_enq_bits_T_2, taskRegisters[4]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_4 = cat(_readyTasksQueue_io_enq_bits_T_3, taskRegisters[5]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_5 = cat(_readyTasksQueue_io_enq_bits_T_4, taskRegisters[6]) @[Cat.scala 33:92]
    node _readyTasksQueue_io_enq_bits_T_6 = cat(_readyTasksQueue_io_enq_bits_T_5, taskRegisters[7]) @[Cat.scala 33:92]
    readyTasksQueue.io.enq.bits <= _readyTasksQueue_io_enq_bits_T_6 @[argRouteServerV2.scala 212:34]
    io.read_data_task.ready <= UInt<1>("h0") @[argRouteServerV2.scala 215:29]
    node _T_18 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 217:27]
    when _T_18 : @[argRouteServerV2.scala 217:46]
      when io.read_data_task.valid : @[argRouteServerV2.scala 219:38]
        node _T_19 = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 220:40]
        node _T_20 = tail(_T_19, 1) @[argRouteServerV2.scala 220:40]
        node _T_21 = or(_T_20, UInt<3>("h0"))
        node _T_22 = bits(_T_21, 2, 0)
        taskRegisters[_T_22] <= io.read_data_task.bits @[argRouteServerV2.scala 220:46]
        node _taskReadCount_T = sub(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 221:44]
        node _taskReadCount_T_1 = tail(_taskReadCount_T, 1) @[argRouteServerV2.scala 221:44]
        taskReadCount <= _taskReadCount_T_1 @[argRouteServerV2.scala 221:27]
      node _T_23 = eq(taskReadCount, UInt<1>("h1")) @[argRouteServerV2.scala 224:28]
      node _T_24 = and(_T_23, io.read_data_task.valid) @[argRouteServerV2.scala 224:36]
      when _T_24 : @[argRouteServerV2.scala 224:63]
        taskReadStateReg <= UInt<4>("ha") @[argRouteServerV2.scala 225:38]
    else :
      node _T_25 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 228:33]
      when _T_25 : @[argRouteServerV2.scala 228:61]
        when readyTasksQueue.io.enq.ready : @[argRouteServerV2.scala 229:43]
          taskReadStateReg <= UInt<4>("h9") @[argRouteServerV2.scala 230:30]
          taskReadCount <= UInt<3>("h7") @[argRouteServerV2.scala 231:30]
    node _T_26 = eq(taskReadStateReg, UInt<4>("h9")) @[argRouteServerV2.scala 235:27]
    when _T_26 : @[argRouteServerV2.scala 235:46]
      io.read_data_task.ready <= UInt<1>("h1") @[argRouteServerV2.scala 236:33]
    else :
      node _T_27 = eq(taskReadStateReg, UInt<4>("ha")) @[argRouteServerV2.scala 237:33]
      when _T_27 : @[argRouteServerV2.scala 237:61]
        readyTasksQueue.io.enq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 238:38]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[argRouteServerV2.scala 247:48]
    reg taskReg : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[argRouteServerV2.scala 248:34]
    reg taskWriteStateReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("hb")) @[argRouteServerV2.scala 249:44]
    readyTasksQueue.io.deq.ready <= UInt<1>("h0") @[argRouteServerV2.scala 251:34]
    io.connStealNtw.data.qOutTask.bits <= taskReg @[argRouteServerV2.scala 254:46]
    io.connStealNtw.data.availableTask.ready <= UInt<1>("h0") @[argRouteServerV2.scala 255:46]
    io.connStealNtw.data.qOutTask.valid <= UInt<1>("h0") @[argRouteServerV2.scala 256:46]
    node _T_28 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 258:28]
    when _T_28 : @[argRouteServerV2.scala 258:57]
      when readyTasksQueue.io.deq.valid : @[argRouteServerV2.scala 259:43]
        taskWriteStateReg <= UInt<4>("hc") @[argRouteServerV2.scala 260:31]
        taskReg <= readyTasksQueue.io.deq.bits @[argRouteServerV2.scala 261:21]
    else :
      node _T_29 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 263:34]
      when _T_29 : @[argRouteServerV2.scala 263:57]
        when io.connStealNtw.data.qOutTask.ready : @[argRouteServerV2.scala 264:50]
          taskWriteStateReg <= UInt<4>("hb") @[argRouteServerV2.scala 265:31]
          node _tasksGivenAwayCount_T = add(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 266:56]
          node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[argRouteServerV2.scala 266:56]
          tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[argRouteServerV2.scala 266:33]
    node _T_30 = eq(taskWriteStateReg, UInt<4>("hb")) @[argRouteServerV2.scala 270:28]
    when _T_30 : @[argRouteServerV2.scala 270:57]
      readyTasksQueue.io.deq.ready <= UInt<1>("h1") @[argRouteServerV2.scala 271:38]
    else :
      node _T_31 = eq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 272:34]
      when _T_31 : @[argRouteServerV2.scala 272:57]
        io.connStealNtw.data.qOutTask.valid <= UInt<1>("h1") @[argRouteServerV2.scala 273:45]
    io.connStealNtw.ctrl.stealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 287:46]
    io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h0") @[argRouteServerV2.scala 288:46]
    node _T_32 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[argRouteServerV2.scala 290:30]
    node _T_33 = neq(taskWriteStateReg, UInt<4>("hc")) @[argRouteServerV2.scala 290:57]
    node _T_34 = and(_T_32, _T_33) @[argRouteServerV2.scala 290:36]
    when _T_34 : @[argRouteServerV2.scala 290:80]
      io.connStealNtw.ctrl.serveStealReq.valid <= UInt<1>("h1") @[argRouteServerV2.scala 291:50]
      when io.connStealNtw.ctrl.serveStealReq.ready : @[argRouteServerV2.scala 292:55]
        node _tasksGivenAwayCount_T_2 = sub(tasksGivenAwayCount, UInt<1>("h1")) @[argRouteServerV2.scala 293:56]
        node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[argRouteServerV2.scala 293:56]
        tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[argRouteServerV2.scala 293:33]

  module readyValidMem_2 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = eq(writeDataDone, UInt<1>("h0")) @[readyValidMem.scala 98:26]
    node _T_1 = and(_T, axi.WREADY) @[readyValidMem.scala 98:34]
    when _T_1 : @[readyValidMem.scala 98:53]
      writeDataDone <= UInt<1>("h1") @[readyValidMem.scala 99:23]
    else :
      node _T_2 = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 100:32]
      node _T_3 = and(_T_2, axi.BVALID) @[readyValidMem.scala 100:40]
      when _T_3 : @[readyValidMem.scala 100:59]
        writeDataDone <= UInt<1>("h0") @[readyValidMem.scala 101:23]
    node _T_4 = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 104:36]
    node _T_5 = not(writeHandshakeDetector) @[readyValidMem.scala 104:58]
    node _T_6 = and(_T_4, _T_5) @[readyValidMem.scala 104:55]
    when _T_6 : @[readyValidMem.scala 104:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 105:27]
      writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 106:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 107:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 108:34]
    node _io_write_data_ready_T = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 111:53]
    node _io_write_data_ready_T_1 = and(_io_write_data_ready_T, axi.BVALID) @[readyValidMem.scala 111:62]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 111:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= UInt<1>("h0") @[readyValidMem.scala 122:30]
    axi.AWSIZE <= UInt<2>("h2") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<4>("hf"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= UInt<1>("h1") @[readyValidMem.scala 136:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<1>("h0") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_3 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = eq(writeDataDone, UInt<1>("h0")) @[readyValidMem.scala 98:26]
    node _T_1 = and(_T, axi.WREADY) @[readyValidMem.scala 98:34]
    when _T_1 : @[readyValidMem.scala 98:53]
      writeDataDone <= UInt<1>("h1") @[readyValidMem.scala 99:23]
    else :
      node _T_2 = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 100:32]
      node _T_3 = and(_T_2, axi.BVALID) @[readyValidMem.scala 100:40]
      when _T_3 : @[readyValidMem.scala 100:59]
        writeDataDone <= UInt<1>("h0") @[readyValidMem.scala 101:23]
    node _T_4 = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 104:36]
    node _T_5 = not(writeHandshakeDetector) @[readyValidMem.scala 104:58]
    node _T_6 = and(_T_4, _T_5) @[readyValidMem.scala 104:55]
    when _T_6 : @[readyValidMem.scala 104:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 105:27]
      writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 106:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 107:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 108:34]
    node _io_write_data_ready_T = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 111:53]
    node _io_write_data_ready_T_1 = and(_io_write_data_ready_T, axi.BVALID) @[readyValidMem.scala 111:62]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 111:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= UInt<1>("h0") @[readyValidMem.scala 122:30]
    axi.AWSIZE <= UInt<2>("h2") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<4>("hf"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= UInt<1>("h1") @[readyValidMem.scala 136:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<1>("h0") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_4 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = eq(writeDataDone, UInt<1>("h0")) @[readyValidMem.scala 98:26]
    node _T_1 = and(_T, axi.WREADY) @[readyValidMem.scala 98:34]
    when _T_1 : @[readyValidMem.scala 98:53]
      writeDataDone <= UInt<1>("h1") @[readyValidMem.scala 99:23]
    else :
      node _T_2 = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 100:32]
      node _T_3 = and(_T_2, axi.BVALID) @[readyValidMem.scala 100:40]
      when _T_3 : @[readyValidMem.scala 100:59]
        writeDataDone <= UInt<1>("h0") @[readyValidMem.scala 101:23]
    node _T_4 = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 104:36]
    node _T_5 = not(writeHandshakeDetector) @[readyValidMem.scala 104:58]
    node _T_6 = and(_T_4, _T_5) @[readyValidMem.scala 104:55]
    when _T_6 : @[readyValidMem.scala 104:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 105:27]
      writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 106:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 107:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 108:34]
    node _io_write_data_ready_T = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 111:53]
    node _io_write_data_ready_T_1 = and(_io_write_data_ready_T, axi.BVALID) @[readyValidMem.scala 111:62]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 111:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= UInt<1>("h0") @[readyValidMem.scala 122:30]
    axi.AWSIZE <= UInt<2>("h2") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<4>("hf"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= UInt<1>("h1") @[readyValidMem.scala 136:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<1>("h0") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_5 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = eq(writeDataDone, UInt<1>("h0")) @[readyValidMem.scala 98:26]
    node _T_1 = and(_T, axi.WREADY) @[readyValidMem.scala 98:34]
    when _T_1 : @[readyValidMem.scala 98:53]
      writeDataDone <= UInt<1>("h1") @[readyValidMem.scala 99:23]
    else :
      node _T_2 = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 100:32]
      node _T_3 = and(_T_2, axi.BVALID) @[readyValidMem.scala 100:40]
      when _T_3 : @[readyValidMem.scala 100:59]
        writeDataDone <= UInt<1>("h0") @[readyValidMem.scala 101:23]
    node _T_4 = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 104:36]
    node _T_5 = not(writeHandshakeDetector) @[readyValidMem.scala 104:58]
    node _T_6 = and(_T_4, _T_5) @[readyValidMem.scala 104:55]
    when _T_6 : @[readyValidMem.scala 104:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 105:27]
      writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 106:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 107:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 108:34]
    node _io_write_data_ready_T = eq(writeDataDone, UInt<1>("h1")) @[readyValidMem.scala 111:53]
    node _io_write_data_ready_T_1 = and(_io_write_data_ready_T, axi.BVALID) @[readyValidMem.scala 111:62]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 111:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= UInt<1>("h0") @[readyValidMem.scala 122:30]
    axi.AWSIZE <= UInt<2>("h2") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<4>("hf"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= UInt<1>("h1") @[readyValidMem.scala 136:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<1>("h0") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_6 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    axi.AWVALID <= UInt<1>("h0") @[readyValidMem.scala 146:28]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 147:28]
    axi.BREADY <= UInt<1>("h0") @[readyValidMem.scala 148:28]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<3>("h6") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_7 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    axi.AWVALID <= UInt<1>("h0") @[readyValidMem.scala 146:28]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 147:28]
    axi.BREADY <= UInt<1>("h0") @[readyValidMem.scala 148:28]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<3>("h6") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_8 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    axi.AWVALID <= UInt<1>("h0") @[readyValidMem.scala 146:28]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 147:28]
    axi.BREADY <= UInt<1>("h0") @[readyValidMem.scala 148:28]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<3>("h6") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_9 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<32>, strb : UInt<4>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<32>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    axi.AWVALID <= UInt<1>("h0") @[readyValidMem.scala 146:28]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 147:28]
    axi.BREADY <= UInt<1>("h0") @[readyValidMem.scala 148:28]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= UInt<3>("h6") @[readyValidMem.scala 160:33]
    axi.ARSIZE <= UInt<2>("h2") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module syncSide :
    input clock : Clock
    input reset : Reset
    output io : { flip addrIn : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<64>}[64], axi_full_argRoute : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[8]}
    input connStealNtw : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}}}[4]

    inst argSide of argRouteNetwork @[syncSide.scala 46:25]
    argSide.clock <= clock
    argSide.reset <= reset
    inst argRouteServers_0 of argRouteVirtServerV2 @[syncSide.scala 55:15]
    argRouteServers_0.clock <= clock
    argRouteServers_0.reset <= reset
    inst argRouteServers_1 of argRouteVirtServerV2_1 @[syncSide.scala 55:15]
    argRouteServers_1.clock <= clock
    argRouteServers_1.reset <= reset
    inst argRouteServers_2 of argRouteVirtServerV2_2 @[syncSide.scala 55:15]
    argRouteServers_2.clock <= clock
    argRouteServers_2.reset <= reset
    inst argRouteServers_3 of argRouteVirtServerV2_3 @[syncSide.scala 55:15]
    argRouteServers_3.clock <= clock
    argRouteServers_3.reset <= reset
    inst argRouteRvm_0 of readyValidMem_2 @[syncSide.scala 65:67]
    argRouteRvm_0.clock <= clock
    argRouteRvm_0.reset <= reset
    inst argRouteRvm_1 of readyValidMem_3 @[syncSide.scala 65:67]
    argRouteRvm_1.clock <= clock
    argRouteRvm_1.reset <= reset
    inst argRouteRvm_2 of readyValidMem_4 @[syncSide.scala 65:67]
    argRouteRvm_2.clock <= clock
    argRouteRvm_2.reset <= reset
    inst argRouteRvm_3 of readyValidMem_5 @[syncSide.scala 65:67]
    argRouteRvm_3.clock <= clock
    argRouteRvm_3.reset <= reset
    inst argRouteRvmReadOnly_0 of readyValidMem_6 @[syncSide.scala 66:69]
    argRouteRvmReadOnly_0.clock <= clock
    argRouteRvmReadOnly_0.reset <= reset
    inst argRouteRvmReadOnly_1 of readyValidMem_7 @[syncSide.scala 66:69]
    argRouteRvmReadOnly_1.clock <= clock
    argRouteRvmReadOnly_1.reset <= reset
    inst argRouteRvmReadOnly_2 of readyValidMem_8 @[syncSide.scala 66:69]
    argRouteRvmReadOnly_2.clock <= clock
    argRouteRvmReadOnly_2.reset <= reset
    inst argRouteRvmReadOnly_3 of readyValidMem_9 @[syncSide.scala 66:69]
    argRouteRvmReadOnly_3.clock <= clock
    argRouteRvmReadOnly_3.reset <= reset
    argRouteRvm_0.axi.BRESP <= io.axi_full_argRoute[0].BRESP @[syncSide.scala 69:45]
    argRouteRvm_0.axi.BID <= io.axi_full_argRoute[0].BID @[syncSide.scala 69:45]
    argRouteRvm_0.axi.BVALID <= io.axi_full_argRoute[0].BVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].BREADY <= argRouteRvm_0.axi.BREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].WLAST <= argRouteRvm_0.axi.WLAST @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].WSTRB <= argRouteRvm_0.axi.WSTRB @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].WDATA <= argRouteRvm_0.axi.WDATA @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].WID <= argRouteRvm_0.axi.WID @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].WVALID <= argRouteRvm_0.axi.WVALID @[syncSide.scala 69:45]
    argRouteRvm_0.axi.WREADY <= io.axi_full_argRoute[0].WREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWREGION <= argRouteRvm_0.axi.AWREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWQOS <= argRouteRvm_0.axi.AWQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWPROT <= argRouteRvm_0.axi.AWPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWCACHE <= argRouteRvm_0.axi.AWCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWLOCK <= argRouteRvm_0.axi.AWLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWBURST <= argRouteRvm_0.axi.AWBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWSIZE <= argRouteRvm_0.axi.AWSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWLEN <= argRouteRvm_0.axi.AWLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWADDR <= argRouteRvm_0.axi.AWADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWID <= argRouteRvm_0.axi.AWID @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].AWVALID <= argRouteRvm_0.axi.AWVALID @[syncSide.scala 69:45]
    argRouteRvm_0.axi.AWREADY <= io.axi_full_argRoute[0].AWREADY @[syncSide.scala 69:45]
    argRouteRvm_0.axi.RLAST <= io.axi_full_argRoute[0].RLAST @[syncSide.scala 69:45]
    argRouteRvm_0.axi.RRESP <= io.axi_full_argRoute[0].RRESP @[syncSide.scala 69:45]
    argRouteRvm_0.axi.RDATA <= io.axi_full_argRoute[0].RDATA @[syncSide.scala 69:45]
    argRouteRvm_0.axi.RID <= io.axi_full_argRoute[0].RID @[syncSide.scala 69:45]
    argRouteRvm_0.axi.RVALID <= io.axi_full_argRoute[0].RVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].RREADY <= argRouteRvm_0.axi.RREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARREGION <= argRouteRvm_0.axi.ARREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARQOS <= argRouteRvm_0.axi.ARQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARPROT <= argRouteRvm_0.axi.ARPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARCACHE <= argRouteRvm_0.axi.ARCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARLOCK <= argRouteRvm_0.axi.ARLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARBURST <= argRouteRvm_0.axi.ARBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARSIZE <= argRouteRvm_0.axi.ARSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARLEN <= argRouteRvm_0.axi.ARLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARADDR <= argRouteRvm_0.axi.ARADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARID <= argRouteRvm_0.axi.ARID @[syncSide.scala 69:45]
    io.axi_full_argRoute[0].ARVALID <= argRouteRvm_0.axi.ARVALID @[syncSide.scala 69:45]
    argRouteRvm_0.axi.ARREADY <= io.axi_full_argRoute[0].ARREADY @[syncSide.scala 69:45]
    argRouteRvm_0.io.read.address <= argRouteServers_0.io.read_address @[syncSide.scala 70:45]
    argRouteServers_0.io.read_data <= argRouteRvm_0.io.read.data @[syncSide.scala 71:45]
    argRouteRvm_0.io.write.address <= argRouteServers_0.io.write_address @[syncSide.scala 72:45]
    argRouteRvm_0.io.write.data <= argRouteServers_0.io.write_data @[syncSide.scala 73:45]
    argRouteServers_0.io.connNetwork <= argSide.io.connVAS[0] @[syncSide.scala 74:45]
    argRouteServers_0.io.connStealNtw <= connStealNtw[0] @[syncSide.scala 75:45]
    argRouteRvmReadOnly_0.axi.BRESP <= io.axi_full_argRoute[4].BRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.BID <= io.axi_full_argRoute[4].BID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.BVALID <= io.axi_full_argRoute[4].BVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].BREADY <= argRouteRvmReadOnly_0.axi.BREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].WLAST <= argRouteRvmReadOnly_0.axi.WLAST @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].WSTRB <= argRouteRvmReadOnly_0.axi.WSTRB @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].WDATA <= argRouteRvmReadOnly_0.axi.WDATA @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].WID <= argRouteRvmReadOnly_0.axi.WID @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].WVALID <= argRouteRvmReadOnly_0.axi.WVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.WREADY <= io.axi_full_argRoute[4].WREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWREGION <= argRouteRvmReadOnly_0.axi.AWREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWQOS <= argRouteRvmReadOnly_0.axi.AWQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWPROT <= argRouteRvmReadOnly_0.axi.AWPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWCACHE <= argRouteRvmReadOnly_0.axi.AWCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWLOCK <= argRouteRvmReadOnly_0.axi.AWLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWBURST <= argRouteRvmReadOnly_0.axi.AWBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWSIZE <= argRouteRvmReadOnly_0.axi.AWSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWLEN <= argRouteRvmReadOnly_0.axi.AWLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWADDR <= argRouteRvmReadOnly_0.axi.AWADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWID <= argRouteRvmReadOnly_0.axi.AWID @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].AWVALID <= argRouteRvmReadOnly_0.axi.AWVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.AWREADY <= io.axi_full_argRoute[4].AWREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.RLAST <= io.axi_full_argRoute[4].RLAST @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.RRESP <= io.axi_full_argRoute[4].RRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.RDATA <= io.axi_full_argRoute[4].RDATA @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.RID <= io.axi_full_argRoute[4].RID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.RVALID <= io.axi_full_argRoute[4].RVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].RREADY <= argRouteRvmReadOnly_0.axi.RREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARREGION <= argRouteRvmReadOnly_0.axi.ARREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARQOS <= argRouteRvmReadOnly_0.axi.ARQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARPROT <= argRouteRvmReadOnly_0.axi.ARPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARCACHE <= argRouteRvmReadOnly_0.axi.ARCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARLOCK <= argRouteRvmReadOnly_0.axi.ARLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARBURST <= argRouteRvmReadOnly_0.axi.ARBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARSIZE <= argRouteRvmReadOnly_0.axi.ARSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARLEN <= argRouteRvmReadOnly_0.axi.ARLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARADDR <= argRouteRvmReadOnly_0.axi.ARADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARID <= argRouteRvmReadOnly_0.axi.ARID @[syncSide.scala 77:55]
    io.axi_full_argRoute[4].ARVALID <= argRouteRvmReadOnly_0.axi.ARVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.axi.ARREADY <= io.axi_full_argRoute[4].ARREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_0.io.read.address <= argRouteServers_0.io.read_address_task @[syncSide.scala 78:53]
    argRouteServers_0.io.read_data_task <= argRouteRvmReadOnly_0.io.read.data @[syncSide.scala 79:53]
    argRouteRvm_1.axi.BRESP <= io.axi_full_argRoute[1].BRESP @[syncSide.scala 69:45]
    argRouteRvm_1.axi.BID <= io.axi_full_argRoute[1].BID @[syncSide.scala 69:45]
    argRouteRvm_1.axi.BVALID <= io.axi_full_argRoute[1].BVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].BREADY <= argRouteRvm_1.axi.BREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].WLAST <= argRouteRvm_1.axi.WLAST @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].WSTRB <= argRouteRvm_1.axi.WSTRB @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].WDATA <= argRouteRvm_1.axi.WDATA @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].WID <= argRouteRvm_1.axi.WID @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].WVALID <= argRouteRvm_1.axi.WVALID @[syncSide.scala 69:45]
    argRouteRvm_1.axi.WREADY <= io.axi_full_argRoute[1].WREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWREGION <= argRouteRvm_1.axi.AWREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWQOS <= argRouteRvm_1.axi.AWQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWPROT <= argRouteRvm_1.axi.AWPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWCACHE <= argRouteRvm_1.axi.AWCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWLOCK <= argRouteRvm_1.axi.AWLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWBURST <= argRouteRvm_1.axi.AWBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWSIZE <= argRouteRvm_1.axi.AWSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWLEN <= argRouteRvm_1.axi.AWLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWADDR <= argRouteRvm_1.axi.AWADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWID <= argRouteRvm_1.axi.AWID @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].AWVALID <= argRouteRvm_1.axi.AWVALID @[syncSide.scala 69:45]
    argRouteRvm_1.axi.AWREADY <= io.axi_full_argRoute[1].AWREADY @[syncSide.scala 69:45]
    argRouteRvm_1.axi.RLAST <= io.axi_full_argRoute[1].RLAST @[syncSide.scala 69:45]
    argRouteRvm_1.axi.RRESP <= io.axi_full_argRoute[1].RRESP @[syncSide.scala 69:45]
    argRouteRvm_1.axi.RDATA <= io.axi_full_argRoute[1].RDATA @[syncSide.scala 69:45]
    argRouteRvm_1.axi.RID <= io.axi_full_argRoute[1].RID @[syncSide.scala 69:45]
    argRouteRvm_1.axi.RVALID <= io.axi_full_argRoute[1].RVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].RREADY <= argRouteRvm_1.axi.RREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARREGION <= argRouteRvm_1.axi.ARREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARQOS <= argRouteRvm_1.axi.ARQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARPROT <= argRouteRvm_1.axi.ARPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARCACHE <= argRouteRvm_1.axi.ARCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARLOCK <= argRouteRvm_1.axi.ARLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARBURST <= argRouteRvm_1.axi.ARBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARSIZE <= argRouteRvm_1.axi.ARSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARLEN <= argRouteRvm_1.axi.ARLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARADDR <= argRouteRvm_1.axi.ARADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARID <= argRouteRvm_1.axi.ARID @[syncSide.scala 69:45]
    io.axi_full_argRoute[1].ARVALID <= argRouteRvm_1.axi.ARVALID @[syncSide.scala 69:45]
    argRouteRvm_1.axi.ARREADY <= io.axi_full_argRoute[1].ARREADY @[syncSide.scala 69:45]
    argRouteRvm_1.io.read.address <= argRouteServers_1.io.read_address @[syncSide.scala 70:45]
    argRouteServers_1.io.read_data <= argRouteRvm_1.io.read.data @[syncSide.scala 71:45]
    argRouteRvm_1.io.write.address <= argRouteServers_1.io.write_address @[syncSide.scala 72:45]
    argRouteRvm_1.io.write.data <= argRouteServers_1.io.write_data @[syncSide.scala 73:45]
    argRouteServers_1.io.connNetwork <= argSide.io.connVAS[1] @[syncSide.scala 74:45]
    argRouteServers_1.io.connStealNtw <= connStealNtw[1] @[syncSide.scala 75:45]
    argRouteRvmReadOnly_1.axi.BRESP <= io.axi_full_argRoute[5].BRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.BID <= io.axi_full_argRoute[5].BID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.BVALID <= io.axi_full_argRoute[5].BVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].BREADY <= argRouteRvmReadOnly_1.axi.BREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].WLAST <= argRouteRvmReadOnly_1.axi.WLAST @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].WSTRB <= argRouteRvmReadOnly_1.axi.WSTRB @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].WDATA <= argRouteRvmReadOnly_1.axi.WDATA @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].WID <= argRouteRvmReadOnly_1.axi.WID @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].WVALID <= argRouteRvmReadOnly_1.axi.WVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.WREADY <= io.axi_full_argRoute[5].WREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWREGION <= argRouteRvmReadOnly_1.axi.AWREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWQOS <= argRouteRvmReadOnly_1.axi.AWQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWPROT <= argRouteRvmReadOnly_1.axi.AWPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWCACHE <= argRouteRvmReadOnly_1.axi.AWCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWLOCK <= argRouteRvmReadOnly_1.axi.AWLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWBURST <= argRouteRvmReadOnly_1.axi.AWBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWSIZE <= argRouteRvmReadOnly_1.axi.AWSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWLEN <= argRouteRvmReadOnly_1.axi.AWLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWADDR <= argRouteRvmReadOnly_1.axi.AWADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWID <= argRouteRvmReadOnly_1.axi.AWID @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].AWVALID <= argRouteRvmReadOnly_1.axi.AWVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.AWREADY <= io.axi_full_argRoute[5].AWREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.RLAST <= io.axi_full_argRoute[5].RLAST @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.RRESP <= io.axi_full_argRoute[5].RRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.RDATA <= io.axi_full_argRoute[5].RDATA @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.RID <= io.axi_full_argRoute[5].RID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.RVALID <= io.axi_full_argRoute[5].RVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].RREADY <= argRouteRvmReadOnly_1.axi.RREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARREGION <= argRouteRvmReadOnly_1.axi.ARREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARQOS <= argRouteRvmReadOnly_1.axi.ARQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARPROT <= argRouteRvmReadOnly_1.axi.ARPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARCACHE <= argRouteRvmReadOnly_1.axi.ARCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARLOCK <= argRouteRvmReadOnly_1.axi.ARLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARBURST <= argRouteRvmReadOnly_1.axi.ARBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARSIZE <= argRouteRvmReadOnly_1.axi.ARSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARLEN <= argRouteRvmReadOnly_1.axi.ARLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARADDR <= argRouteRvmReadOnly_1.axi.ARADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARID <= argRouteRvmReadOnly_1.axi.ARID @[syncSide.scala 77:55]
    io.axi_full_argRoute[5].ARVALID <= argRouteRvmReadOnly_1.axi.ARVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.axi.ARREADY <= io.axi_full_argRoute[5].ARREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_1.io.read.address <= argRouteServers_1.io.read_address_task @[syncSide.scala 78:53]
    argRouteServers_1.io.read_data_task <= argRouteRvmReadOnly_1.io.read.data @[syncSide.scala 79:53]
    argRouteRvm_2.axi.BRESP <= io.axi_full_argRoute[2].BRESP @[syncSide.scala 69:45]
    argRouteRvm_2.axi.BID <= io.axi_full_argRoute[2].BID @[syncSide.scala 69:45]
    argRouteRvm_2.axi.BVALID <= io.axi_full_argRoute[2].BVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].BREADY <= argRouteRvm_2.axi.BREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].WLAST <= argRouteRvm_2.axi.WLAST @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].WSTRB <= argRouteRvm_2.axi.WSTRB @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].WDATA <= argRouteRvm_2.axi.WDATA @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].WID <= argRouteRvm_2.axi.WID @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].WVALID <= argRouteRvm_2.axi.WVALID @[syncSide.scala 69:45]
    argRouteRvm_2.axi.WREADY <= io.axi_full_argRoute[2].WREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWREGION <= argRouteRvm_2.axi.AWREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWQOS <= argRouteRvm_2.axi.AWQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWPROT <= argRouteRvm_2.axi.AWPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWCACHE <= argRouteRvm_2.axi.AWCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWLOCK <= argRouteRvm_2.axi.AWLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWBURST <= argRouteRvm_2.axi.AWBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWSIZE <= argRouteRvm_2.axi.AWSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWLEN <= argRouteRvm_2.axi.AWLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWADDR <= argRouteRvm_2.axi.AWADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWID <= argRouteRvm_2.axi.AWID @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].AWVALID <= argRouteRvm_2.axi.AWVALID @[syncSide.scala 69:45]
    argRouteRvm_2.axi.AWREADY <= io.axi_full_argRoute[2].AWREADY @[syncSide.scala 69:45]
    argRouteRvm_2.axi.RLAST <= io.axi_full_argRoute[2].RLAST @[syncSide.scala 69:45]
    argRouteRvm_2.axi.RRESP <= io.axi_full_argRoute[2].RRESP @[syncSide.scala 69:45]
    argRouteRvm_2.axi.RDATA <= io.axi_full_argRoute[2].RDATA @[syncSide.scala 69:45]
    argRouteRvm_2.axi.RID <= io.axi_full_argRoute[2].RID @[syncSide.scala 69:45]
    argRouteRvm_2.axi.RVALID <= io.axi_full_argRoute[2].RVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].RREADY <= argRouteRvm_2.axi.RREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARREGION <= argRouteRvm_2.axi.ARREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARQOS <= argRouteRvm_2.axi.ARQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARPROT <= argRouteRvm_2.axi.ARPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARCACHE <= argRouteRvm_2.axi.ARCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARLOCK <= argRouteRvm_2.axi.ARLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARBURST <= argRouteRvm_2.axi.ARBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARSIZE <= argRouteRvm_2.axi.ARSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARLEN <= argRouteRvm_2.axi.ARLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARADDR <= argRouteRvm_2.axi.ARADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARID <= argRouteRvm_2.axi.ARID @[syncSide.scala 69:45]
    io.axi_full_argRoute[2].ARVALID <= argRouteRvm_2.axi.ARVALID @[syncSide.scala 69:45]
    argRouteRvm_2.axi.ARREADY <= io.axi_full_argRoute[2].ARREADY @[syncSide.scala 69:45]
    argRouteRvm_2.io.read.address <= argRouteServers_2.io.read_address @[syncSide.scala 70:45]
    argRouteServers_2.io.read_data <= argRouteRvm_2.io.read.data @[syncSide.scala 71:45]
    argRouteRvm_2.io.write.address <= argRouteServers_2.io.write_address @[syncSide.scala 72:45]
    argRouteRvm_2.io.write.data <= argRouteServers_2.io.write_data @[syncSide.scala 73:45]
    argRouteServers_2.io.connNetwork <= argSide.io.connVAS[2] @[syncSide.scala 74:45]
    argRouteServers_2.io.connStealNtw <= connStealNtw[2] @[syncSide.scala 75:45]
    argRouteRvmReadOnly_2.axi.BRESP <= io.axi_full_argRoute[6].BRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.BID <= io.axi_full_argRoute[6].BID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.BVALID <= io.axi_full_argRoute[6].BVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].BREADY <= argRouteRvmReadOnly_2.axi.BREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].WLAST <= argRouteRvmReadOnly_2.axi.WLAST @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].WSTRB <= argRouteRvmReadOnly_2.axi.WSTRB @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].WDATA <= argRouteRvmReadOnly_2.axi.WDATA @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].WID <= argRouteRvmReadOnly_2.axi.WID @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].WVALID <= argRouteRvmReadOnly_2.axi.WVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.WREADY <= io.axi_full_argRoute[6].WREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWREGION <= argRouteRvmReadOnly_2.axi.AWREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWQOS <= argRouteRvmReadOnly_2.axi.AWQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWPROT <= argRouteRvmReadOnly_2.axi.AWPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWCACHE <= argRouteRvmReadOnly_2.axi.AWCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWLOCK <= argRouteRvmReadOnly_2.axi.AWLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWBURST <= argRouteRvmReadOnly_2.axi.AWBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWSIZE <= argRouteRvmReadOnly_2.axi.AWSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWLEN <= argRouteRvmReadOnly_2.axi.AWLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWADDR <= argRouteRvmReadOnly_2.axi.AWADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWID <= argRouteRvmReadOnly_2.axi.AWID @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].AWVALID <= argRouteRvmReadOnly_2.axi.AWVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.AWREADY <= io.axi_full_argRoute[6].AWREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.RLAST <= io.axi_full_argRoute[6].RLAST @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.RRESP <= io.axi_full_argRoute[6].RRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.RDATA <= io.axi_full_argRoute[6].RDATA @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.RID <= io.axi_full_argRoute[6].RID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.RVALID <= io.axi_full_argRoute[6].RVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].RREADY <= argRouteRvmReadOnly_2.axi.RREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARREGION <= argRouteRvmReadOnly_2.axi.ARREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARQOS <= argRouteRvmReadOnly_2.axi.ARQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARPROT <= argRouteRvmReadOnly_2.axi.ARPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARCACHE <= argRouteRvmReadOnly_2.axi.ARCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARLOCK <= argRouteRvmReadOnly_2.axi.ARLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARBURST <= argRouteRvmReadOnly_2.axi.ARBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARSIZE <= argRouteRvmReadOnly_2.axi.ARSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARLEN <= argRouteRvmReadOnly_2.axi.ARLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARADDR <= argRouteRvmReadOnly_2.axi.ARADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARID <= argRouteRvmReadOnly_2.axi.ARID @[syncSide.scala 77:55]
    io.axi_full_argRoute[6].ARVALID <= argRouteRvmReadOnly_2.axi.ARVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.axi.ARREADY <= io.axi_full_argRoute[6].ARREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_2.io.read.address <= argRouteServers_2.io.read_address_task @[syncSide.scala 78:53]
    argRouteServers_2.io.read_data_task <= argRouteRvmReadOnly_2.io.read.data @[syncSide.scala 79:53]
    argRouteRvm_3.axi.BRESP <= io.axi_full_argRoute[3].BRESP @[syncSide.scala 69:45]
    argRouteRvm_3.axi.BID <= io.axi_full_argRoute[3].BID @[syncSide.scala 69:45]
    argRouteRvm_3.axi.BVALID <= io.axi_full_argRoute[3].BVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].BREADY <= argRouteRvm_3.axi.BREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].WLAST <= argRouteRvm_3.axi.WLAST @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].WSTRB <= argRouteRvm_3.axi.WSTRB @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].WDATA <= argRouteRvm_3.axi.WDATA @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].WID <= argRouteRvm_3.axi.WID @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].WVALID <= argRouteRvm_3.axi.WVALID @[syncSide.scala 69:45]
    argRouteRvm_3.axi.WREADY <= io.axi_full_argRoute[3].WREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWREGION <= argRouteRvm_3.axi.AWREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWQOS <= argRouteRvm_3.axi.AWQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWPROT <= argRouteRvm_3.axi.AWPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWCACHE <= argRouteRvm_3.axi.AWCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWLOCK <= argRouteRvm_3.axi.AWLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWBURST <= argRouteRvm_3.axi.AWBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWSIZE <= argRouteRvm_3.axi.AWSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWLEN <= argRouteRvm_3.axi.AWLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWADDR <= argRouteRvm_3.axi.AWADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWID <= argRouteRvm_3.axi.AWID @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].AWVALID <= argRouteRvm_3.axi.AWVALID @[syncSide.scala 69:45]
    argRouteRvm_3.axi.AWREADY <= io.axi_full_argRoute[3].AWREADY @[syncSide.scala 69:45]
    argRouteRvm_3.axi.RLAST <= io.axi_full_argRoute[3].RLAST @[syncSide.scala 69:45]
    argRouteRvm_3.axi.RRESP <= io.axi_full_argRoute[3].RRESP @[syncSide.scala 69:45]
    argRouteRvm_3.axi.RDATA <= io.axi_full_argRoute[3].RDATA @[syncSide.scala 69:45]
    argRouteRvm_3.axi.RID <= io.axi_full_argRoute[3].RID @[syncSide.scala 69:45]
    argRouteRvm_3.axi.RVALID <= io.axi_full_argRoute[3].RVALID @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].RREADY <= argRouteRvm_3.axi.RREADY @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARREGION <= argRouteRvm_3.axi.ARREGION @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARQOS <= argRouteRvm_3.axi.ARQOS @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARPROT <= argRouteRvm_3.axi.ARPROT @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARCACHE <= argRouteRvm_3.axi.ARCACHE @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARLOCK <= argRouteRvm_3.axi.ARLOCK @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARBURST <= argRouteRvm_3.axi.ARBURST @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARSIZE <= argRouteRvm_3.axi.ARSIZE @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARLEN <= argRouteRvm_3.axi.ARLEN @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARADDR <= argRouteRvm_3.axi.ARADDR @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARID <= argRouteRvm_3.axi.ARID @[syncSide.scala 69:45]
    io.axi_full_argRoute[3].ARVALID <= argRouteRvm_3.axi.ARVALID @[syncSide.scala 69:45]
    argRouteRvm_3.axi.ARREADY <= io.axi_full_argRoute[3].ARREADY @[syncSide.scala 69:45]
    argRouteRvm_3.io.read.address <= argRouteServers_3.io.read_address @[syncSide.scala 70:45]
    argRouteServers_3.io.read_data <= argRouteRvm_3.io.read.data @[syncSide.scala 71:45]
    argRouteRvm_3.io.write.address <= argRouteServers_3.io.write_address @[syncSide.scala 72:45]
    argRouteRvm_3.io.write.data <= argRouteServers_3.io.write_data @[syncSide.scala 73:45]
    argRouteServers_3.io.connNetwork <= argSide.io.connVAS[3] @[syncSide.scala 74:45]
    argRouteServers_3.io.connStealNtw <= connStealNtw[3] @[syncSide.scala 75:45]
    argRouteRvmReadOnly_3.axi.BRESP <= io.axi_full_argRoute[7].BRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.BID <= io.axi_full_argRoute[7].BID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.BVALID <= io.axi_full_argRoute[7].BVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].BREADY <= argRouteRvmReadOnly_3.axi.BREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].WLAST <= argRouteRvmReadOnly_3.axi.WLAST @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].WSTRB <= argRouteRvmReadOnly_3.axi.WSTRB @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].WDATA <= argRouteRvmReadOnly_3.axi.WDATA @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].WID <= argRouteRvmReadOnly_3.axi.WID @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].WVALID <= argRouteRvmReadOnly_3.axi.WVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.WREADY <= io.axi_full_argRoute[7].WREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWREGION <= argRouteRvmReadOnly_3.axi.AWREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWQOS <= argRouteRvmReadOnly_3.axi.AWQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWPROT <= argRouteRvmReadOnly_3.axi.AWPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWCACHE <= argRouteRvmReadOnly_3.axi.AWCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWLOCK <= argRouteRvmReadOnly_3.axi.AWLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWBURST <= argRouteRvmReadOnly_3.axi.AWBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWSIZE <= argRouteRvmReadOnly_3.axi.AWSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWLEN <= argRouteRvmReadOnly_3.axi.AWLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWADDR <= argRouteRvmReadOnly_3.axi.AWADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWID <= argRouteRvmReadOnly_3.axi.AWID @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].AWVALID <= argRouteRvmReadOnly_3.axi.AWVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.AWREADY <= io.axi_full_argRoute[7].AWREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.RLAST <= io.axi_full_argRoute[7].RLAST @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.RRESP <= io.axi_full_argRoute[7].RRESP @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.RDATA <= io.axi_full_argRoute[7].RDATA @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.RID <= io.axi_full_argRoute[7].RID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.RVALID <= io.axi_full_argRoute[7].RVALID @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].RREADY <= argRouteRvmReadOnly_3.axi.RREADY @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARREGION <= argRouteRvmReadOnly_3.axi.ARREGION @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARQOS <= argRouteRvmReadOnly_3.axi.ARQOS @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARPROT <= argRouteRvmReadOnly_3.axi.ARPROT @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARCACHE <= argRouteRvmReadOnly_3.axi.ARCACHE @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARLOCK <= argRouteRvmReadOnly_3.axi.ARLOCK @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARBURST <= argRouteRvmReadOnly_3.axi.ARBURST @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARSIZE <= argRouteRvmReadOnly_3.axi.ARSIZE @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARLEN <= argRouteRvmReadOnly_3.axi.ARLEN @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARADDR <= argRouteRvmReadOnly_3.axi.ARADDR @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARID <= argRouteRvmReadOnly_3.axi.ARID @[syncSide.scala 77:55]
    io.axi_full_argRoute[7].ARVALID <= argRouteRvmReadOnly_3.axi.ARVALID @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.axi.ARREADY <= io.axi_full_argRoute[7].ARREADY @[syncSide.scala 77:55]
    argRouteRvmReadOnly_3.io.read.address <= argRouteServers_3.io.read_address_task @[syncSide.scala 78:53]
    argRouteServers_3.io.read_data_task <= argRouteRvmReadOnly_3.io.read.data @[syncSide.scala 79:53]
    argSide.io.connPE[0].bits <= io.addrIn[0].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[0].valid <= io.addrIn[0].TVALID @[syncSide.scala 83:30]
    io.addrIn[0].TREADY <= argSide.io.connPE[0].ready @[syncSide.scala 83:30]
    argSide.io.connPE[1].bits <= io.addrIn[1].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[1].valid <= io.addrIn[1].TVALID @[syncSide.scala 83:30]
    io.addrIn[1].TREADY <= argSide.io.connPE[1].ready @[syncSide.scala 83:30]
    argSide.io.connPE[2].bits <= io.addrIn[2].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[2].valid <= io.addrIn[2].TVALID @[syncSide.scala 83:30]
    io.addrIn[2].TREADY <= argSide.io.connPE[2].ready @[syncSide.scala 83:30]
    argSide.io.connPE[3].bits <= io.addrIn[3].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[3].valid <= io.addrIn[3].TVALID @[syncSide.scala 83:30]
    io.addrIn[3].TREADY <= argSide.io.connPE[3].ready @[syncSide.scala 83:30]
    argSide.io.connPE[4].bits <= io.addrIn[4].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[4].valid <= io.addrIn[4].TVALID @[syncSide.scala 83:30]
    io.addrIn[4].TREADY <= argSide.io.connPE[4].ready @[syncSide.scala 83:30]
    argSide.io.connPE[5].bits <= io.addrIn[5].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[5].valid <= io.addrIn[5].TVALID @[syncSide.scala 83:30]
    io.addrIn[5].TREADY <= argSide.io.connPE[5].ready @[syncSide.scala 83:30]
    argSide.io.connPE[6].bits <= io.addrIn[6].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[6].valid <= io.addrIn[6].TVALID @[syncSide.scala 83:30]
    io.addrIn[6].TREADY <= argSide.io.connPE[6].ready @[syncSide.scala 83:30]
    argSide.io.connPE[7].bits <= io.addrIn[7].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[7].valid <= io.addrIn[7].TVALID @[syncSide.scala 83:30]
    io.addrIn[7].TREADY <= argSide.io.connPE[7].ready @[syncSide.scala 83:30]
    argSide.io.connPE[8].bits <= io.addrIn[8].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[8].valid <= io.addrIn[8].TVALID @[syncSide.scala 83:30]
    io.addrIn[8].TREADY <= argSide.io.connPE[8].ready @[syncSide.scala 83:30]
    argSide.io.connPE[9].bits <= io.addrIn[9].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[9].valid <= io.addrIn[9].TVALID @[syncSide.scala 83:30]
    io.addrIn[9].TREADY <= argSide.io.connPE[9].ready @[syncSide.scala 83:30]
    argSide.io.connPE[10].bits <= io.addrIn[10].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[10].valid <= io.addrIn[10].TVALID @[syncSide.scala 83:30]
    io.addrIn[10].TREADY <= argSide.io.connPE[10].ready @[syncSide.scala 83:30]
    argSide.io.connPE[11].bits <= io.addrIn[11].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[11].valid <= io.addrIn[11].TVALID @[syncSide.scala 83:30]
    io.addrIn[11].TREADY <= argSide.io.connPE[11].ready @[syncSide.scala 83:30]
    argSide.io.connPE[12].bits <= io.addrIn[12].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[12].valid <= io.addrIn[12].TVALID @[syncSide.scala 83:30]
    io.addrIn[12].TREADY <= argSide.io.connPE[12].ready @[syncSide.scala 83:30]
    argSide.io.connPE[13].bits <= io.addrIn[13].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[13].valid <= io.addrIn[13].TVALID @[syncSide.scala 83:30]
    io.addrIn[13].TREADY <= argSide.io.connPE[13].ready @[syncSide.scala 83:30]
    argSide.io.connPE[14].bits <= io.addrIn[14].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[14].valid <= io.addrIn[14].TVALID @[syncSide.scala 83:30]
    io.addrIn[14].TREADY <= argSide.io.connPE[14].ready @[syncSide.scala 83:30]
    argSide.io.connPE[15].bits <= io.addrIn[15].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[15].valid <= io.addrIn[15].TVALID @[syncSide.scala 83:30]
    io.addrIn[15].TREADY <= argSide.io.connPE[15].ready @[syncSide.scala 83:30]
    argSide.io.connPE[16].bits <= io.addrIn[16].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[16].valid <= io.addrIn[16].TVALID @[syncSide.scala 83:30]
    io.addrIn[16].TREADY <= argSide.io.connPE[16].ready @[syncSide.scala 83:30]
    argSide.io.connPE[17].bits <= io.addrIn[17].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[17].valid <= io.addrIn[17].TVALID @[syncSide.scala 83:30]
    io.addrIn[17].TREADY <= argSide.io.connPE[17].ready @[syncSide.scala 83:30]
    argSide.io.connPE[18].bits <= io.addrIn[18].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[18].valid <= io.addrIn[18].TVALID @[syncSide.scala 83:30]
    io.addrIn[18].TREADY <= argSide.io.connPE[18].ready @[syncSide.scala 83:30]
    argSide.io.connPE[19].bits <= io.addrIn[19].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[19].valid <= io.addrIn[19].TVALID @[syncSide.scala 83:30]
    io.addrIn[19].TREADY <= argSide.io.connPE[19].ready @[syncSide.scala 83:30]
    argSide.io.connPE[20].bits <= io.addrIn[20].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[20].valid <= io.addrIn[20].TVALID @[syncSide.scala 83:30]
    io.addrIn[20].TREADY <= argSide.io.connPE[20].ready @[syncSide.scala 83:30]
    argSide.io.connPE[21].bits <= io.addrIn[21].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[21].valid <= io.addrIn[21].TVALID @[syncSide.scala 83:30]
    io.addrIn[21].TREADY <= argSide.io.connPE[21].ready @[syncSide.scala 83:30]
    argSide.io.connPE[22].bits <= io.addrIn[22].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[22].valid <= io.addrIn[22].TVALID @[syncSide.scala 83:30]
    io.addrIn[22].TREADY <= argSide.io.connPE[22].ready @[syncSide.scala 83:30]
    argSide.io.connPE[23].bits <= io.addrIn[23].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[23].valid <= io.addrIn[23].TVALID @[syncSide.scala 83:30]
    io.addrIn[23].TREADY <= argSide.io.connPE[23].ready @[syncSide.scala 83:30]
    argSide.io.connPE[24].bits <= io.addrIn[24].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[24].valid <= io.addrIn[24].TVALID @[syncSide.scala 83:30]
    io.addrIn[24].TREADY <= argSide.io.connPE[24].ready @[syncSide.scala 83:30]
    argSide.io.connPE[25].bits <= io.addrIn[25].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[25].valid <= io.addrIn[25].TVALID @[syncSide.scala 83:30]
    io.addrIn[25].TREADY <= argSide.io.connPE[25].ready @[syncSide.scala 83:30]
    argSide.io.connPE[26].bits <= io.addrIn[26].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[26].valid <= io.addrIn[26].TVALID @[syncSide.scala 83:30]
    io.addrIn[26].TREADY <= argSide.io.connPE[26].ready @[syncSide.scala 83:30]
    argSide.io.connPE[27].bits <= io.addrIn[27].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[27].valid <= io.addrIn[27].TVALID @[syncSide.scala 83:30]
    io.addrIn[27].TREADY <= argSide.io.connPE[27].ready @[syncSide.scala 83:30]
    argSide.io.connPE[28].bits <= io.addrIn[28].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[28].valid <= io.addrIn[28].TVALID @[syncSide.scala 83:30]
    io.addrIn[28].TREADY <= argSide.io.connPE[28].ready @[syncSide.scala 83:30]
    argSide.io.connPE[29].bits <= io.addrIn[29].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[29].valid <= io.addrIn[29].TVALID @[syncSide.scala 83:30]
    io.addrIn[29].TREADY <= argSide.io.connPE[29].ready @[syncSide.scala 83:30]
    argSide.io.connPE[30].bits <= io.addrIn[30].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[30].valid <= io.addrIn[30].TVALID @[syncSide.scala 83:30]
    io.addrIn[30].TREADY <= argSide.io.connPE[30].ready @[syncSide.scala 83:30]
    argSide.io.connPE[31].bits <= io.addrIn[31].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[31].valid <= io.addrIn[31].TVALID @[syncSide.scala 83:30]
    io.addrIn[31].TREADY <= argSide.io.connPE[31].ready @[syncSide.scala 83:30]
    argSide.io.connPE[32].bits <= io.addrIn[32].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[32].valid <= io.addrIn[32].TVALID @[syncSide.scala 83:30]
    io.addrIn[32].TREADY <= argSide.io.connPE[32].ready @[syncSide.scala 83:30]
    argSide.io.connPE[33].bits <= io.addrIn[33].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[33].valid <= io.addrIn[33].TVALID @[syncSide.scala 83:30]
    io.addrIn[33].TREADY <= argSide.io.connPE[33].ready @[syncSide.scala 83:30]
    argSide.io.connPE[34].bits <= io.addrIn[34].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[34].valid <= io.addrIn[34].TVALID @[syncSide.scala 83:30]
    io.addrIn[34].TREADY <= argSide.io.connPE[34].ready @[syncSide.scala 83:30]
    argSide.io.connPE[35].bits <= io.addrIn[35].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[35].valid <= io.addrIn[35].TVALID @[syncSide.scala 83:30]
    io.addrIn[35].TREADY <= argSide.io.connPE[35].ready @[syncSide.scala 83:30]
    argSide.io.connPE[36].bits <= io.addrIn[36].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[36].valid <= io.addrIn[36].TVALID @[syncSide.scala 83:30]
    io.addrIn[36].TREADY <= argSide.io.connPE[36].ready @[syncSide.scala 83:30]
    argSide.io.connPE[37].bits <= io.addrIn[37].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[37].valid <= io.addrIn[37].TVALID @[syncSide.scala 83:30]
    io.addrIn[37].TREADY <= argSide.io.connPE[37].ready @[syncSide.scala 83:30]
    argSide.io.connPE[38].bits <= io.addrIn[38].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[38].valid <= io.addrIn[38].TVALID @[syncSide.scala 83:30]
    io.addrIn[38].TREADY <= argSide.io.connPE[38].ready @[syncSide.scala 83:30]
    argSide.io.connPE[39].bits <= io.addrIn[39].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[39].valid <= io.addrIn[39].TVALID @[syncSide.scala 83:30]
    io.addrIn[39].TREADY <= argSide.io.connPE[39].ready @[syncSide.scala 83:30]
    argSide.io.connPE[40].bits <= io.addrIn[40].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[40].valid <= io.addrIn[40].TVALID @[syncSide.scala 83:30]
    io.addrIn[40].TREADY <= argSide.io.connPE[40].ready @[syncSide.scala 83:30]
    argSide.io.connPE[41].bits <= io.addrIn[41].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[41].valid <= io.addrIn[41].TVALID @[syncSide.scala 83:30]
    io.addrIn[41].TREADY <= argSide.io.connPE[41].ready @[syncSide.scala 83:30]
    argSide.io.connPE[42].bits <= io.addrIn[42].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[42].valid <= io.addrIn[42].TVALID @[syncSide.scala 83:30]
    io.addrIn[42].TREADY <= argSide.io.connPE[42].ready @[syncSide.scala 83:30]
    argSide.io.connPE[43].bits <= io.addrIn[43].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[43].valid <= io.addrIn[43].TVALID @[syncSide.scala 83:30]
    io.addrIn[43].TREADY <= argSide.io.connPE[43].ready @[syncSide.scala 83:30]
    argSide.io.connPE[44].bits <= io.addrIn[44].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[44].valid <= io.addrIn[44].TVALID @[syncSide.scala 83:30]
    io.addrIn[44].TREADY <= argSide.io.connPE[44].ready @[syncSide.scala 83:30]
    argSide.io.connPE[45].bits <= io.addrIn[45].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[45].valid <= io.addrIn[45].TVALID @[syncSide.scala 83:30]
    io.addrIn[45].TREADY <= argSide.io.connPE[45].ready @[syncSide.scala 83:30]
    argSide.io.connPE[46].bits <= io.addrIn[46].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[46].valid <= io.addrIn[46].TVALID @[syncSide.scala 83:30]
    io.addrIn[46].TREADY <= argSide.io.connPE[46].ready @[syncSide.scala 83:30]
    argSide.io.connPE[47].bits <= io.addrIn[47].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[47].valid <= io.addrIn[47].TVALID @[syncSide.scala 83:30]
    io.addrIn[47].TREADY <= argSide.io.connPE[47].ready @[syncSide.scala 83:30]
    argSide.io.connPE[48].bits <= io.addrIn[48].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[48].valid <= io.addrIn[48].TVALID @[syncSide.scala 83:30]
    io.addrIn[48].TREADY <= argSide.io.connPE[48].ready @[syncSide.scala 83:30]
    argSide.io.connPE[49].bits <= io.addrIn[49].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[49].valid <= io.addrIn[49].TVALID @[syncSide.scala 83:30]
    io.addrIn[49].TREADY <= argSide.io.connPE[49].ready @[syncSide.scala 83:30]
    argSide.io.connPE[50].bits <= io.addrIn[50].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[50].valid <= io.addrIn[50].TVALID @[syncSide.scala 83:30]
    io.addrIn[50].TREADY <= argSide.io.connPE[50].ready @[syncSide.scala 83:30]
    argSide.io.connPE[51].bits <= io.addrIn[51].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[51].valid <= io.addrIn[51].TVALID @[syncSide.scala 83:30]
    io.addrIn[51].TREADY <= argSide.io.connPE[51].ready @[syncSide.scala 83:30]
    argSide.io.connPE[52].bits <= io.addrIn[52].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[52].valid <= io.addrIn[52].TVALID @[syncSide.scala 83:30]
    io.addrIn[52].TREADY <= argSide.io.connPE[52].ready @[syncSide.scala 83:30]
    argSide.io.connPE[53].bits <= io.addrIn[53].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[53].valid <= io.addrIn[53].TVALID @[syncSide.scala 83:30]
    io.addrIn[53].TREADY <= argSide.io.connPE[53].ready @[syncSide.scala 83:30]
    argSide.io.connPE[54].bits <= io.addrIn[54].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[54].valid <= io.addrIn[54].TVALID @[syncSide.scala 83:30]
    io.addrIn[54].TREADY <= argSide.io.connPE[54].ready @[syncSide.scala 83:30]
    argSide.io.connPE[55].bits <= io.addrIn[55].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[55].valid <= io.addrIn[55].TVALID @[syncSide.scala 83:30]
    io.addrIn[55].TREADY <= argSide.io.connPE[55].ready @[syncSide.scala 83:30]
    argSide.io.connPE[56].bits <= io.addrIn[56].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[56].valid <= io.addrIn[56].TVALID @[syncSide.scala 83:30]
    io.addrIn[56].TREADY <= argSide.io.connPE[56].ready @[syncSide.scala 83:30]
    argSide.io.connPE[57].bits <= io.addrIn[57].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[57].valid <= io.addrIn[57].TVALID @[syncSide.scala 83:30]
    io.addrIn[57].TREADY <= argSide.io.connPE[57].ready @[syncSide.scala 83:30]
    argSide.io.connPE[58].bits <= io.addrIn[58].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[58].valid <= io.addrIn[58].TVALID @[syncSide.scala 83:30]
    io.addrIn[58].TREADY <= argSide.io.connPE[58].ready @[syncSide.scala 83:30]
    argSide.io.connPE[59].bits <= io.addrIn[59].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[59].valid <= io.addrIn[59].TVALID @[syncSide.scala 83:30]
    io.addrIn[59].TREADY <= argSide.io.connPE[59].ready @[syncSide.scala 83:30]
    argSide.io.connPE[60].bits <= io.addrIn[60].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[60].valid <= io.addrIn[60].TVALID @[syncSide.scala 83:30]
    io.addrIn[60].TREADY <= argSide.io.connPE[60].ready @[syncSide.scala 83:30]
    argSide.io.connPE[61].bits <= io.addrIn[61].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[61].valid <= io.addrIn[61].TVALID @[syncSide.scala 83:30]
    io.addrIn[61].TREADY <= argSide.io.connPE[61].ready @[syncSide.scala 83:30]
    argSide.io.connPE[62].bits <= io.addrIn[62].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[62].valid <= io.addrIn[62].TVALID @[syncSide.scala 83:30]
    io.addrIn[62].TREADY <= argSide.io.connPE[62].ready @[syncSide.scala 83:30]
    argSide.io.connPE[63].bits <= io.addrIn[63].TDATA @[syncSide.scala 83:30]
    argSide.io.connPE[63].valid <= io.addrIn[63].TVALID @[syncSide.scala 83:30]
    io.addrIn[63].TREADY <= argSide.io.connPE[63].ready @[syncSide.scala 83:30]

  module stealNetworkDataUnit_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_64 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_65 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_66 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_67 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_68 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_69 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_70 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_71 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkDataUnit_72 :
    input clock : Clock
    input reset : Reset
    output io : { flip taskIn : UInt<128>, taskOut : UInt<128>, flip validIn : UInt<1>, validOut : UInt<1>, connSS : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, occupied : UInt<1>}

    reg taskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealNetworkDataUnit.scala 32:33]
    reg validReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkDataUnit.scala 33:33]
    io.connSS.qOutTask.ready <= UInt<1>("h0") @[stealNetworkDataUnit.scala 41:30]
    io.connSS.availableTask.bits <= UInt<1>("h0") @[stealNetworkDataUnit.scala 42:35]
    io.connSS.availableTask.valid <= UInt<1>("h0") @[stealNetworkDataUnit.scala 43:35]
    node _T = and(io.connSS.availableTask.ready, io.validIn) @[stealNetworkDataUnit.scala 45:40]
    when _T : @[stealNetworkDataUnit.scala 45:54]
      validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 46:37]
      taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 47:37]
      io.connSS.availableTask.valid <= UInt<1>("h1") @[stealNetworkDataUnit.scala 48:37]
      io.connSS.availableTask.bits <= io.taskIn @[stealNetworkDataUnit.scala 49:37]
    else :
      node _T_1 = not(io.validIn) @[stealNetworkDataUnit.scala 50:44]
      node _T_2 = and(io.connSS.qOutTask.valid, _T_1) @[stealNetworkDataUnit.scala 50:41]
      when _T_2 : @[stealNetworkDataUnit.scala 50:56]
        validReg <= UInt<1>("h1") @[stealNetworkDataUnit.scala 51:32]
        taskReg <= io.connSS.qOutTask.bits @[stealNetworkDataUnit.scala 52:32]
        io.connSS.qOutTask.ready <= UInt<1>("h1") @[stealNetworkDataUnit.scala 53:32]
      else :
        when io.validIn : @[stealNetworkDataUnit.scala 54:27]
          validReg <= io.validIn @[stealNetworkDataUnit.scala 55:19]
          taskReg <= io.taskIn @[stealNetworkDataUnit.scala 56:19]
        else :
          validReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 58:22]
          taskReg <= UInt<1>("h0") @[stealNetworkDataUnit.scala 59:22]
    io.taskOut <= taskReg @[stealNetworkDataUnit.scala 63:25]
    io.validOut <= validReg @[stealNetworkDataUnit.scala 64:25]
    io.occupied <= validReg @[stealNetworkDataUnit.scala 65:25]

  module stealNetworkCtrlUnit_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_64 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_65 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_66 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_67 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_68 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_69 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_70 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_71 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetworkCtrlUnit_72 :
    input clock : Clock
    input reset : Reset
    output io : { flip reqTaskIn : UInt<1>, reqTaskOut : UInt<1>, connSS : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}}

    reg stealReqReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealNetworkCtrlUnit.scala 20:28]
    when io.connSS.stealReq.valid : @[stealNetworkCtrlUnit.scala 22:33]
      io.reqTaskOut <= UInt<1>("h1") @[stealNetworkCtrlUnit.scala 23:19]
    else :
      when io.connSS.serveStealReq.valid : @[stealNetworkCtrlUnit.scala 24:44]
        io.reqTaskOut <= UInt<1>("h0") @[stealNetworkCtrlUnit.scala 25:19]
      else :
        io.reqTaskOut <= stealReqReg @[stealNetworkCtrlUnit.scala 27:19]
    node _io_connSS_stealReq_ready_T = not(stealReqReg) @[stealNetworkCtrlUnit.scala 30:36]
    io.connSS.stealReq.ready <= _io_connSS_stealReq_ready_T @[stealNetworkCtrlUnit.scala 30:33]
    io.connSS.serveStealReq.ready <= stealReqReg @[stealNetworkCtrlUnit.scala 31:33]
    stealReqReg <= io.reqTaskIn @[stealNetworkCtrlUnit.scala 32:33]

  module stealNetwork_1 :
    input clock : Clock
    input reset : Reset
    output io : { connSS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}[36], ntwDataUnitOccupancyVSS : UInt<1>[4]}

    inst dataUnits_0 of stealNetworkDataUnit_37 @[stealNetwork.scala 23:42]
    dataUnits_0.clock <= clock
    dataUnits_0.reset <= reset
    inst dataUnits_1 of stealNetworkDataUnit_38 @[stealNetwork.scala 23:42]
    dataUnits_1.clock <= clock
    dataUnits_1.reset <= reset
    inst dataUnits_2 of stealNetworkDataUnit_39 @[stealNetwork.scala 23:42]
    dataUnits_2.clock <= clock
    dataUnits_2.reset <= reset
    inst dataUnits_3 of stealNetworkDataUnit_40 @[stealNetwork.scala 23:42]
    dataUnits_3.clock <= clock
    dataUnits_3.reset <= reset
    inst dataUnits_4 of stealNetworkDataUnit_41 @[stealNetwork.scala 23:42]
    dataUnits_4.clock <= clock
    dataUnits_4.reset <= reset
    inst dataUnits_5 of stealNetworkDataUnit_42 @[stealNetwork.scala 23:42]
    dataUnits_5.clock <= clock
    dataUnits_5.reset <= reset
    inst dataUnits_6 of stealNetworkDataUnit_43 @[stealNetwork.scala 23:42]
    dataUnits_6.clock <= clock
    dataUnits_6.reset <= reset
    inst dataUnits_7 of stealNetworkDataUnit_44 @[stealNetwork.scala 23:42]
    dataUnits_7.clock <= clock
    dataUnits_7.reset <= reset
    inst dataUnits_8 of stealNetworkDataUnit_45 @[stealNetwork.scala 23:42]
    dataUnits_8.clock <= clock
    dataUnits_8.reset <= reset
    inst dataUnits_9 of stealNetworkDataUnit_46 @[stealNetwork.scala 23:42]
    dataUnits_9.clock <= clock
    dataUnits_9.reset <= reset
    inst dataUnits_10 of stealNetworkDataUnit_47 @[stealNetwork.scala 23:42]
    dataUnits_10.clock <= clock
    dataUnits_10.reset <= reset
    inst dataUnits_11 of stealNetworkDataUnit_48 @[stealNetwork.scala 23:42]
    dataUnits_11.clock <= clock
    dataUnits_11.reset <= reset
    inst dataUnits_12 of stealNetworkDataUnit_49 @[stealNetwork.scala 23:42]
    dataUnits_12.clock <= clock
    dataUnits_12.reset <= reset
    inst dataUnits_13 of stealNetworkDataUnit_50 @[stealNetwork.scala 23:42]
    dataUnits_13.clock <= clock
    dataUnits_13.reset <= reset
    inst dataUnits_14 of stealNetworkDataUnit_51 @[stealNetwork.scala 23:42]
    dataUnits_14.clock <= clock
    dataUnits_14.reset <= reset
    inst dataUnits_15 of stealNetworkDataUnit_52 @[stealNetwork.scala 23:42]
    dataUnits_15.clock <= clock
    dataUnits_15.reset <= reset
    inst dataUnits_16 of stealNetworkDataUnit_53 @[stealNetwork.scala 23:42]
    dataUnits_16.clock <= clock
    dataUnits_16.reset <= reset
    inst dataUnits_17 of stealNetworkDataUnit_54 @[stealNetwork.scala 23:42]
    dataUnits_17.clock <= clock
    dataUnits_17.reset <= reset
    inst dataUnits_18 of stealNetworkDataUnit_55 @[stealNetwork.scala 23:42]
    dataUnits_18.clock <= clock
    dataUnits_18.reset <= reset
    inst dataUnits_19 of stealNetworkDataUnit_56 @[stealNetwork.scala 23:42]
    dataUnits_19.clock <= clock
    dataUnits_19.reset <= reset
    inst dataUnits_20 of stealNetworkDataUnit_57 @[stealNetwork.scala 23:42]
    dataUnits_20.clock <= clock
    dataUnits_20.reset <= reset
    inst dataUnits_21 of stealNetworkDataUnit_58 @[stealNetwork.scala 23:42]
    dataUnits_21.clock <= clock
    dataUnits_21.reset <= reset
    inst dataUnits_22 of stealNetworkDataUnit_59 @[stealNetwork.scala 23:42]
    dataUnits_22.clock <= clock
    dataUnits_22.reset <= reset
    inst dataUnits_23 of stealNetworkDataUnit_60 @[stealNetwork.scala 23:42]
    dataUnits_23.clock <= clock
    dataUnits_23.reset <= reset
    inst dataUnits_24 of stealNetworkDataUnit_61 @[stealNetwork.scala 23:42]
    dataUnits_24.clock <= clock
    dataUnits_24.reset <= reset
    inst dataUnits_25 of stealNetworkDataUnit_62 @[stealNetwork.scala 23:42]
    dataUnits_25.clock <= clock
    dataUnits_25.reset <= reset
    inst dataUnits_26 of stealNetworkDataUnit_63 @[stealNetwork.scala 23:42]
    dataUnits_26.clock <= clock
    dataUnits_26.reset <= reset
    inst dataUnits_27 of stealNetworkDataUnit_64 @[stealNetwork.scala 23:42]
    dataUnits_27.clock <= clock
    dataUnits_27.reset <= reset
    inst dataUnits_28 of stealNetworkDataUnit_65 @[stealNetwork.scala 23:42]
    dataUnits_28.clock <= clock
    dataUnits_28.reset <= reset
    inst dataUnits_29 of stealNetworkDataUnit_66 @[stealNetwork.scala 23:42]
    dataUnits_29.clock <= clock
    dataUnits_29.reset <= reset
    inst dataUnits_30 of stealNetworkDataUnit_67 @[stealNetwork.scala 23:42]
    dataUnits_30.clock <= clock
    dataUnits_30.reset <= reset
    inst dataUnits_31 of stealNetworkDataUnit_68 @[stealNetwork.scala 23:42]
    dataUnits_31.clock <= clock
    dataUnits_31.reset <= reset
    inst dataUnits_32 of stealNetworkDataUnit_69 @[stealNetwork.scala 23:42]
    dataUnits_32.clock <= clock
    dataUnits_32.reset <= reset
    inst dataUnits_33 of stealNetworkDataUnit_70 @[stealNetwork.scala 23:42]
    dataUnits_33.clock <= clock
    dataUnits_33.reset <= reset
    inst dataUnits_34 of stealNetworkDataUnit_71 @[stealNetwork.scala 23:42]
    dataUnits_34.clock <= clock
    dataUnits_34.reset <= reset
    inst dataUnits_35 of stealNetworkDataUnit_72 @[stealNetwork.scala 23:42]
    dataUnits_35.clock <= clock
    dataUnits_35.reset <= reset
    inst ctrlunits_0 of stealNetworkCtrlUnit_37 @[stealNetwork.scala 25:42]
    ctrlunits_0.clock <= clock
    ctrlunits_0.reset <= reset
    inst ctrlunits_1 of stealNetworkCtrlUnit_38 @[stealNetwork.scala 25:42]
    ctrlunits_1.clock <= clock
    ctrlunits_1.reset <= reset
    inst ctrlunits_2 of stealNetworkCtrlUnit_39 @[stealNetwork.scala 25:42]
    ctrlunits_2.clock <= clock
    ctrlunits_2.reset <= reset
    inst ctrlunits_3 of stealNetworkCtrlUnit_40 @[stealNetwork.scala 25:42]
    ctrlunits_3.clock <= clock
    ctrlunits_3.reset <= reset
    inst ctrlunits_4 of stealNetworkCtrlUnit_41 @[stealNetwork.scala 25:42]
    ctrlunits_4.clock <= clock
    ctrlunits_4.reset <= reset
    inst ctrlunits_5 of stealNetworkCtrlUnit_42 @[stealNetwork.scala 25:42]
    ctrlunits_5.clock <= clock
    ctrlunits_5.reset <= reset
    inst ctrlunits_6 of stealNetworkCtrlUnit_43 @[stealNetwork.scala 25:42]
    ctrlunits_6.clock <= clock
    ctrlunits_6.reset <= reset
    inst ctrlunits_7 of stealNetworkCtrlUnit_44 @[stealNetwork.scala 25:42]
    ctrlunits_7.clock <= clock
    ctrlunits_7.reset <= reset
    inst ctrlunits_8 of stealNetworkCtrlUnit_45 @[stealNetwork.scala 25:42]
    ctrlunits_8.clock <= clock
    ctrlunits_8.reset <= reset
    inst ctrlunits_9 of stealNetworkCtrlUnit_46 @[stealNetwork.scala 25:42]
    ctrlunits_9.clock <= clock
    ctrlunits_9.reset <= reset
    inst ctrlunits_10 of stealNetworkCtrlUnit_47 @[stealNetwork.scala 25:42]
    ctrlunits_10.clock <= clock
    ctrlunits_10.reset <= reset
    inst ctrlunits_11 of stealNetworkCtrlUnit_48 @[stealNetwork.scala 25:42]
    ctrlunits_11.clock <= clock
    ctrlunits_11.reset <= reset
    inst ctrlunits_12 of stealNetworkCtrlUnit_49 @[stealNetwork.scala 25:42]
    ctrlunits_12.clock <= clock
    ctrlunits_12.reset <= reset
    inst ctrlunits_13 of stealNetworkCtrlUnit_50 @[stealNetwork.scala 25:42]
    ctrlunits_13.clock <= clock
    ctrlunits_13.reset <= reset
    inst ctrlunits_14 of stealNetworkCtrlUnit_51 @[stealNetwork.scala 25:42]
    ctrlunits_14.clock <= clock
    ctrlunits_14.reset <= reset
    inst ctrlunits_15 of stealNetworkCtrlUnit_52 @[stealNetwork.scala 25:42]
    ctrlunits_15.clock <= clock
    ctrlunits_15.reset <= reset
    inst ctrlunits_16 of stealNetworkCtrlUnit_53 @[stealNetwork.scala 25:42]
    ctrlunits_16.clock <= clock
    ctrlunits_16.reset <= reset
    inst ctrlunits_17 of stealNetworkCtrlUnit_54 @[stealNetwork.scala 25:42]
    ctrlunits_17.clock <= clock
    ctrlunits_17.reset <= reset
    inst ctrlunits_18 of stealNetworkCtrlUnit_55 @[stealNetwork.scala 25:42]
    ctrlunits_18.clock <= clock
    ctrlunits_18.reset <= reset
    inst ctrlunits_19 of stealNetworkCtrlUnit_56 @[stealNetwork.scala 25:42]
    ctrlunits_19.clock <= clock
    ctrlunits_19.reset <= reset
    inst ctrlunits_20 of stealNetworkCtrlUnit_57 @[stealNetwork.scala 25:42]
    ctrlunits_20.clock <= clock
    ctrlunits_20.reset <= reset
    inst ctrlunits_21 of stealNetworkCtrlUnit_58 @[stealNetwork.scala 25:42]
    ctrlunits_21.clock <= clock
    ctrlunits_21.reset <= reset
    inst ctrlunits_22 of stealNetworkCtrlUnit_59 @[stealNetwork.scala 25:42]
    ctrlunits_22.clock <= clock
    ctrlunits_22.reset <= reset
    inst ctrlunits_23 of stealNetworkCtrlUnit_60 @[stealNetwork.scala 25:42]
    ctrlunits_23.clock <= clock
    ctrlunits_23.reset <= reset
    inst ctrlunits_24 of stealNetworkCtrlUnit_61 @[stealNetwork.scala 25:42]
    ctrlunits_24.clock <= clock
    ctrlunits_24.reset <= reset
    inst ctrlunits_25 of stealNetworkCtrlUnit_62 @[stealNetwork.scala 25:42]
    ctrlunits_25.clock <= clock
    ctrlunits_25.reset <= reset
    inst ctrlunits_26 of stealNetworkCtrlUnit_63 @[stealNetwork.scala 25:42]
    ctrlunits_26.clock <= clock
    ctrlunits_26.reset <= reset
    inst ctrlunits_27 of stealNetworkCtrlUnit_64 @[stealNetwork.scala 25:42]
    ctrlunits_27.clock <= clock
    ctrlunits_27.reset <= reset
    inst ctrlunits_28 of stealNetworkCtrlUnit_65 @[stealNetwork.scala 25:42]
    ctrlunits_28.clock <= clock
    ctrlunits_28.reset <= reset
    inst ctrlunits_29 of stealNetworkCtrlUnit_66 @[stealNetwork.scala 25:42]
    ctrlunits_29.clock <= clock
    ctrlunits_29.reset <= reset
    inst ctrlunits_30 of stealNetworkCtrlUnit_67 @[stealNetwork.scala 25:42]
    ctrlunits_30.clock <= clock
    ctrlunits_30.reset <= reset
    inst ctrlunits_31 of stealNetworkCtrlUnit_68 @[stealNetwork.scala 25:42]
    ctrlunits_31.clock <= clock
    ctrlunits_31.reset <= reset
    inst ctrlunits_32 of stealNetworkCtrlUnit_69 @[stealNetwork.scala 25:42]
    ctrlunits_32.clock <= clock
    ctrlunits_32.reset <= reset
    inst ctrlunits_33 of stealNetworkCtrlUnit_70 @[stealNetwork.scala 25:42]
    ctrlunits_33.clock <= clock
    ctrlunits_33.reset <= reset
    inst ctrlunits_34 of stealNetworkCtrlUnit_71 @[stealNetwork.scala 25:42]
    ctrlunits_34.clock <= clock
    ctrlunits_34.reset <= reset
    inst ctrlunits_35 of stealNetworkCtrlUnit_72 @[stealNetwork.scala 25:42]
    ctrlunits_35.clock <= clock
    ctrlunits_35.reset <= reset
    dataUnits_1.io.taskIn <= dataUnits_0.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_1.io.validIn <= dataUnits_0.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_1.io.connSS.qOutTask <= io.connSS[1].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[1].data.availableTask.bits <= dataUnits_1.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[1].data.availableTask.valid <= dataUnits_1.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_1.io.connSS.availableTask.ready <= io.connSS[1].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_2.io.taskIn <= dataUnits_1.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_2.io.validIn <= dataUnits_1.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_2.io.connSS.qOutTask <= io.connSS[2].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[2].data.availableTask.bits <= dataUnits_2.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[2].data.availableTask.valid <= dataUnits_2.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_2.io.connSS.availableTask.ready <= io.connSS[2].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_3.io.taskIn <= dataUnits_2.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_3.io.validIn <= dataUnits_2.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_3.io.connSS.qOutTask <= io.connSS[3].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[3].data.availableTask.bits <= dataUnits_3.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[3].data.availableTask.valid <= dataUnits_3.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_3.io.connSS.availableTask.ready <= io.connSS[3].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_4.io.taskIn <= dataUnits_3.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_4.io.validIn <= dataUnits_3.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_4.io.connSS.qOutTask <= io.connSS[4].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[4].data.availableTask.bits <= dataUnits_4.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[4].data.availableTask.valid <= dataUnits_4.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_4.io.connSS.availableTask.ready <= io.connSS[4].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_5.io.taskIn <= dataUnits_4.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_5.io.validIn <= dataUnits_4.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_5.io.connSS.qOutTask <= io.connSS[5].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[5].data.availableTask.bits <= dataUnits_5.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[5].data.availableTask.valid <= dataUnits_5.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_5.io.connSS.availableTask.ready <= io.connSS[5].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_6.io.taskIn <= dataUnits_5.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_6.io.validIn <= dataUnits_5.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_6.io.connSS.qOutTask <= io.connSS[6].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[6].data.availableTask.bits <= dataUnits_6.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[6].data.availableTask.valid <= dataUnits_6.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_6.io.connSS.availableTask.ready <= io.connSS[6].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_7.io.taskIn <= dataUnits_6.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_7.io.validIn <= dataUnits_6.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_7.io.connSS.qOutTask <= io.connSS[7].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[7].data.availableTask.bits <= dataUnits_7.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[7].data.availableTask.valid <= dataUnits_7.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_7.io.connSS.availableTask.ready <= io.connSS[7].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_8.io.taskIn <= dataUnits_7.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_8.io.validIn <= dataUnits_7.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_8.io.connSS.qOutTask <= io.connSS[8].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[8].data.availableTask.bits <= dataUnits_8.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[8].data.availableTask.valid <= dataUnits_8.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_8.io.connSS.availableTask.ready <= io.connSS[8].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_9.io.taskIn <= dataUnits_8.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_9.io.validIn <= dataUnits_8.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_9.io.connSS.qOutTask <= io.connSS[9].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[9].data.availableTask.bits <= dataUnits_9.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[9].data.availableTask.valid <= dataUnits_9.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_9.io.connSS.availableTask.ready <= io.connSS[9].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_10.io.taskIn <= dataUnits_9.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_10.io.validIn <= dataUnits_9.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_10.io.connSS.qOutTask <= io.connSS[10].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[10].data.availableTask.bits <= dataUnits_10.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[10].data.availableTask.valid <= dataUnits_10.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_10.io.connSS.availableTask.ready <= io.connSS[10].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_11.io.taskIn <= dataUnits_10.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_11.io.validIn <= dataUnits_10.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_11.io.connSS.qOutTask <= io.connSS[11].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[11].data.availableTask.bits <= dataUnits_11.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[11].data.availableTask.valid <= dataUnits_11.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_11.io.connSS.availableTask.ready <= io.connSS[11].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_12.io.taskIn <= dataUnits_11.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_12.io.validIn <= dataUnits_11.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_12.io.connSS.qOutTask <= io.connSS[12].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[12].data.availableTask.bits <= dataUnits_12.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[12].data.availableTask.valid <= dataUnits_12.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_12.io.connSS.availableTask.ready <= io.connSS[12].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_13.io.taskIn <= dataUnits_12.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_13.io.validIn <= dataUnits_12.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_13.io.connSS.qOutTask <= io.connSS[13].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[13].data.availableTask.bits <= dataUnits_13.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[13].data.availableTask.valid <= dataUnits_13.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_13.io.connSS.availableTask.ready <= io.connSS[13].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_14.io.taskIn <= dataUnits_13.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_14.io.validIn <= dataUnits_13.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_14.io.connSS.qOutTask <= io.connSS[14].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[14].data.availableTask.bits <= dataUnits_14.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[14].data.availableTask.valid <= dataUnits_14.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_14.io.connSS.availableTask.ready <= io.connSS[14].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_15.io.taskIn <= dataUnits_14.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_15.io.validIn <= dataUnits_14.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_15.io.connSS.qOutTask <= io.connSS[15].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[15].data.availableTask.bits <= dataUnits_15.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[15].data.availableTask.valid <= dataUnits_15.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_15.io.connSS.availableTask.ready <= io.connSS[15].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_16.io.taskIn <= dataUnits_15.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_16.io.validIn <= dataUnits_15.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_16.io.connSS.qOutTask <= io.connSS[16].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[16].data.availableTask.bits <= dataUnits_16.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[16].data.availableTask.valid <= dataUnits_16.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_16.io.connSS.availableTask.ready <= io.connSS[16].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_17.io.taskIn <= dataUnits_16.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_17.io.validIn <= dataUnits_16.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_17.io.connSS.qOutTask <= io.connSS[17].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[17].data.availableTask.bits <= dataUnits_17.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[17].data.availableTask.valid <= dataUnits_17.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_17.io.connSS.availableTask.ready <= io.connSS[17].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_18.io.taskIn <= dataUnits_17.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_18.io.validIn <= dataUnits_17.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_18.io.connSS.qOutTask <= io.connSS[18].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[18].data.availableTask.bits <= dataUnits_18.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[18].data.availableTask.valid <= dataUnits_18.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_18.io.connSS.availableTask.ready <= io.connSS[18].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_19.io.taskIn <= dataUnits_18.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_19.io.validIn <= dataUnits_18.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_19.io.connSS.qOutTask <= io.connSS[19].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[19].data.availableTask.bits <= dataUnits_19.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[19].data.availableTask.valid <= dataUnits_19.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_19.io.connSS.availableTask.ready <= io.connSS[19].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_20.io.taskIn <= dataUnits_19.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_20.io.validIn <= dataUnits_19.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_20.io.connSS.qOutTask <= io.connSS[20].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[20].data.availableTask.bits <= dataUnits_20.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[20].data.availableTask.valid <= dataUnits_20.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_20.io.connSS.availableTask.ready <= io.connSS[20].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_21.io.taskIn <= dataUnits_20.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_21.io.validIn <= dataUnits_20.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_21.io.connSS.qOutTask <= io.connSS[21].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[21].data.availableTask.bits <= dataUnits_21.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[21].data.availableTask.valid <= dataUnits_21.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_21.io.connSS.availableTask.ready <= io.connSS[21].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_22.io.taskIn <= dataUnits_21.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_22.io.validIn <= dataUnits_21.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_22.io.connSS.qOutTask <= io.connSS[22].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[22].data.availableTask.bits <= dataUnits_22.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[22].data.availableTask.valid <= dataUnits_22.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_22.io.connSS.availableTask.ready <= io.connSS[22].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_23.io.taskIn <= dataUnits_22.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_23.io.validIn <= dataUnits_22.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_23.io.connSS.qOutTask <= io.connSS[23].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[23].data.availableTask.bits <= dataUnits_23.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[23].data.availableTask.valid <= dataUnits_23.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_23.io.connSS.availableTask.ready <= io.connSS[23].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_24.io.taskIn <= dataUnits_23.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_24.io.validIn <= dataUnits_23.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_24.io.connSS.qOutTask <= io.connSS[24].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[24].data.availableTask.bits <= dataUnits_24.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[24].data.availableTask.valid <= dataUnits_24.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_24.io.connSS.availableTask.ready <= io.connSS[24].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_25.io.taskIn <= dataUnits_24.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_25.io.validIn <= dataUnits_24.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_25.io.connSS.qOutTask <= io.connSS[25].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[25].data.availableTask.bits <= dataUnits_25.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[25].data.availableTask.valid <= dataUnits_25.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_25.io.connSS.availableTask.ready <= io.connSS[25].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_26.io.taskIn <= dataUnits_25.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_26.io.validIn <= dataUnits_25.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_26.io.connSS.qOutTask <= io.connSS[26].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[26].data.availableTask.bits <= dataUnits_26.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[26].data.availableTask.valid <= dataUnits_26.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_26.io.connSS.availableTask.ready <= io.connSS[26].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_27.io.taskIn <= dataUnits_26.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_27.io.validIn <= dataUnits_26.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_27.io.connSS.qOutTask <= io.connSS[27].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[27].data.availableTask.bits <= dataUnits_27.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[27].data.availableTask.valid <= dataUnits_27.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_27.io.connSS.availableTask.ready <= io.connSS[27].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_28.io.taskIn <= dataUnits_27.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_28.io.validIn <= dataUnits_27.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_28.io.connSS.qOutTask <= io.connSS[28].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[28].data.availableTask.bits <= dataUnits_28.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[28].data.availableTask.valid <= dataUnits_28.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_28.io.connSS.availableTask.ready <= io.connSS[28].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_29.io.taskIn <= dataUnits_28.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_29.io.validIn <= dataUnits_28.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_29.io.connSS.qOutTask <= io.connSS[29].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[29].data.availableTask.bits <= dataUnits_29.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[29].data.availableTask.valid <= dataUnits_29.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_29.io.connSS.availableTask.ready <= io.connSS[29].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_30.io.taskIn <= dataUnits_29.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_30.io.validIn <= dataUnits_29.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_30.io.connSS.qOutTask <= io.connSS[30].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[30].data.availableTask.bits <= dataUnits_30.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[30].data.availableTask.valid <= dataUnits_30.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_30.io.connSS.availableTask.ready <= io.connSS[30].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_31.io.taskIn <= dataUnits_30.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_31.io.validIn <= dataUnits_30.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_31.io.connSS.qOutTask <= io.connSS[31].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[31].data.availableTask.bits <= dataUnits_31.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[31].data.availableTask.valid <= dataUnits_31.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_31.io.connSS.availableTask.ready <= io.connSS[31].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_32.io.taskIn <= dataUnits_31.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_32.io.validIn <= dataUnits_31.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_32.io.connSS.qOutTask <= io.connSS[32].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[32].data.availableTask.bits <= dataUnits_32.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[32].data.availableTask.valid <= dataUnits_32.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_32.io.connSS.availableTask.ready <= io.connSS[32].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_33.io.taskIn <= dataUnits_32.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_33.io.validIn <= dataUnits_32.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_33.io.connSS.qOutTask <= io.connSS[33].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[33].data.availableTask.bits <= dataUnits_33.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[33].data.availableTask.valid <= dataUnits_33.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_33.io.connSS.availableTask.ready <= io.connSS[33].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_34.io.taskIn <= dataUnits_33.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_34.io.validIn <= dataUnits_33.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_34.io.connSS.qOutTask <= io.connSS[34].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[34].data.availableTask.bits <= dataUnits_34.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[34].data.availableTask.valid <= dataUnits_34.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_34.io.connSS.availableTask.ready <= io.connSS[34].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_35.io.taskIn <= dataUnits_34.io.taskOut @[stealNetwork.scala 29:32]
    dataUnits_35.io.validIn <= dataUnits_34.io.validOut @[stealNetwork.scala 30:32]
    dataUnits_35.io.connSS.qOutTask <= io.connSS[35].data.qOutTask @[stealNetwork.scala 31:32]
    io.connSS[35].data.availableTask.bits <= dataUnits_35.io.connSS.availableTask.bits @[stealNetwork.scala 31:32]
    io.connSS[35].data.availableTask.valid <= dataUnits_35.io.connSS.availableTask.valid @[stealNetwork.scala 31:32]
    dataUnits_35.io.connSS.availableTask.ready <= io.connSS[35].data.availableTask.ready @[stealNetwork.scala 31:32]
    dataUnits_0.io.taskIn <= dataUnits_35.io.taskOut @[stealNetwork.scala 34:27]
    dataUnits_0.io.validIn <= dataUnits_35.io.validOut @[stealNetwork.scala 35:27]
    dataUnits_0.io.connSS.qOutTask <= io.connSS[0].data.qOutTask @[stealNetwork.scala 36:27]
    io.connSS[0].data.availableTask.bits <= dataUnits_0.io.connSS.availableTask.bits @[stealNetwork.scala 36:27]
    io.connSS[0].data.availableTask.valid <= dataUnits_0.io.connSS.availableTask.valid @[stealNetwork.scala 36:27]
    dataUnits_0.io.connSS.availableTask.ready <= io.connSS[0].data.availableTask.ready @[stealNetwork.scala 36:27]
    ctrlunits_0.io.reqTaskIn <= ctrlunits_1.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_0.io.connSS.stealReq.valid <= io.connSS[0].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[0].ctrl.stealReq.ready <= ctrlunits_0.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_0.io.connSS.serveStealReq.valid <= io.connSS[0].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[0].ctrl.serveStealReq.ready <= ctrlunits_0.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_1.io.reqTaskIn <= ctrlunits_2.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_1.io.connSS.stealReq.valid <= io.connSS[1].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[1].ctrl.stealReq.ready <= ctrlunits_1.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_1.io.connSS.serveStealReq.valid <= io.connSS[1].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[1].ctrl.serveStealReq.ready <= ctrlunits_1.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_2.io.reqTaskIn <= ctrlunits_3.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_2.io.connSS.stealReq.valid <= io.connSS[2].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[2].ctrl.stealReq.ready <= ctrlunits_2.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_2.io.connSS.serveStealReq.valid <= io.connSS[2].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[2].ctrl.serveStealReq.ready <= ctrlunits_2.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_3.io.reqTaskIn <= ctrlunits_4.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_3.io.connSS.stealReq.valid <= io.connSS[3].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[3].ctrl.stealReq.ready <= ctrlunits_3.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_3.io.connSS.serveStealReq.valid <= io.connSS[3].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[3].ctrl.serveStealReq.ready <= ctrlunits_3.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_4.io.reqTaskIn <= ctrlunits_5.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_4.io.connSS.stealReq.valid <= io.connSS[4].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[4].ctrl.stealReq.ready <= ctrlunits_4.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_4.io.connSS.serveStealReq.valid <= io.connSS[4].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[4].ctrl.serveStealReq.ready <= ctrlunits_4.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_5.io.reqTaskIn <= ctrlunits_6.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_5.io.connSS.stealReq.valid <= io.connSS[5].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[5].ctrl.stealReq.ready <= ctrlunits_5.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_5.io.connSS.serveStealReq.valid <= io.connSS[5].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[5].ctrl.serveStealReq.ready <= ctrlunits_5.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_6.io.reqTaskIn <= ctrlunits_7.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_6.io.connSS.stealReq.valid <= io.connSS[6].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[6].ctrl.stealReq.ready <= ctrlunits_6.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_6.io.connSS.serveStealReq.valid <= io.connSS[6].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[6].ctrl.serveStealReq.ready <= ctrlunits_6.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_7.io.reqTaskIn <= ctrlunits_8.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_7.io.connSS.stealReq.valid <= io.connSS[7].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[7].ctrl.stealReq.ready <= ctrlunits_7.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_7.io.connSS.serveStealReq.valid <= io.connSS[7].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[7].ctrl.serveStealReq.ready <= ctrlunits_7.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_8.io.reqTaskIn <= ctrlunits_9.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_8.io.connSS.stealReq.valid <= io.connSS[8].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[8].ctrl.stealReq.ready <= ctrlunits_8.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_8.io.connSS.serveStealReq.valid <= io.connSS[8].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[8].ctrl.serveStealReq.ready <= ctrlunits_8.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_9.io.reqTaskIn <= ctrlunits_10.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_9.io.connSS.stealReq.valid <= io.connSS[9].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[9].ctrl.stealReq.ready <= ctrlunits_9.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_9.io.connSS.serveStealReq.valid <= io.connSS[9].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[9].ctrl.serveStealReq.ready <= ctrlunits_9.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_10.io.reqTaskIn <= ctrlunits_11.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_10.io.connSS.stealReq.valid <= io.connSS[10].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[10].ctrl.stealReq.ready <= ctrlunits_10.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_10.io.connSS.serveStealReq.valid <= io.connSS[10].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[10].ctrl.serveStealReq.ready <= ctrlunits_10.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_11.io.reqTaskIn <= ctrlunits_12.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_11.io.connSS.stealReq.valid <= io.connSS[11].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[11].ctrl.stealReq.ready <= ctrlunits_11.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_11.io.connSS.serveStealReq.valid <= io.connSS[11].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[11].ctrl.serveStealReq.ready <= ctrlunits_11.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_12.io.reqTaskIn <= ctrlunits_13.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_12.io.connSS.stealReq.valid <= io.connSS[12].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[12].ctrl.stealReq.ready <= ctrlunits_12.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_12.io.connSS.serveStealReq.valid <= io.connSS[12].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[12].ctrl.serveStealReq.ready <= ctrlunits_12.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_13.io.reqTaskIn <= ctrlunits_14.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_13.io.connSS.stealReq.valid <= io.connSS[13].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[13].ctrl.stealReq.ready <= ctrlunits_13.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_13.io.connSS.serveStealReq.valid <= io.connSS[13].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[13].ctrl.serveStealReq.ready <= ctrlunits_13.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_14.io.reqTaskIn <= ctrlunits_15.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_14.io.connSS.stealReq.valid <= io.connSS[14].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[14].ctrl.stealReq.ready <= ctrlunits_14.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_14.io.connSS.serveStealReq.valid <= io.connSS[14].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[14].ctrl.serveStealReq.ready <= ctrlunits_14.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_15.io.reqTaskIn <= ctrlunits_16.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_15.io.connSS.stealReq.valid <= io.connSS[15].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[15].ctrl.stealReq.ready <= ctrlunits_15.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_15.io.connSS.serveStealReq.valid <= io.connSS[15].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[15].ctrl.serveStealReq.ready <= ctrlunits_15.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_16.io.reqTaskIn <= ctrlunits_17.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_16.io.connSS.stealReq.valid <= io.connSS[16].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[16].ctrl.stealReq.ready <= ctrlunits_16.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_16.io.connSS.serveStealReq.valid <= io.connSS[16].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[16].ctrl.serveStealReq.ready <= ctrlunits_16.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_17.io.reqTaskIn <= ctrlunits_18.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_17.io.connSS.stealReq.valid <= io.connSS[17].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[17].ctrl.stealReq.ready <= ctrlunits_17.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_17.io.connSS.serveStealReq.valid <= io.connSS[17].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[17].ctrl.serveStealReq.ready <= ctrlunits_17.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_18.io.reqTaskIn <= ctrlunits_19.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_18.io.connSS.stealReq.valid <= io.connSS[18].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[18].ctrl.stealReq.ready <= ctrlunits_18.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_18.io.connSS.serveStealReq.valid <= io.connSS[18].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[18].ctrl.serveStealReq.ready <= ctrlunits_18.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_19.io.reqTaskIn <= ctrlunits_20.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_19.io.connSS.stealReq.valid <= io.connSS[19].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[19].ctrl.stealReq.ready <= ctrlunits_19.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_19.io.connSS.serveStealReq.valid <= io.connSS[19].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[19].ctrl.serveStealReq.ready <= ctrlunits_19.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_20.io.reqTaskIn <= ctrlunits_21.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_20.io.connSS.stealReq.valid <= io.connSS[20].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[20].ctrl.stealReq.ready <= ctrlunits_20.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_20.io.connSS.serveStealReq.valid <= io.connSS[20].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[20].ctrl.serveStealReq.ready <= ctrlunits_20.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_21.io.reqTaskIn <= ctrlunits_22.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_21.io.connSS.stealReq.valid <= io.connSS[21].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[21].ctrl.stealReq.ready <= ctrlunits_21.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_21.io.connSS.serveStealReq.valid <= io.connSS[21].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[21].ctrl.serveStealReq.ready <= ctrlunits_21.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_22.io.reqTaskIn <= ctrlunits_23.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_22.io.connSS.stealReq.valid <= io.connSS[22].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[22].ctrl.stealReq.ready <= ctrlunits_22.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_22.io.connSS.serveStealReq.valid <= io.connSS[22].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[22].ctrl.serveStealReq.ready <= ctrlunits_22.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_23.io.reqTaskIn <= ctrlunits_24.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_23.io.connSS.stealReq.valid <= io.connSS[23].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[23].ctrl.stealReq.ready <= ctrlunits_23.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_23.io.connSS.serveStealReq.valid <= io.connSS[23].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[23].ctrl.serveStealReq.ready <= ctrlunits_23.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_24.io.reqTaskIn <= ctrlunits_25.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_24.io.connSS.stealReq.valid <= io.connSS[24].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[24].ctrl.stealReq.ready <= ctrlunits_24.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_24.io.connSS.serveStealReq.valid <= io.connSS[24].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[24].ctrl.serveStealReq.ready <= ctrlunits_24.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_25.io.reqTaskIn <= ctrlunits_26.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_25.io.connSS.stealReq.valid <= io.connSS[25].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[25].ctrl.stealReq.ready <= ctrlunits_25.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_25.io.connSS.serveStealReq.valid <= io.connSS[25].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[25].ctrl.serveStealReq.ready <= ctrlunits_25.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_26.io.reqTaskIn <= ctrlunits_27.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_26.io.connSS.stealReq.valid <= io.connSS[26].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[26].ctrl.stealReq.ready <= ctrlunits_26.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_26.io.connSS.serveStealReq.valid <= io.connSS[26].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[26].ctrl.serveStealReq.ready <= ctrlunits_26.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_27.io.reqTaskIn <= ctrlunits_28.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_27.io.connSS.stealReq.valid <= io.connSS[27].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[27].ctrl.stealReq.ready <= ctrlunits_27.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_27.io.connSS.serveStealReq.valid <= io.connSS[27].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[27].ctrl.serveStealReq.ready <= ctrlunits_27.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_28.io.reqTaskIn <= ctrlunits_29.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_28.io.connSS.stealReq.valid <= io.connSS[28].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[28].ctrl.stealReq.ready <= ctrlunits_28.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_28.io.connSS.serveStealReq.valid <= io.connSS[28].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[28].ctrl.serveStealReq.ready <= ctrlunits_28.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_29.io.reqTaskIn <= ctrlunits_30.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_29.io.connSS.stealReq.valid <= io.connSS[29].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[29].ctrl.stealReq.ready <= ctrlunits_29.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_29.io.connSS.serveStealReq.valid <= io.connSS[29].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[29].ctrl.serveStealReq.ready <= ctrlunits_29.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_30.io.reqTaskIn <= ctrlunits_31.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_30.io.connSS.stealReq.valid <= io.connSS[30].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[30].ctrl.stealReq.ready <= ctrlunits_30.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_30.io.connSS.serveStealReq.valid <= io.connSS[30].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[30].ctrl.serveStealReq.ready <= ctrlunits_30.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_31.io.reqTaskIn <= ctrlunits_32.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_31.io.connSS.stealReq.valid <= io.connSS[31].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[31].ctrl.stealReq.ready <= ctrlunits_31.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_31.io.connSS.serveStealReq.valid <= io.connSS[31].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[31].ctrl.serveStealReq.ready <= ctrlunits_31.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_32.io.reqTaskIn <= ctrlunits_33.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_32.io.connSS.stealReq.valid <= io.connSS[32].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[32].ctrl.stealReq.ready <= ctrlunits_32.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_32.io.connSS.serveStealReq.valid <= io.connSS[32].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[32].ctrl.serveStealReq.ready <= ctrlunits_32.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_33.io.reqTaskIn <= ctrlunits_34.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_33.io.connSS.stealReq.valid <= io.connSS[33].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[33].ctrl.stealReq.ready <= ctrlunits_33.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_33.io.connSS.serveStealReq.valid <= io.connSS[33].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[33].ctrl.serveStealReq.ready <= ctrlunits_33.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_34.io.reqTaskIn <= ctrlunits_35.io.reqTaskOut @[stealNetwork.scala 40:32]
    ctrlunits_34.io.connSS.stealReq.valid <= io.connSS[34].ctrl.stealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[34].ctrl.stealReq.ready <= ctrlunits_34.io.connSS.stealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_34.io.connSS.serveStealReq.valid <= io.connSS[34].ctrl.serveStealReq.valid @[stealNetwork.scala 41:32]
    io.connSS[34].ctrl.serveStealReq.ready <= ctrlunits_34.io.connSS.serveStealReq.ready @[stealNetwork.scala 41:32]
    ctrlunits_35.io.reqTaskIn <= ctrlunits_0.io.reqTaskOut @[stealNetwork.scala 44:36]
    ctrlunits_35.io.connSS.stealReq.valid <= io.connSS[35].ctrl.stealReq.valid @[stealNetwork.scala 45:36]
    io.connSS[35].ctrl.stealReq.ready <= ctrlunits_35.io.connSS.stealReq.ready @[stealNetwork.scala 45:36]
    ctrlunits_35.io.connSS.serveStealReq.valid <= io.connSS[35].ctrl.serveStealReq.valid @[stealNetwork.scala 45:36]
    io.connSS[35].ctrl.serveStealReq.ready <= ctrlunits_35.io.connSS.serveStealReq.ready @[stealNetwork.scala 45:36]
    io.ntwDataUnitOccupancyVSS[0] <= dataUnits_0.io.occupied @[stealNetwork.scala 49:54]
    io.ntwDataUnitOccupancyVSS[1] <= dataUnits_9.io.occupied @[stealNetwork.scala 49:54]
    io.ntwDataUnitOccupancyVSS[2] <= dataUnits_18.io.occupied @[stealNetwork.scala 49:54]
    io.ntwDataUnitOccupancyVSS[3] <= dataUnits_27.io.occupied @[stealNetwork.scala 49:54]

  module stealServer_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_43 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_44 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_45 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_46 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_47 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_48 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_49 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_50 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_51 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_52 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_53 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_54 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_55 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_56 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_57 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_58 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_59 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_60 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_61 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_62 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  module stealServer_63 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip connQ : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}

    reg stateReg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[stealServer.scala 28:39]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 29:39]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[stealServer.scala 30:39]
    reg taskRequestCount : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[stealServer.scala 33:39]
    reg tasksGivenAwayCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[stealServer.scala 35:38]
    reg requestKilledCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 37:37]
    reg requestFullCount : UInt<32>, clock with :
      reset => (reset, UInt<32>("h24")) @[stealServer.scala 38:35]
    io.connQ.pop.ready <= UInt<1>("h0") @[stealServer.scala 41:47]
    io.connQ.push.bits <= UInt<1>("h0") @[stealServer.scala 42:47]
    io.connQ.push.valid <= UInt<1>("h0") @[stealServer.scala 43:47]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[stealServer.scala 45:47]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[stealServer.scala 46:47]
    io.connNetwork.data.qOutTask.bits <= UInt<1>("h0") @[stealServer.scala 47:47]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[stealServer.scala 49:47]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[stealServer.scala 50:47]
    node _T = eq(stateReg, UInt<1>("h0")) @[stealServer.scala 53:19]
    when _T : @[stealServer.scala 53:34]
      node _T_1 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 54:34]
      when _T_1 : @[stealServer.scala 54:54]
        requestFullCount <= UInt<32>("h24") @[stealServer.scala 55:50]
        stateReg <= UInt<1>("h1") @[stealServer.scala 56:50]
      else :
        node _T_2 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 57:40]
        when _T_2 : @[stealServer.scala 57:60]
          stateReg <= UInt<3>("h4") @[stealServer.scala 58:50]
        else :
          node _T_3 = gt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 59:40]
          when _T_3 : @[stealServer.scala 59:60]
            stateReg <= UInt<3>("h6") @[stealServer.scala 60:50]
          else :
            stateReg <= UInt<1>("h0") @[stealServer.scala 62:50]
    else :
      node _T_4 = eq(stateReg, UInt<1>("h1")) @[stealServer.scala 64:25]
      when _T_4 : @[stealServer.scala 64:47]
        io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h1") @[stealServer.scala 65:50]
        node _T_5 = eq(taskRequestCount, UInt<1>("h1")) @[stealServer.scala 66:69]
        node _T_6 = and(io.connNetwork.ctrl.stealReq.ready, _T_5) @[stealServer.scala 66:49]
        when _T_6 : @[stealServer.scala 66:77]
          stateReg <= UInt<2>("h2") @[stealServer.scala 67:50]
          requestKilledCount <= UInt<32>("h24") @[stealServer.scala 68:50]
        else :
          node _T_7 = eq(taskRequestCount, UInt<2>("h2")) @[stealServer.scala 69:75]
          node _T_8 = and(io.connNetwork.ctrl.stealReq.ready, _T_7) @[stealServer.scala 69:55]
          when _T_8 : @[stealServer.scala 69:83]
            taskRequestCount <= UInt<1>("h1") @[stealServer.scala 70:50]
            requestFullCount <= UInt<32>("h24") @[stealServer.scala 71:50]
            stateReg <= UInt<1>("h1") @[stealServer.scala 72:50]
          else :
            node _T_9 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 73:40]
            when _T_9 : @[stealServer.scala 73:61]
              stateReg <= UInt<3>("h6") @[stealServer.scala 74:50]
            else :
              node _T_10 = gt(tasksGivenAwayCount, UInt<1>("h0")) @[stealServer.scala 75:40]
              when _T_10 : @[stealServer.scala 75:46]
                stateReg <= UInt<2>("h2") @[stealServer.scala 76:50]
                requestKilledCount <= UInt<32>("h24") @[stealServer.scala 77:50]
                node _tasksGivenAwayCount_T = sub(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 78:56]
                node _tasksGivenAwayCount_T_1 = tail(_tasksGivenAwayCount_T, 1) @[stealServer.scala 78:56]
                tasksGivenAwayCount <= _tasksGivenAwayCount_T_1 @[stealServer.scala 78:33]
                io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 79:53]
              else :
                node _T_11 = eq(requestFullCount, UInt<1>("h0")) @[stealServer.scala 80:37]
                when _T_11 : @[stealServer.scala 80:45]
                  stateReg <= UInt<2>("h2") @[stealServer.scala 81:50]
                else :
                  stateReg <= UInt<1>("h1") @[stealServer.scala 83:50]
        when io.connNetwork.ctrl.serveStealReq.ready : @[stealServer.scala 86:54]
          node _requestFullCount_T = sub(requestFullCount, UInt<1>("h1")) @[stealServer.scala 87:70]
          node _requestFullCount_T_1 = tail(_requestFullCount_T, 1) @[stealServer.scala 87:70]
          requestFullCount <= _requestFullCount_T_1 @[stealServer.scala 87:50]
        else :
          requestFullCount <= UInt<32>("h24") @[stealServer.scala 89:50]
      else :
        node _T_12 = eq(stateReg, UInt<2>("h2")) @[stealServer.scala 91:25]
        when _T_12 : @[stealServer.scala 91:46]
          when io.connNetwork.data.availableTask.valid : @[stealServer.scala 93:54]
            stateReg <= UInt<2>("h3") @[stealServer.scala 94:50]
            stolenTaskReg <= io.connNetwork.data.availableTask.bits @[stealServer.scala 95:50]
          else :
            node _T_13 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 96:40]
            when _T_13 : @[stealServer.scala 96:61]
              stateReg <= UInt<1>("h0") @[stealServer.scala 97:50]
            else :
              node _T_14 = eq(requestKilledCount, UInt<1>("h0")) @[stealServer.scala 98:39]
              when _T_14 : @[stealServer.scala 98:47]
                requestFullCount <= UInt<32>("h24") @[stealServer.scala 99:50]
                stateReg <= UInt<1>("h1") @[stealServer.scala 100:50]
              else :
                stateReg <= UInt<2>("h2") @[stealServer.scala 102:50]
          node _T_15 = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[stealServer.scala 105:14]
          when _T_15 : @[stealServer.scala 105:55]
            node _requestKilledCount_T = sub(requestKilledCount, UInt<1>("h1")) @[stealServer.scala 106:72]
            node _requestKilledCount_T_1 = tail(_requestKilledCount_T, 1) @[stealServer.scala 106:72]
            requestKilledCount <= _requestKilledCount_T_1 @[stealServer.scala 106:50]
          else :
            requestKilledCount <= UInt<32>("h24") @[stealServer.scala 108:50]
          io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[stealServer.scala 111:51]
        else :
          node _T_16 = eq(stateReg, UInt<2>("h3")) @[stealServer.scala 113:25]
          when _T_16 : @[stealServer.scala 113:44]
            when io.connQ.push.ready : @[stealServer.scala 114:34]
              stateReg <= UInt<1>("h0") @[stealServer.scala 115:50]
            else :
              node _T_17 = geq(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 116:40]
              when _T_17 : @[stealServer.scala 116:61]
                stateReg <= UInt<3>("h5") @[stealServer.scala 117:50]
                giveTaskReg <= stolenTaskReg @[stealServer.scala 118:50]
              else :
                stateReg <= UInt<2>("h3") @[stealServer.scala 120:50]
            io.connQ.push.bits <= stolenTaskReg @[stealServer.scala 123:51]
            io.connQ.push.valid <= UInt<1>("h1") @[stealServer.scala 124:51]
          else :
            node _T_18 = eq(stateReg, UInt<3>("h4")) @[stealServer.scala 126:25]
            when _T_18 : @[stealServer.scala 126:43]
              when io.connQ.pop.valid : @[stealServer.scala 127:33]
                stateReg <= UInt<3>("h5") @[stealServer.scala 128:50]
                giveTaskReg <= io.connQ.pop.bits @[stealServer.scala 129:50]
              else :
                node _T_19 = eq(io.connQ.currLength, UInt<1>("h0")) @[stealServer.scala 130:40]
                when _T_19 : @[stealServer.scala 130:48]
                  requestFullCount <= UInt<32>("h24") @[stealServer.scala 131:50]
                  stateReg <= UInt<1>("h1") @[stealServer.scala 132:50]
                else :
                  stateReg <= UInt<3>("h4") @[stealServer.scala 134:50]
              io.connQ.pop.ready <= UInt<1>("h1") @[stealServer.scala 137:51]
            else :
              node _T_20 = eq(stateReg, UInt<3>("h5")) @[stealServer.scala 139:25]
              when _T_20 : @[stealServer.scala 139:48]
                when io.connNetwork.data.qOutTask.ready : @[stealServer.scala 140:49]
                  node _tasksGivenAwayCount_T_2 = add(tasksGivenAwayCount, UInt<1>("h1")) @[stealServer.scala 141:73]
                  node _tasksGivenAwayCount_T_3 = tail(_tasksGivenAwayCount_T_2, 1) @[stealServer.scala 141:73]
                  tasksGivenAwayCount <= _tasksGivenAwayCount_T_3 @[stealServer.scala 141:50]
                  stateReg <= UInt<1>("h0") @[stealServer.scala 142:50]
                else :
                  stateReg <= UInt<3>("h5") @[stealServer.scala 144:50]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[stealServer.scala 147:51]
                io.connNetwork.data.qOutTask.bits <= giveTaskReg @[stealServer.scala 148:51]
              else :
                node _T_21 = eq(stateReg, UInt<3>("h6")) @[stealServer.scala 150:25]
                when _T_21 : @[stealServer.scala 150:54]
                  node _T_22 = gt(io.connQ.currLength, UInt<5>("h16")) @[stealServer.scala 151:34]
                  node _T_23 = geq(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 152:73]
                  node _T_24 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_23) @[stealServer.scala 152:50]
                  node _T_25 = or(_T_22, _T_24) @[stealServer.scala 151:53]
                  when _T_25 : @[stealServer.scala 152:95]
                    stateReg <= UInt<3>("h4") @[stealServer.scala 153:50]
                  else :
                    node _T_26 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 154:40]
                    node _T_27 = and(_T_26, io.connNetwork.ctrl.serveStealReq.ready) @[stealServer.scala 154:60]
                    when _T_27 : @[stealServer.scala 154:103]
                      requestFullCount <= UInt<32>("h24") @[stealServer.scala 155:50]
                      stateReg <= UInt<1>("h1") @[stealServer.scala 156:50]
                      taskRequestCount <= UInt<2>("h2") @[stealServer.scala 157:50]
                    else :
                      node _T_28 = lt(io.connQ.currLength, UInt<2>("h2")) @[stealServer.scala 158:40]
                      when _T_28 : @[stealServer.scala 158:60]
                        requestFullCount <= UInt<32>("h24") @[stealServer.scala 159:50]
                        stateReg <= UInt<1>("h1") @[stealServer.scala 160:50]
                        taskRequestCount <= UInt<1>("h1") @[stealServer.scala 161:50]
                      else :
                        stateReg <= UInt<3>("h6") @[stealServer.scala 163:50]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[stealServer.scala 166:51]

  extmodule DualPortBRAM_32 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_32 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_32 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_33 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_33 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_33 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_34 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_34 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_34 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_35 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_35 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_35 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_36 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_36 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_36 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_37 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_37 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_37 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_38 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_38 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_38 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_39 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_39 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_39 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_40 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_40 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_40 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_41 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_41 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_41 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_42 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_42 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_42 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_43 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_43 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_43 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_44 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_44 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_44 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_45 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_45 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_45 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_46 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_46 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_46 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_47 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_47 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_47 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_48 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_48 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_48 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_49 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_49 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_49 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_50 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_50 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_50 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_51 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_51 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_51 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_52 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_52 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_52 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_53 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_53 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_53 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_54 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_54 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_54 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_55 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_55 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_55 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_56 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_56 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_56 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_57 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_57 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_57 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_58 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_58 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_58 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_59 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_59 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_59 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_60 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_60 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_60 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_61 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_61 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_61 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_62 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_62 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_62 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  extmodule DualPortBRAM_63 :
    input clk : Clock
    input rst : UInt<1>
    output a : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    output b : { flip addr : UInt<8>, flip din : UInt<128>, flip wr : UInt<1>, dout : UInt<128>}
    defname = DualPortBRAM
    parameter DATA = 128
    parameter ADDR = 8

  module hw_deque_63 :
    input clock : Clock
    input reset : Reset
    output io : { connVec : { currLength : UInt<7>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[2]}

    reg sideReg_0 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[deque.scala 23:35]
    reg sideReg_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h1")) @[deque.scala 23:81]
    reg qMaxLenReg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h22")) @[deque.scala 24:31]
    reg hardwareReadLatency : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 26:39]
    reg hardwareWriteLatency : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 27:39]
    reg readLatency_0 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg readLatency_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 29:43]
    reg writeLatency_0 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    reg writeLatency_1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h1")) @[deque.scala 30:43]
    inst bramMem of DualPortBRAM_63 @[deque.scala 34:30]
    bramMem.b is invalid
    bramMem.a is invalid
    bramMem.rst is invalid
    bramMem.clk is invalid
    bramMem.clk <= clock @[deque.scala 36:22]
    bramMem.rst <= reset @[deque.scala 37:22]
    wire currLen : UInt<7> @[deque.scala 40:23]
    reg stateRegs_0 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    reg stateRegs_1 : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[deque.scala 54:40]
    bramMem.a.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.a.din <= io.connVec[0].push.bits @[deque.scala 60:34]
    bramMem.a.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[0].currLength <= currLen @[deque.scala 64:34]
    io.connVec[0].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[0].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[0].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    bramMem.b.addr <= UInt<28>("hfffffff") @[deque.scala 59:34]
    bramMem.b.din <= io.connVec[1].push.bits @[deque.scala 60:34]
    bramMem.b.wr <= UInt<1>("h0") @[deque.scala 61:34]
    io.connVec[1].currLength <= currLen @[deque.scala 64:34]
    io.connVec[1].push.ready <= UInt<1>("h0") @[deque.scala 65:34]
    io.connVec[1].pop.valid <= UInt<1>("h0") @[deque.scala 66:34]
    io.connVec[1].pop.bits <= UInt<1>("h0") @[deque.scala 67:34]
    node _T = eq(stateRegs_0, UInt<1>("h0")) @[deque.scala 71:27]
    when _T : @[deque.scala 71:42]
      node _T_1 = lt(currLen, qMaxLenReg) @[deque.scala 73:58]
      node _T_2 = and(io.connVec[0].push.valid, _T_1) @[deque.scala 73:47]
      when _T_2 : @[deque.scala 73:71]
        stateRegs_0 <= UInt<1>("h1") @[deque.scala 74:34]
      else :
        node _T_3 = gt(currLen, UInt<1>("h1")) @[deque.scala 75:64]
        node _T_4 = and(io.connVec[0].pop.ready, _T_3) @[deque.scala 75:53]
        node _T_5 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 75:115]
        node _T_6 = and(io.connVec[0].pop.ready, _T_5) @[deque.scala 75:99]
        node _T_7 = gt(currLen, UInt<1>("h0")) @[deque.scala 75:141]
        node _T_8 = and(_T_6, _T_7) @[deque.scala 75:130]
        node _T_9 = or(_T_4, _T_8) @[deque.scala 75:71]
        when _T_9 : @[deque.scala 75:148]
          stateRegs_0 <= UInt<2>("h2") @[deque.scala 76:34]
        else :
          stateRegs_0 <= UInt<1>("h0") @[deque.scala 78:34]
    else :
      node _T_10 = eq(stateRegs_0, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_10 : @[deque.scala 92:52]
        node _T_11 = eq(writeLatency_0, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_11 : @[deque.scala 94:42]
          writeLatency_0 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_0 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_0_T = sub(writeLatency_0, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_0_T_1 = tail(_writeLatency_0_T, 1) @[deque.scala 98:52]
          writeLatency_0 <= _writeLatency_0_T_1 @[deque.scala 98:33]
          stateRegs_0 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.a.addr <= sideReg_0 @[deque.scala 102:38]
        bramMem.a.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_12 = eq(stateRegs_0, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_12 : @[deque.scala 105:51]
          node _T_13 = eq(readLatency_0, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_13 : @[deque.scala 107:41]
            readLatency_0 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_0 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_0_T = sub(readLatency_0, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_0_T_1 = tail(_readLatency_0_T, 1) @[deque.scala 111:51]
            readLatency_0 <= _readLatency_0_T_1 @[deque.scala 111:33]
            stateRegs_0 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_14 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 117:48]
          node _T_15 = tail(_T_14, 1) @[deque.scala 117:48]
          node _T_16 = eq(sideReg_0, _T_15) @[deque.scala 117:33]
          when _T_16 : @[deque.scala 117:54]
            bramMem.a.addr <= UInt<1>("h0") @[deque.scala 118:39]
          else :
            node _bramMem_io_a_addr_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 120:54]
            node _bramMem_io_a_addr_T_1 = tail(_bramMem_io_a_addr_T, 1) @[deque.scala 120:54]
            bramMem.a.addr <= _bramMem_io_a_addr_T_1 @[deque.scala 120:39]
        else :
          node _T_17 = eq(stateRegs_0, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_17 : @[deque.scala 129:47]
            stateRegs_0 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_18 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 135:48]
            node _T_19 = tail(_T_18, 1) @[deque.scala 135:48]
            node _T_20 = eq(sideReg_0, _T_19) @[deque.scala 135:33]
            when _T_20 : @[deque.scala 135:54]
              sideReg_0 <= UInt<1>("h0") @[deque.scala 136:39]
              bramMem.a.addr <= UInt<1>("h0") @[deque.scala 137:39]
            else :
              node _sideReg_0_T = add(sideReg_0, UInt<1>("h1")) @[deque.scala 139:53]
              node _sideReg_0_T_1 = tail(_sideReg_0_T, 1) @[deque.scala 139:53]
              sideReg_0 <= _sideReg_0_T_1 @[deque.scala 139:39]
              node _bramMem_io_a_addr_T_2 = add(sideReg_0, UInt<1>("h1")) @[deque.scala 140:54]
              node _bramMem_io_a_addr_T_3 = tail(_bramMem_io_a_addr_T_2, 1) @[deque.scala 140:54]
              bramMem.a.addr <= _bramMem_io_a_addr_T_3 @[deque.scala 140:39]
            io.connVec[0].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[0].pop.bits <= bramMem.a.dout @[deque.scala 152:38]
          else :
            node _T_21 = eq(stateRegs_0, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_21 : @[deque.scala 153:48]
              stateRegs_0 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_22 = eq(sideReg_0, UInt<1>("h0")) @[deque.scala 159:33]
              when _T_22 : @[deque.scala 159:41]
                node _sideReg_0_T_2 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 160:46]
                node _sideReg_0_T_3 = tail(_sideReg_0_T_2, 1) @[deque.scala 160:46]
                sideReg_0 <= _sideReg_0_T_3 @[deque.scala 160:32]
              else :
                node _sideReg_0_T_4 = sub(sideReg_0, UInt<1>("h1")) @[deque.scala 162:46]
                node _sideReg_0_T_5 = tail(_sideReg_0_T_4, 1) @[deque.scala 162:46]
                sideReg_0 <= _sideReg_0_T_5 @[deque.scala 162:32]
              io.connVec[0].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_23 = eq(stateRegs_1, UInt<1>("h0")) @[deque.scala 71:27]
    when _T_23 : @[deque.scala 71:42]
      node _T_24 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 81:72]
      node _T_25 = tail(_T_24, 1) @[deque.scala 81:72]
      node _T_26 = lt(currLen, _T_25) @[deque.scala 81:58]
      node _T_27 = and(io.connVec[1].push.valid, _T_26) @[deque.scala 81:47]
      when _T_27 : @[deque.scala 81:79]
        stateRegs_1 <= UInt<1>("h1") @[deque.scala 82:34]
      else :
        node _T_28 = gt(currLen, UInt<1>("h1")) @[deque.scala 83:64]
        node _T_29 = and(io.connVec[1].pop.ready, _T_28) @[deque.scala 83:53]
        node _T_30 = not(io.connVec[0].pop.ready) @[deque.scala 83:102]
        node _T_31 = and(io.connVec[1].pop.ready, _T_30) @[deque.scala 83:99]
        node _T_32 = gt(currLen, UInt<1>("h0")) @[deque.scala 83:138]
        node _T_33 = and(_T_31, _T_32) @[deque.scala 83:127]
        node _T_34 = neq(stateRegs_0, UInt<3>("h4")) @[deque.scala 83:160]
        node _T_35 = and(_T_33, _T_34) @[deque.scala 83:144]
        node _T_36 = or(_T_29, _T_35) @[deque.scala 83:71]
        when _T_36 : @[deque.scala 83:175]
          stateRegs_1 <= UInt<2>("h2") @[deque.scala 87:34]
        else :
          stateRegs_1 <= UInt<1>("h0") @[deque.scala 89:34]
    else :
      node _T_37 = eq(stateRegs_1, UInt<1>("h1")) @[deque.scala 92:33]
      when _T_37 : @[deque.scala 92:52]
        node _T_38 = eq(writeLatency_1, UInt<1>("h0")) @[deque.scala 94:34]
        when _T_38 : @[deque.scala 94:42]
          writeLatency_1 <= hardwareWriteLatency @[deque.scala 95:33]
          stateRegs_1 <= UInt<2>("h3") @[deque.scala 96:33]
        else :
          node _writeLatency_1_T = sub(writeLatency_1, UInt<1>("h1")) @[deque.scala 98:52]
          node _writeLatency_1_T_1 = tail(_writeLatency_1_T, 1) @[deque.scala 98:52]
          writeLatency_1 <= _writeLatency_1_T_1 @[deque.scala 98:33]
          stateRegs_1 <= UInt<1>("h1") @[deque.scala 99:33]
        bramMem.b.addr <= sideReg_1 @[deque.scala 102:38]
        bramMem.b.wr <= UInt<1>("h1") @[deque.scala 103:38]
      else :
        node _T_39 = eq(stateRegs_1, UInt<2>("h2")) @[deque.scala 105:33]
        when _T_39 : @[deque.scala 105:51]
          node _T_40 = eq(readLatency_1, UInt<1>("h0")) @[deque.scala 107:33]
          when _T_40 : @[deque.scala 107:41]
            readLatency_1 <= hardwareReadLatency @[deque.scala 108:33]
            stateRegs_1 <= UInt<3>("h4") @[deque.scala 109:33]
          else :
            node _readLatency_1_T = sub(readLatency_1, UInt<1>("h1")) @[deque.scala 111:51]
            node _readLatency_1_T_1 = tail(_readLatency_1_T, 1) @[deque.scala 111:51]
            readLatency_1 <= _readLatency_1_T_1 @[deque.scala 111:33]
            stateRegs_1 <= UInt<2>("h2") @[deque.scala 112:33]
          node _T_41 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 123:33]
          when _T_41 : @[deque.scala 123:41]
            node _bramMem_io_b_addr_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 124:54]
            node _bramMem_io_b_addr_T_1 = tail(_bramMem_io_b_addr_T, 1) @[deque.scala 124:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_1 @[deque.scala 124:39]
          else :
            node _bramMem_io_b_addr_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 126:54]
            node _bramMem_io_b_addr_T_3 = tail(_bramMem_io_b_addr_T_2, 1) @[deque.scala 126:54]
            bramMem.b.addr <= _bramMem_io_b_addr_T_3 @[deque.scala 126:39]
        else :
          node _T_42 = eq(stateRegs_1, UInt<3>("h4")) @[deque.scala 129:33]
          when _T_42 : @[deque.scala 129:47]
            stateRegs_1 <= UInt<1>("h0") @[deque.scala 131:38]
            node _T_43 = eq(sideReg_1, UInt<1>("h0")) @[deque.scala 143:33]
            when _T_43 : @[deque.scala 143:41]
              node _sideReg_1_T = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 144:53]
              node _sideReg_1_T_1 = tail(_sideReg_1_T, 1) @[deque.scala 144:53]
              sideReg_1 <= _sideReg_1_T_1 @[deque.scala 144:39]
              node _bramMem_io_b_addr_T_4 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 145:54]
              node _bramMem_io_b_addr_T_5 = tail(_bramMem_io_b_addr_T_4, 1) @[deque.scala 145:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_5 @[deque.scala 145:39]
            else :
              node _sideReg_1_T_2 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 147:53]
              node _sideReg_1_T_3 = tail(_sideReg_1_T_2, 1) @[deque.scala 147:53]
              sideReg_1 <= _sideReg_1_T_3 @[deque.scala 147:39]
              node _bramMem_io_b_addr_T_6 = sub(sideReg_1, UInt<1>("h1")) @[deque.scala 148:54]
              node _bramMem_io_b_addr_T_7 = tail(_bramMem_io_b_addr_T_6, 1) @[deque.scala 148:54]
              bramMem.b.addr <= _bramMem_io_b_addr_T_7 @[deque.scala 148:39]
            io.connVec[1].pop.valid <= UInt<1>("h1") @[deque.scala 151:38]
            io.connVec[1].pop.bits <= bramMem.b.dout @[deque.scala 152:38]
          else :
            node _T_44 = eq(stateRegs_1, UInt<2>("h3")) @[deque.scala 153:33]
            when _T_44 : @[deque.scala 153:48]
              stateRegs_1 <= UInt<1>("h0") @[deque.scala 155:38]
              node _T_45 = sub(qMaxLenReg, UInt<1>("h1")) @[deque.scala 165:49]
              node _T_46 = tail(_T_45, 1) @[deque.scala 165:49]
              node _T_47 = eq(sideReg_1, _T_46) @[deque.scala 165:33]
              when _T_47 : @[deque.scala 165:56]
                sideReg_1 <= UInt<1>("h0") @[deque.scala 166:32]
              else :
                node _sideReg_1_T_4 = add(sideReg_1, UInt<1>("h1")) @[deque.scala 168:46]
                node _sideReg_1_T_5 = tail(_sideReg_1_T_4, 1) @[deque.scala 168:46]
                sideReg_1 <= _sideReg_1_T_5 @[deque.scala 168:32]
              io.connVec[1].push.ready <= UInt<1>("h1") @[deque.scala 171:38]
    node _T_48 = gt(sideReg_0, sideReg_1) @[deque.scala 175:21]
    when _T_48 : @[deque.scala 175:34]
      node _currLen_T = add(qMaxLenReg, sideReg_1) @[deque.scala 176:31]
      node _currLen_T_1 = tail(_currLen_T, 1) @[deque.scala 176:31]
      node _currLen_T_2 = sub(_currLen_T_1, sideReg_0) @[deque.scala 176:44]
      node _currLen_T_3 = tail(_currLen_T_2, 1) @[deque.scala 176:44]
      node _currLen_T_4 = sub(_currLen_T_3, UInt<1>("h1")) @[deque.scala 176:58]
      node _currLen_T_5 = tail(_currLen_T_4, 1) @[deque.scala 176:58]
      currLen <= _currLen_T_5 @[deque.scala 176:17]
    else :
      node _currLen_T_6 = sub(sideReg_1, sideReg_0) @[deque.scala 178:31]
      node _currLen_T_7 = tail(_currLen_T_6, 1) @[deque.scala 178:31]
      node _currLen_T_8 = sub(_currLen_T_7, UInt<1>("h1")) @[deque.scala 178:44]
      node _currLen_T_9 = tail(_currLen_T_8, 1) @[deque.scala 178:44]
      currLen <= _currLen_T_9 @[deque.scala 178:17]

  module stealNW_TQ_1 :
    input clock : Clock
    input reset : Reset
    output io : { connPE : { currLength : UInt<6>, flip push : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, pop : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}[32], connVSS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}[4], connVAS : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}[0], ntwDataUnitOccupancyVSS : UInt<1>[4]}

    inst stealNet of stealNetwork_1 @[stealNW_TQ.scala 31:30]
    stealNet.clock <= clock
    stealNet.reset <= reset
    inst stealServers_0 of stealServer_32 @[stealNW_TQ.scala 48:49]
    stealServers_0.clock <= clock
    stealServers_0.reset <= reset
    inst stealServers_1 of stealServer_33 @[stealNW_TQ.scala 48:49]
    stealServers_1.clock <= clock
    stealServers_1.reset <= reset
    inst stealServers_2 of stealServer_34 @[stealNW_TQ.scala 48:49]
    stealServers_2.clock <= clock
    stealServers_2.reset <= reset
    inst stealServers_3 of stealServer_35 @[stealNW_TQ.scala 48:49]
    stealServers_3.clock <= clock
    stealServers_3.reset <= reset
    inst stealServers_4 of stealServer_36 @[stealNW_TQ.scala 48:49]
    stealServers_4.clock <= clock
    stealServers_4.reset <= reset
    inst stealServers_5 of stealServer_37 @[stealNW_TQ.scala 48:49]
    stealServers_5.clock <= clock
    stealServers_5.reset <= reset
    inst stealServers_6 of stealServer_38 @[stealNW_TQ.scala 48:49]
    stealServers_6.clock <= clock
    stealServers_6.reset <= reset
    inst stealServers_7 of stealServer_39 @[stealNW_TQ.scala 48:49]
    stealServers_7.clock <= clock
    stealServers_7.reset <= reset
    inst stealServers_8 of stealServer_40 @[stealNW_TQ.scala 48:49]
    stealServers_8.clock <= clock
    stealServers_8.reset <= reset
    inst stealServers_9 of stealServer_41 @[stealNW_TQ.scala 48:49]
    stealServers_9.clock <= clock
    stealServers_9.reset <= reset
    inst stealServers_10 of stealServer_42 @[stealNW_TQ.scala 48:49]
    stealServers_10.clock <= clock
    stealServers_10.reset <= reset
    inst stealServers_11 of stealServer_43 @[stealNW_TQ.scala 48:49]
    stealServers_11.clock <= clock
    stealServers_11.reset <= reset
    inst stealServers_12 of stealServer_44 @[stealNW_TQ.scala 48:49]
    stealServers_12.clock <= clock
    stealServers_12.reset <= reset
    inst stealServers_13 of stealServer_45 @[stealNW_TQ.scala 48:49]
    stealServers_13.clock <= clock
    stealServers_13.reset <= reset
    inst stealServers_14 of stealServer_46 @[stealNW_TQ.scala 48:49]
    stealServers_14.clock <= clock
    stealServers_14.reset <= reset
    inst stealServers_15 of stealServer_47 @[stealNW_TQ.scala 48:49]
    stealServers_15.clock <= clock
    stealServers_15.reset <= reset
    inst stealServers_16 of stealServer_48 @[stealNW_TQ.scala 48:49]
    stealServers_16.clock <= clock
    stealServers_16.reset <= reset
    inst stealServers_17 of stealServer_49 @[stealNW_TQ.scala 48:49]
    stealServers_17.clock <= clock
    stealServers_17.reset <= reset
    inst stealServers_18 of stealServer_50 @[stealNW_TQ.scala 48:49]
    stealServers_18.clock <= clock
    stealServers_18.reset <= reset
    inst stealServers_19 of stealServer_51 @[stealNW_TQ.scala 48:49]
    stealServers_19.clock <= clock
    stealServers_19.reset <= reset
    inst stealServers_20 of stealServer_52 @[stealNW_TQ.scala 48:49]
    stealServers_20.clock <= clock
    stealServers_20.reset <= reset
    inst stealServers_21 of stealServer_53 @[stealNW_TQ.scala 48:49]
    stealServers_21.clock <= clock
    stealServers_21.reset <= reset
    inst stealServers_22 of stealServer_54 @[stealNW_TQ.scala 48:49]
    stealServers_22.clock <= clock
    stealServers_22.reset <= reset
    inst stealServers_23 of stealServer_55 @[stealNW_TQ.scala 48:49]
    stealServers_23.clock <= clock
    stealServers_23.reset <= reset
    inst stealServers_24 of stealServer_56 @[stealNW_TQ.scala 48:49]
    stealServers_24.clock <= clock
    stealServers_24.reset <= reset
    inst stealServers_25 of stealServer_57 @[stealNW_TQ.scala 48:49]
    stealServers_25.clock <= clock
    stealServers_25.reset <= reset
    inst stealServers_26 of stealServer_58 @[stealNW_TQ.scala 48:49]
    stealServers_26.clock <= clock
    stealServers_26.reset <= reset
    inst stealServers_27 of stealServer_59 @[stealNW_TQ.scala 48:49]
    stealServers_27.clock <= clock
    stealServers_27.reset <= reset
    inst stealServers_28 of stealServer_60 @[stealNW_TQ.scala 48:49]
    stealServers_28.clock <= clock
    stealServers_28.reset <= reset
    inst stealServers_29 of stealServer_61 @[stealNW_TQ.scala 48:49]
    stealServers_29.clock <= clock
    stealServers_29.reset <= reset
    inst stealServers_30 of stealServer_62 @[stealNW_TQ.scala 48:49]
    stealServers_30.clock <= clock
    stealServers_30.reset <= reset
    inst stealServers_31 of stealServer_63 @[stealNW_TQ.scala 48:49]
    stealServers_31.clock <= clock
    stealServers_31.reset <= reset
    inst taskQueues_0 of hw_deque_32 @[stealNW_TQ.scala 52:49]
    taskQueues_0.clock <= clock
    taskQueues_0.reset <= reset
    inst taskQueues_1 of hw_deque_33 @[stealNW_TQ.scala 52:49]
    taskQueues_1.clock <= clock
    taskQueues_1.reset <= reset
    inst taskQueues_2 of hw_deque_34 @[stealNW_TQ.scala 52:49]
    taskQueues_2.clock <= clock
    taskQueues_2.reset <= reset
    inst taskQueues_3 of hw_deque_35 @[stealNW_TQ.scala 52:49]
    taskQueues_3.clock <= clock
    taskQueues_3.reset <= reset
    inst taskQueues_4 of hw_deque_36 @[stealNW_TQ.scala 52:49]
    taskQueues_4.clock <= clock
    taskQueues_4.reset <= reset
    inst taskQueues_5 of hw_deque_37 @[stealNW_TQ.scala 52:49]
    taskQueues_5.clock <= clock
    taskQueues_5.reset <= reset
    inst taskQueues_6 of hw_deque_38 @[stealNW_TQ.scala 52:49]
    taskQueues_6.clock <= clock
    taskQueues_6.reset <= reset
    inst taskQueues_7 of hw_deque_39 @[stealNW_TQ.scala 52:49]
    taskQueues_7.clock <= clock
    taskQueues_7.reset <= reset
    inst taskQueues_8 of hw_deque_40 @[stealNW_TQ.scala 52:49]
    taskQueues_8.clock <= clock
    taskQueues_8.reset <= reset
    inst taskQueues_9 of hw_deque_41 @[stealNW_TQ.scala 52:49]
    taskQueues_9.clock <= clock
    taskQueues_9.reset <= reset
    inst taskQueues_10 of hw_deque_42 @[stealNW_TQ.scala 52:49]
    taskQueues_10.clock <= clock
    taskQueues_10.reset <= reset
    inst taskQueues_11 of hw_deque_43 @[stealNW_TQ.scala 52:49]
    taskQueues_11.clock <= clock
    taskQueues_11.reset <= reset
    inst taskQueues_12 of hw_deque_44 @[stealNW_TQ.scala 52:49]
    taskQueues_12.clock <= clock
    taskQueues_12.reset <= reset
    inst taskQueues_13 of hw_deque_45 @[stealNW_TQ.scala 52:49]
    taskQueues_13.clock <= clock
    taskQueues_13.reset <= reset
    inst taskQueues_14 of hw_deque_46 @[stealNW_TQ.scala 52:49]
    taskQueues_14.clock <= clock
    taskQueues_14.reset <= reset
    inst taskQueues_15 of hw_deque_47 @[stealNW_TQ.scala 52:49]
    taskQueues_15.clock <= clock
    taskQueues_15.reset <= reset
    inst taskQueues_16 of hw_deque_48 @[stealNW_TQ.scala 52:49]
    taskQueues_16.clock <= clock
    taskQueues_16.reset <= reset
    inst taskQueues_17 of hw_deque_49 @[stealNW_TQ.scala 52:49]
    taskQueues_17.clock <= clock
    taskQueues_17.reset <= reset
    inst taskQueues_18 of hw_deque_50 @[stealNW_TQ.scala 52:49]
    taskQueues_18.clock <= clock
    taskQueues_18.reset <= reset
    inst taskQueues_19 of hw_deque_51 @[stealNW_TQ.scala 52:49]
    taskQueues_19.clock <= clock
    taskQueues_19.reset <= reset
    inst taskQueues_20 of hw_deque_52 @[stealNW_TQ.scala 52:49]
    taskQueues_20.clock <= clock
    taskQueues_20.reset <= reset
    inst taskQueues_21 of hw_deque_53 @[stealNW_TQ.scala 52:49]
    taskQueues_21.clock <= clock
    taskQueues_21.reset <= reset
    inst taskQueues_22 of hw_deque_54 @[stealNW_TQ.scala 52:49]
    taskQueues_22.clock <= clock
    taskQueues_22.reset <= reset
    inst taskQueues_23 of hw_deque_55 @[stealNW_TQ.scala 52:49]
    taskQueues_23.clock <= clock
    taskQueues_23.reset <= reset
    inst taskQueues_24 of hw_deque_56 @[stealNW_TQ.scala 52:49]
    taskQueues_24.clock <= clock
    taskQueues_24.reset <= reset
    inst taskQueues_25 of hw_deque_57 @[stealNW_TQ.scala 52:49]
    taskQueues_25.clock <= clock
    taskQueues_25.reset <= reset
    inst taskQueues_26 of hw_deque_58 @[stealNW_TQ.scala 52:49]
    taskQueues_26.clock <= clock
    taskQueues_26.reset <= reset
    inst taskQueues_27 of hw_deque_59 @[stealNW_TQ.scala 52:49]
    taskQueues_27.clock <= clock
    taskQueues_27.reset <= reset
    inst taskQueues_28 of hw_deque_60 @[stealNW_TQ.scala 52:49]
    taskQueues_28.clock <= clock
    taskQueues_28.reset <= reset
    inst taskQueues_29 of hw_deque_61 @[stealNW_TQ.scala 52:49]
    taskQueues_29.clock <= clock
    taskQueues_29.reset <= reset
    inst taskQueues_30 of hw_deque_62 @[stealNW_TQ.scala 52:49]
    taskQueues_30.clock <= clock
    taskQueues_30.reset <= reset
    inst taskQueues_31 of hw_deque_63 @[stealNW_TQ.scala 52:49]
    taskQueues_31.clock <= clock
    taskQueues_31.reset <= reset
    io.connPE[0].pop.bits <= taskQueues_0.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[0].pop.valid <= taskQueues_0.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_0.io.connVec[0].pop.ready <= io.connPE[0].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_0.io.connVec[0].push <= io.connPE[0].push @[stealNW_TQ.scala 56:37]
    io.connPE[0].currLength <= taskQueues_0.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[1].pop.bits <= taskQueues_1.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[1].pop.valid <= taskQueues_1.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_1.io.connVec[0].pop.ready <= io.connPE[1].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_1.io.connVec[0].push <= io.connPE[1].push @[stealNW_TQ.scala 56:37]
    io.connPE[1].currLength <= taskQueues_1.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[2].pop.bits <= taskQueues_2.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[2].pop.valid <= taskQueues_2.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_2.io.connVec[0].pop.ready <= io.connPE[2].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_2.io.connVec[0].push <= io.connPE[2].push @[stealNW_TQ.scala 56:37]
    io.connPE[2].currLength <= taskQueues_2.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[3].pop.bits <= taskQueues_3.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[3].pop.valid <= taskQueues_3.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_3.io.connVec[0].pop.ready <= io.connPE[3].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_3.io.connVec[0].push <= io.connPE[3].push @[stealNW_TQ.scala 56:37]
    io.connPE[3].currLength <= taskQueues_3.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[4].pop.bits <= taskQueues_4.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[4].pop.valid <= taskQueues_4.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_4.io.connVec[0].pop.ready <= io.connPE[4].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_4.io.connVec[0].push <= io.connPE[4].push @[stealNW_TQ.scala 56:37]
    io.connPE[4].currLength <= taskQueues_4.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[5].pop.bits <= taskQueues_5.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[5].pop.valid <= taskQueues_5.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_5.io.connVec[0].pop.ready <= io.connPE[5].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_5.io.connVec[0].push <= io.connPE[5].push @[stealNW_TQ.scala 56:37]
    io.connPE[5].currLength <= taskQueues_5.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[6].pop.bits <= taskQueues_6.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[6].pop.valid <= taskQueues_6.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_6.io.connVec[0].pop.ready <= io.connPE[6].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_6.io.connVec[0].push <= io.connPE[6].push @[stealNW_TQ.scala 56:37]
    io.connPE[6].currLength <= taskQueues_6.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[7].pop.bits <= taskQueues_7.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[7].pop.valid <= taskQueues_7.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_7.io.connVec[0].pop.ready <= io.connPE[7].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_7.io.connVec[0].push <= io.connPE[7].push @[stealNW_TQ.scala 56:37]
    io.connPE[7].currLength <= taskQueues_7.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[8].pop.bits <= taskQueues_8.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[8].pop.valid <= taskQueues_8.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_8.io.connVec[0].pop.ready <= io.connPE[8].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_8.io.connVec[0].push <= io.connPE[8].push @[stealNW_TQ.scala 56:37]
    io.connPE[8].currLength <= taskQueues_8.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[9].pop.bits <= taskQueues_9.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[9].pop.valid <= taskQueues_9.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_9.io.connVec[0].pop.ready <= io.connPE[9].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_9.io.connVec[0].push <= io.connPE[9].push @[stealNW_TQ.scala 56:37]
    io.connPE[9].currLength <= taskQueues_9.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[10].pop.bits <= taskQueues_10.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[10].pop.valid <= taskQueues_10.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_10.io.connVec[0].pop.ready <= io.connPE[10].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_10.io.connVec[0].push <= io.connPE[10].push @[stealNW_TQ.scala 56:37]
    io.connPE[10].currLength <= taskQueues_10.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[11].pop.bits <= taskQueues_11.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[11].pop.valid <= taskQueues_11.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_11.io.connVec[0].pop.ready <= io.connPE[11].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_11.io.connVec[0].push <= io.connPE[11].push @[stealNW_TQ.scala 56:37]
    io.connPE[11].currLength <= taskQueues_11.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[12].pop.bits <= taskQueues_12.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[12].pop.valid <= taskQueues_12.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_12.io.connVec[0].pop.ready <= io.connPE[12].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_12.io.connVec[0].push <= io.connPE[12].push @[stealNW_TQ.scala 56:37]
    io.connPE[12].currLength <= taskQueues_12.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[13].pop.bits <= taskQueues_13.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[13].pop.valid <= taskQueues_13.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_13.io.connVec[0].pop.ready <= io.connPE[13].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_13.io.connVec[0].push <= io.connPE[13].push @[stealNW_TQ.scala 56:37]
    io.connPE[13].currLength <= taskQueues_13.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[14].pop.bits <= taskQueues_14.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[14].pop.valid <= taskQueues_14.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_14.io.connVec[0].pop.ready <= io.connPE[14].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_14.io.connVec[0].push <= io.connPE[14].push @[stealNW_TQ.scala 56:37]
    io.connPE[14].currLength <= taskQueues_14.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[15].pop.bits <= taskQueues_15.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[15].pop.valid <= taskQueues_15.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_15.io.connVec[0].pop.ready <= io.connPE[15].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_15.io.connVec[0].push <= io.connPE[15].push @[stealNW_TQ.scala 56:37]
    io.connPE[15].currLength <= taskQueues_15.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[16].pop.bits <= taskQueues_16.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[16].pop.valid <= taskQueues_16.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_16.io.connVec[0].pop.ready <= io.connPE[16].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_16.io.connVec[0].push <= io.connPE[16].push @[stealNW_TQ.scala 56:37]
    io.connPE[16].currLength <= taskQueues_16.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[17].pop.bits <= taskQueues_17.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[17].pop.valid <= taskQueues_17.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_17.io.connVec[0].pop.ready <= io.connPE[17].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_17.io.connVec[0].push <= io.connPE[17].push @[stealNW_TQ.scala 56:37]
    io.connPE[17].currLength <= taskQueues_17.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[18].pop.bits <= taskQueues_18.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[18].pop.valid <= taskQueues_18.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_18.io.connVec[0].pop.ready <= io.connPE[18].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_18.io.connVec[0].push <= io.connPE[18].push @[stealNW_TQ.scala 56:37]
    io.connPE[18].currLength <= taskQueues_18.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[19].pop.bits <= taskQueues_19.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[19].pop.valid <= taskQueues_19.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_19.io.connVec[0].pop.ready <= io.connPE[19].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_19.io.connVec[0].push <= io.connPE[19].push @[stealNW_TQ.scala 56:37]
    io.connPE[19].currLength <= taskQueues_19.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[20].pop.bits <= taskQueues_20.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[20].pop.valid <= taskQueues_20.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_20.io.connVec[0].pop.ready <= io.connPE[20].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_20.io.connVec[0].push <= io.connPE[20].push @[stealNW_TQ.scala 56:37]
    io.connPE[20].currLength <= taskQueues_20.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[21].pop.bits <= taskQueues_21.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[21].pop.valid <= taskQueues_21.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_21.io.connVec[0].pop.ready <= io.connPE[21].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_21.io.connVec[0].push <= io.connPE[21].push @[stealNW_TQ.scala 56:37]
    io.connPE[21].currLength <= taskQueues_21.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[22].pop.bits <= taskQueues_22.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[22].pop.valid <= taskQueues_22.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_22.io.connVec[0].pop.ready <= io.connPE[22].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_22.io.connVec[0].push <= io.connPE[22].push @[stealNW_TQ.scala 56:37]
    io.connPE[22].currLength <= taskQueues_22.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[23].pop.bits <= taskQueues_23.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[23].pop.valid <= taskQueues_23.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_23.io.connVec[0].pop.ready <= io.connPE[23].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_23.io.connVec[0].push <= io.connPE[23].push @[stealNW_TQ.scala 56:37]
    io.connPE[23].currLength <= taskQueues_23.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[24].pop.bits <= taskQueues_24.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[24].pop.valid <= taskQueues_24.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_24.io.connVec[0].pop.ready <= io.connPE[24].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_24.io.connVec[0].push <= io.connPE[24].push @[stealNW_TQ.scala 56:37]
    io.connPE[24].currLength <= taskQueues_24.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[25].pop.bits <= taskQueues_25.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[25].pop.valid <= taskQueues_25.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_25.io.connVec[0].pop.ready <= io.connPE[25].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_25.io.connVec[0].push <= io.connPE[25].push @[stealNW_TQ.scala 56:37]
    io.connPE[25].currLength <= taskQueues_25.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[26].pop.bits <= taskQueues_26.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[26].pop.valid <= taskQueues_26.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_26.io.connVec[0].pop.ready <= io.connPE[26].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_26.io.connVec[0].push <= io.connPE[26].push @[stealNW_TQ.scala 56:37]
    io.connPE[26].currLength <= taskQueues_26.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[27].pop.bits <= taskQueues_27.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[27].pop.valid <= taskQueues_27.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_27.io.connVec[0].pop.ready <= io.connPE[27].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_27.io.connVec[0].push <= io.connPE[27].push @[stealNW_TQ.scala 56:37]
    io.connPE[27].currLength <= taskQueues_27.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[28].pop.bits <= taskQueues_28.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[28].pop.valid <= taskQueues_28.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_28.io.connVec[0].pop.ready <= io.connPE[28].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_28.io.connVec[0].push <= io.connPE[28].push @[stealNW_TQ.scala 56:37]
    io.connPE[28].currLength <= taskQueues_28.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[29].pop.bits <= taskQueues_29.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[29].pop.valid <= taskQueues_29.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_29.io.connVec[0].pop.ready <= io.connPE[29].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_29.io.connVec[0].push <= io.connPE[29].push @[stealNW_TQ.scala 56:37]
    io.connPE[29].currLength <= taskQueues_29.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[30].pop.bits <= taskQueues_30.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[30].pop.valid <= taskQueues_30.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_30.io.connVec[0].pop.ready <= io.connPE[30].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_30.io.connVec[0].push <= io.connPE[30].push @[stealNW_TQ.scala 56:37]
    io.connPE[30].currLength <= taskQueues_30.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    io.connPE[31].pop.bits <= taskQueues_31.io.connVec[0].pop.bits @[stealNW_TQ.scala 56:37]
    io.connPE[31].pop.valid <= taskQueues_31.io.connVec[0].pop.valid @[stealNW_TQ.scala 56:37]
    taskQueues_31.io.connVec[0].pop.ready <= io.connPE[31].pop.ready @[stealNW_TQ.scala 56:37]
    taskQueues_31.io.connVec[0].push <= io.connPE[31].push @[stealNW_TQ.scala 56:37]
    io.connPE[31].currLength <= taskQueues_31.io.connVec[0].currLength @[stealNW_TQ.scala 56:37]
    stealServers_0.io.connQ <= taskQueues_0.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_1.io.connQ <= taskQueues_1.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_2.io.connQ <= taskQueues_2.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_3.io.connQ <= taskQueues_3.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_4.io.connQ <= taskQueues_4.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_5.io.connQ <= taskQueues_5.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_6.io.connQ <= taskQueues_6.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_7.io.connQ <= taskQueues_7.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_8.io.connQ <= taskQueues_8.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_9.io.connQ <= taskQueues_9.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_10.io.connQ <= taskQueues_10.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_11.io.connQ <= taskQueues_11.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_12.io.connQ <= taskQueues_12.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_13.io.connQ <= taskQueues_13.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_14.io.connQ <= taskQueues_14.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_15.io.connQ <= taskQueues_15.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_16.io.connQ <= taskQueues_16.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_17.io.connQ <= taskQueues_17.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_18.io.connQ <= taskQueues_18.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_19.io.connQ <= taskQueues_19.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_20.io.connQ <= taskQueues_20.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_21.io.connQ <= taskQueues_21.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_22.io.connQ <= taskQueues_22.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_23.io.connQ <= taskQueues_23.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_24.io.connQ <= taskQueues_24.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_25.io.connQ <= taskQueues_25.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_26.io.connQ <= taskQueues_26.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_27.io.connQ <= taskQueues_27.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_28.io.connQ <= taskQueues_28.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_29.io.connQ <= taskQueues_29.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_30.io.connQ <= taskQueues_30.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_31.io.connQ <= taskQueues_31.io.connVec[1] @[stealNW_TQ.scala 63:37]
    stealServers_0.io.connNetwork <= stealNet.io.connSS[1] @[stealNW_TQ.scala 69:33]
    stealServers_1.io.connNetwork <= stealNet.io.connSS[2] @[stealNW_TQ.scala 69:33]
    stealServers_2.io.connNetwork <= stealNet.io.connSS[3] @[stealNW_TQ.scala 69:33]
    stealServers_3.io.connNetwork <= stealNet.io.connSS[4] @[stealNW_TQ.scala 69:33]
    stealServers_4.io.connNetwork <= stealNet.io.connSS[5] @[stealNW_TQ.scala 69:33]
    stealServers_5.io.connNetwork <= stealNet.io.connSS[6] @[stealNW_TQ.scala 69:33]
    stealServers_6.io.connNetwork <= stealNet.io.connSS[7] @[stealNW_TQ.scala 69:33]
    stealServers_7.io.connNetwork <= stealNet.io.connSS[8] @[stealNW_TQ.scala 69:33]
    stealServers_8.io.connNetwork <= stealNet.io.connSS[9] @[stealNW_TQ.scala 69:33]
    stealServers_9.io.connNetwork <= stealNet.io.connSS[10] @[stealNW_TQ.scala 69:33]
    stealServers_10.io.connNetwork <= stealNet.io.connSS[11] @[stealNW_TQ.scala 69:33]
    stealServers_11.io.connNetwork <= stealNet.io.connSS[12] @[stealNW_TQ.scala 69:33]
    stealServers_12.io.connNetwork <= stealNet.io.connSS[13] @[stealNW_TQ.scala 69:33]
    stealServers_13.io.connNetwork <= stealNet.io.connSS[14] @[stealNW_TQ.scala 69:33]
    stealServers_14.io.connNetwork <= stealNet.io.connSS[15] @[stealNW_TQ.scala 69:33]
    stealServers_15.io.connNetwork <= stealNet.io.connSS[16] @[stealNW_TQ.scala 69:33]
    stealServers_16.io.connNetwork <= stealNet.io.connSS[17] @[stealNW_TQ.scala 69:33]
    stealServers_17.io.connNetwork <= stealNet.io.connSS[18] @[stealNW_TQ.scala 69:33]
    stealServers_18.io.connNetwork <= stealNet.io.connSS[19] @[stealNW_TQ.scala 69:33]
    stealServers_19.io.connNetwork <= stealNet.io.connSS[20] @[stealNW_TQ.scala 69:33]
    stealServers_20.io.connNetwork <= stealNet.io.connSS[21] @[stealNW_TQ.scala 69:33]
    stealServers_21.io.connNetwork <= stealNet.io.connSS[22] @[stealNW_TQ.scala 69:33]
    stealServers_22.io.connNetwork <= stealNet.io.connSS[23] @[stealNW_TQ.scala 69:33]
    stealServers_23.io.connNetwork <= stealNet.io.connSS[24] @[stealNW_TQ.scala 69:33]
    stealServers_24.io.connNetwork <= stealNet.io.connSS[25] @[stealNW_TQ.scala 69:33]
    stealServers_25.io.connNetwork <= stealNet.io.connSS[26] @[stealNW_TQ.scala 69:33]
    stealServers_26.io.connNetwork <= stealNet.io.connSS[27] @[stealNW_TQ.scala 69:33]
    stealServers_27.io.connNetwork <= stealNet.io.connSS[28] @[stealNW_TQ.scala 69:33]
    stealServers_28.io.connNetwork <= stealNet.io.connSS[29] @[stealNW_TQ.scala 69:33]
    stealServers_29.io.connNetwork <= stealNet.io.connSS[30] @[stealNW_TQ.scala 69:33]
    stealServers_30.io.connNetwork <= stealNet.io.connSS[31] @[stealNW_TQ.scala 69:33]
    stealServers_31.io.connNetwork <= stealNet.io.connSS[32] @[stealNW_TQ.scala 69:33]
    stealNet.io.connSS[0].data.qOutTask <= io.connVSS[0].data.qOutTask @[stealNW_TQ.scala 82:35]
    io.connVSS[0].data.availableTask.bits <= stealNet.io.connSS[0].data.availableTask.bits @[stealNW_TQ.scala 82:35]
    io.connVSS[0].data.availableTask.valid <= stealNet.io.connSS[0].data.availableTask.valid @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].data.availableTask.ready <= io.connVSS[0].data.availableTask.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].ctrl.stealReq.valid <= io.connVSS[0].ctrl.stealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[0].ctrl.stealReq.ready <= stealNet.io.connSS[0].ctrl.stealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[0].ctrl.serveStealReq.valid <= io.connVSS[0].ctrl.serveStealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[0].ctrl.serveStealReq.ready <= stealNet.io.connSS[0].ctrl.serveStealReq.ready @[stealNW_TQ.scala 82:35]
    stealServers_0.io.connNetwork <= stealNet.io.connSS[1] @[stealNW_TQ.scala 92:35]
    stealServers_1.io.connNetwork <= stealNet.io.connSS[2] @[stealNW_TQ.scala 92:35]
    stealServers_2.io.connNetwork <= stealNet.io.connSS[3] @[stealNW_TQ.scala 92:35]
    stealServers_3.io.connNetwork <= stealNet.io.connSS[4] @[stealNW_TQ.scala 92:35]
    stealServers_4.io.connNetwork <= stealNet.io.connSS[5] @[stealNW_TQ.scala 92:35]
    stealServers_5.io.connNetwork <= stealNet.io.connSS[6] @[stealNW_TQ.scala 92:35]
    stealServers_6.io.connNetwork <= stealNet.io.connSS[7] @[stealNW_TQ.scala 92:35]
    stealServers_7.io.connNetwork <= stealNet.io.connSS[8] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[9].data.qOutTask <= io.connVSS[1].data.qOutTask @[stealNW_TQ.scala 82:35]
    io.connVSS[1].data.availableTask.bits <= stealNet.io.connSS[9].data.availableTask.bits @[stealNW_TQ.scala 82:35]
    io.connVSS[1].data.availableTask.valid <= stealNet.io.connSS[9].data.availableTask.valid @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[9].data.availableTask.ready <= io.connVSS[1].data.availableTask.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[9].ctrl.stealReq.valid <= io.connVSS[1].ctrl.stealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[1].ctrl.stealReq.ready <= stealNet.io.connSS[9].ctrl.stealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[9].ctrl.serveStealReq.valid <= io.connVSS[1].ctrl.serveStealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[1].ctrl.serveStealReq.ready <= stealNet.io.connSS[9].ctrl.serveStealReq.ready @[stealNW_TQ.scala 82:35]
    stealServers_8.io.connNetwork <= stealNet.io.connSS[10] @[stealNW_TQ.scala 92:35]
    stealServers_9.io.connNetwork <= stealNet.io.connSS[11] @[stealNW_TQ.scala 92:35]
    stealServers_10.io.connNetwork <= stealNet.io.connSS[12] @[stealNW_TQ.scala 92:35]
    stealServers_11.io.connNetwork <= stealNet.io.connSS[13] @[stealNW_TQ.scala 92:35]
    stealServers_12.io.connNetwork <= stealNet.io.connSS[14] @[stealNW_TQ.scala 92:35]
    stealServers_13.io.connNetwork <= stealNet.io.connSS[15] @[stealNW_TQ.scala 92:35]
    stealServers_14.io.connNetwork <= stealNet.io.connSS[16] @[stealNW_TQ.scala 92:35]
    stealServers_15.io.connNetwork <= stealNet.io.connSS[17] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[18].data.qOutTask <= io.connVSS[2].data.qOutTask @[stealNW_TQ.scala 82:35]
    io.connVSS[2].data.availableTask.bits <= stealNet.io.connSS[18].data.availableTask.bits @[stealNW_TQ.scala 82:35]
    io.connVSS[2].data.availableTask.valid <= stealNet.io.connSS[18].data.availableTask.valid @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[18].data.availableTask.ready <= io.connVSS[2].data.availableTask.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[18].ctrl.stealReq.valid <= io.connVSS[2].ctrl.stealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[2].ctrl.stealReq.ready <= stealNet.io.connSS[18].ctrl.stealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[18].ctrl.serveStealReq.valid <= io.connVSS[2].ctrl.serveStealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[2].ctrl.serveStealReq.ready <= stealNet.io.connSS[18].ctrl.serveStealReq.ready @[stealNW_TQ.scala 82:35]
    stealServers_16.io.connNetwork <= stealNet.io.connSS[19] @[stealNW_TQ.scala 92:35]
    stealServers_17.io.connNetwork <= stealNet.io.connSS[20] @[stealNW_TQ.scala 92:35]
    stealServers_18.io.connNetwork <= stealNet.io.connSS[21] @[stealNW_TQ.scala 92:35]
    stealServers_19.io.connNetwork <= stealNet.io.connSS[22] @[stealNW_TQ.scala 92:35]
    stealServers_20.io.connNetwork <= stealNet.io.connSS[23] @[stealNW_TQ.scala 92:35]
    stealServers_21.io.connNetwork <= stealNet.io.connSS[24] @[stealNW_TQ.scala 92:35]
    stealServers_22.io.connNetwork <= stealNet.io.connSS[25] @[stealNW_TQ.scala 92:35]
    stealServers_23.io.connNetwork <= stealNet.io.connSS[26] @[stealNW_TQ.scala 92:35]
    stealNet.io.connSS[27].data.qOutTask <= io.connVSS[3].data.qOutTask @[stealNW_TQ.scala 82:35]
    io.connVSS[3].data.availableTask.bits <= stealNet.io.connSS[27].data.availableTask.bits @[stealNW_TQ.scala 82:35]
    io.connVSS[3].data.availableTask.valid <= stealNet.io.connSS[27].data.availableTask.valid @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[27].data.availableTask.ready <= io.connVSS[3].data.availableTask.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[27].ctrl.stealReq.valid <= io.connVSS[3].ctrl.stealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[3].ctrl.stealReq.ready <= stealNet.io.connSS[27].ctrl.stealReq.ready @[stealNW_TQ.scala 82:35]
    stealNet.io.connSS[27].ctrl.serveStealReq.valid <= io.connVSS[3].ctrl.serveStealReq.valid @[stealNW_TQ.scala 82:35]
    io.connVSS[3].ctrl.serveStealReq.ready <= stealNet.io.connSS[27].ctrl.serveStealReq.ready @[stealNW_TQ.scala 82:35]
    stealServers_24.io.connNetwork <= stealNet.io.connSS[28] @[stealNW_TQ.scala 92:35]
    stealServers_25.io.connNetwork <= stealNet.io.connSS[29] @[stealNW_TQ.scala 92:35]
    stealServers_26.io.connNetwork <= stealNet.io.connSS[30] @[stealNW_TQ.scala 92:35]
    stealServers_27.io.connNetwork <= stealNet.io.connSS[31] @[stealNW_TQ.scala 92:35]
    stealServers_28.io.connNetwork <= stealNet.io.connSS[32] @[stealNW_TQ.scala 92:35]
    stealServers_29.io.connNetwork <= stealNet.io.connSS[33] @[stealNW_TQ.scala 92:35]
    stealServers_30.io.connNetwork <= stealNet.io.connSS[34] @[stealNW_TQ.scala 92:35]
    stealServers_31.io.connNetwork <= stealNet.io.connSS[35] @[stealNW_TQ.scala 92:35]
    io.ntwDataUnitOccupancyVSS[0] <= stealNet.io.ntwDataUnitOccupancyVSS[0] @[stealNW_TQ.scala 103:48]
    io.ntwDataUnitOccupancyVSS[1] <= stealNet.io.ntwDataUnitOccupancyVSS[1] @[stealNW_TQ.scala 103:48]
    io.ntwDataUnitOccupancyVSS[2] <= stealNet.io.ntwDataUnitOccupancyVSS[2] @[stealNW_TQ.scala 103:48]
    io.ntwDataUnitOccupancyVSS[3] <= stealNet.io.ntwDataUnitOccupancyVSS[3] @[stealNW_TQ.scala 103:48]

  module Queue_115 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_116 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_117 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_118 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtualStealServer_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, read_burst_len : UInt<4>, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, write_burst_len : UInt<4>, write_last : UInt<1>, flip ntwDataUnitOccupancy : UInt<1>}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue_115 @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_116 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_117 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtualStealServer.scala 61:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtualStealServer.scala 61:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtualStealServer.scala 61:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtualStealServer.scala 61:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtualStealServer.scala 61:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtualStealServer.scala 61:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtualStealServer.scala 61:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtualStealServer.scala 61:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtualStealServer.scala 61:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtualStealServer.scala 61:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtualStealServer.scala 61:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtualStealServer.scala 61:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 64:44]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 65:44]
    reg procInterrupt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 66:44]
    reg maxLength : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 67:44]
    reg stateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 68:44]
    wire currLen : UInt<64> @[virtualStealServer.scala 69:41]
    reg contentionCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 70:44]
    reg contentionThresh : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1a")) @[virtualStealServer.scala 71:44]
    reg networkCongested : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 72:44]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 73:44]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 74:44]
    reg delta : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[virtualStealServer.scala 75:44]
    reg fifoTailReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 76:44]
    reg fifoHeadReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 77:44]
    reg popOrPush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[virtualStealServer.scala 78:44]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[virtualStealServer.scala 79:44]
    inst taskQueueBuffer of Queue_118 @[virtualStealServer.scala 80:43]
    taskQueueBuffer.clock <= clock
    taskQueueBuffer.reset <= reset
    reg memDataCounter : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[virtualStealServer.scala 81:44]
    node _T = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[virtualStealServer.scala 94:10]
    node _T_1 = and(_T, io.ntwDataUnitOccupancy) @[virtualStealServer.scala 94:52]
    node _T_2 = neq(contentionCounter, UInt<6>("h20")) @[virtualStealServer.scala 96:31]
    node _T_3 = and(_T_1, _T_2) @[virtualStealServer.scala 96:10]
    when _T_3 : @[virtualStealServer.scala 96:57]
      node _contentionCounter_T = add(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 97:48]
      node _contentionCounter_T_1 = tail(_contentionCounter_T, 1) @[virtualStealServer.scala 97:48]
      contentionCounter <= _contentionCounter_T_1 @[virtualStealServer.scala 97:27]
    else :
      node _T_4 = neq(contentionCounter, UInt<1>("h0")) @[virtualStealServer.scala 99:36]
      node _T_5 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_4) @[virtualStealServer.scala 98:56]
      node _T_6 = eq(io.ntwDataUnitOccupancy, UInt<1>("h0")) @[virtualStealServer.scala 100:20]
      node _T_7 = and(_T_5, _T_6) @[virtualStealServer.scala 100:17]
      when _T_7 : @[virtualStealServer.scala 100:46]
        node _contentionCounter_T_2 = sub(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 101:48]
        node _contentionCounter_T_3 = tail(_contentionCounter_T_2, 1) @[virtualStealServer.scala 101:48]
        contentionCounter <= _contentionCounter_T_3 @[virtualStealServer.scala 101:27]
      else :
        contentionCounter <= contentionCounter @[virtualStealServer.scala 103:27]
    node _T_8 = add(contentionThresh, delta) @[virtualStealServer.scala 107:49]
    node _T_9 = tail(_T_8, 1) @[virtualStealServer.scala 107:49]
    node _T_10 = geq(contentionCounter, _T_9) @[virtualStealServer.scala 107:28]
    when _T_10 : @[virtualStealServer.scala 107:58]
      networkCongested <= UInt<1>("h1") @[virtualStealServer.scala 108:26]
    else :
      node _T_11 = sub(contentionThresh, delta) @[virtualStealServer.scala 109:54]
      node _T_12 = tail(_T_11, 1) @[virtualStealServer.scala 109:54]
      node _T_13 = lt(contentionCounter, _T_12) @[virtualStealServer.scala 109:34]
      when _T_13 : @[virtualStealServer.scala 109:63]
        networkCongested <= UInt<1>("h0") @[virtualStealServer.scala 110:26]
      else :
        networkCongested <= networkCongested @[virtualStealServer.scala 112:26]
    node _T_14 = eq(stateReg, UInt<1>("h0")) @[virtualStealServer.scala 117:19]
    when _T_14 : @[virtualStealServer.scala 117:34]
      node _T_15 = eq(currLen, maxLength) @[virtualStealServer.scala 119:23]
      node _T_16 = and(_T_15, networkCongested) @[virtualStealServer.scala 119:37]
      node _T_17 = add(UInt<5>("h10"), currLen) @[virtualStealServer.scala 119:79]
      node _T_18 = tail(_T_17, 1) @[virtualStealServer.scala 119:79]
      node _T_19 = lt(maxLength, _T_18) @[virtualStealServer.scala 119:71]
      node _T_20 = or(_T_16, _T_19) @[virtualStealServer.scala 119:58]
      when _T_20 : @[virtualStealServer.scala 119:90]
        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 121:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 122:22]
      else :
        node _T_21 = eq(taskQueueBuffer.io.count, UInt<5>("h10")) @[virtualStealServer.scala 124:65]
        node _T_22 = and(networkCongested, _T_21) @[virtualStealServer.scala 124:37]
        when _T_22 : @[virtualStealServer.scala 124:74]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 126:22]
        else :
          when networkCongested : @[virtualStealServer.scala 128:37]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 130:22]
          else :
            node _T_23 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 132:20]
            node _T_24 = neq(currLen, UInt<1>("h0")) @[virtualStealServer.scala 132:49]
            node _T_25 = and(_T_23, _T_24) @[virtualStealServer.scala 132:38]
            node _T_26 = eq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 132:85]
            node _T_27 = and(_T_25, _T_26) @[virtualStealServer.scala 132:57]
            when _T_27 : @[virtualStealServer.scala 132:93]
              stateReg <= UInt<3>("h6") @[virtualStealServer.scala 134:22]
            else :
              node _T_28 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 136:20]
              node _T_29 = neq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 136:66]
              node _T_30 = and(_T_28, _T_29) @[virtualStealServer.scala 136:38]
              when _T_30 : @[virtualStealServer.scala 136:74]
                stateReg <= UInt<3>("h7") @[virtualStealServer.scala 138:22]
              else :
                node _T_31 = neq(procInterrupt, UInt<1>("h0")) @[virtualStealServer.scala 140:34]
                when _T_31 : @[virtualStealServer.scala 140:42]
                  stateReg <= UInt<4>("ha") @[virtualStealServer.scala 142:22]
                  rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 143:22]
    else :
      node _T_32 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 147:25]
      when _T_32 : @[virtualStealServer.scala 147:46]
        node _T_33 = eq(taskQueueBuffer.io.count, UInt<4>("hf")) @[virtualStealServer.scala 149:39]
        node _T_34 = and(_T_33, io.connNetwork.data.availableTask.valid) @[virtualStealServer.scala 149:48]
        when _T_34 : @[virtualStealServer.scala 149:91]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 151:22]
        else :
          node _T_35 = and(io.connNetwork.data.availableTask.valid, networkCongested) @[virtualStealServer.scala 153:60]
          when _T_35 : @[virtualStealServer.scala 153:80]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 155:22]
          else :
            node _T_36 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 157:20]
            when _T_36 : @[virtualStealServer.scala 157:38]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 159:22]
      else :
        node _T_37 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 163:25]
        when _T_37 : @[virtualStealServer.scala 163:54]
          when io.write_address.ready : @[virtualStealServer.scala 165:37]
            stateReg <= UInt<2>("h3") @[virtualStealServer.scala 166:22]
            memDataCounter <= UInt<5>("h10") @[virtualStealServer.scala 167:28]
        else :
          node _T_38 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 170:25]
          when _T_38 : @[virtualStealServer.scala 170:47]
            node _T_39 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 172:52]
            node _T_40 = and(io.write_data.ready, _T_39) @[virtualStealServer.scala 172:34]
            when _T_40 : @[virtualStealServer.scala 172:60]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 173:22]
              popOrPush <= UInt<1>("h0") @[virtualStealServer.scala 174:23]
              node _T_41 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 176:42]
              node _T_42 = tail(_T_41, 1) @[virtualStealServer.scala 176:42]
              node _T_43 = lt(fifoTailReg, _T_42) @[virtualStealServer.scala 176:30]
              when _T_43 : @[virtualStealServer.scala 176:48]
                node _fifoTailReg_T = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 177:44]
                node _fifoTailReg_T_1 = tail(_fifoTailReg_T, 1) @[virtualStealServer.scala 177:44]
                fifoTailReg <= _fifoTailReg_T_1 @[virtualStealServer.scala 177:29]
              else :
                fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 179:29]
            else :
              when io.write_data.ready : @[virtualStealServer.scala 182:40]
                node _memDataCounter_T = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 183:46]
                node _memDataCounter_T_1 = tail(_memDataCounter_T, 1) @[virtualStealServer.scala 183:46]
                memDataCounter <= _memDataCounter_T_1 @[virtualStealServer.scala 183:28]
                node _T_44 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 184:42]
                node _T_45 = tail(_T_44, 1) @[virtualStealServer.scala 184:42]
                node _T_46 = lt(fifoTailReg, _T_45) @[virtualStealServer.scala 184:30]
                when _T_46 : @[virtualStealServer.scala 184:48]
                  node _fifoTailReg_T_2 = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 185:44]
                  node _fifoTailReg_T_3 = tail(_fifoTailReg_T_2, 1) @[virtualStealServer.scala 185:44]
                  fifoTailReg <= _fifoTailReg_T_3 @[virtualStealServer.scala 185:29]
                else :
                  fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 187:29]
          else :
            node _T_47 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 191:25]
            when _T_47 : @[virtualStealServer.scala 191:53]
              when io.read_address.ready : @[virtualStealServer.scala 193:36]
                stateReg <= UInt<3>("h5") @[virtualStealServer.scala 194:22]
                node _memDataCounter_T_2 = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:43]
                node _memDataCounter_T_3 = mux(_memDataCounter_T_2, currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:34]
                memDataCounter <= _memDataCounter_T_3 @[virtualStealServer.scala 195:28]
            else :
              node _T_48 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 198:25]
              when _T_48 : @[virtualStealServer.scala 198:46]
                node _T_49 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 200:51]
                node _T_50 = and(io.read_data.valid, _T_49) @[virtualStealServer.scala 200:33]
                when _T_50 : @[virtualStealServer.scala 200:59]
                  stateReg <= UInt<4>("h8") @[virtualStealServer.scala 201:22]
                  popOrPush <= UInt<1>("h1") @[virtualStealServer.scala 202:23]
                  node _T_51 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 204:42]
                  node _T_52 = tail(_T_51, 1) @[virtualStealServer.scala 204:42]
                  node _T_53 = lt(fifoHeadReg, _T_52) @[virtualStealServer.scala 204:30]
                  when _T_53 : @[virtualStealServer.scala 204:48]
                    node _fifoHeadReg_T = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 205:44]
                    node _fifoHeadReg_T_1 = tail(_fifoHeadReg_T, 1) @[virtualStealServer.scala 205:44]
                    fifoHeadReg <= _fifoHeadReg_T_1 @[virtualStealServer.scala 205:29]
                  else :
                    fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 207:29]
                else :
                  when io.read_data.valid : @[virtualStealServer.scala 209:39]
                    node _memDataCounter_T_4 = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 210:46]
                    node _memDataCounter_T_5 = tail(_memDataCounter_T_4, 1) @[virtualStealServer.scala 210:46]
                    memDataCounter <= _memDataCounter_T_5 @[virtualStealServer.scala 210:28]
                    node _T_54 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 211:42]
                    node _T_55 = tail(_T_54, 1) @[virtualStealServer.scala 211:42]
                    node _T_56 = lt(fifoHeadReg, _T_55) @[virtualStealServer.scala 211:30]
                    when _T_56 : @[virtualStealServer.scala 211:48]
                      node _fifoHeadReg_T_2 = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 212:44]
                      node _fifoHeadReg_T_3 = tail(_fifoHeadReg_T_2, 1) @[virtualStealServer.scala 212:44]
                      fifoHeadReg <= _fifoHeadReg_T_3 @[virtualStealServer.scala 212:29]
                    else :
                      fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 214:29]
              else :
                node _T_57 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 218:25]
                when _T_57 : @[virtualStealServer.scala 218:48]
                  when io.connNetwork.data.qOutTask.ready : @[virtualStealServer.scala 220:49]
                    stateReg <= UInt<1>("h0") @[virtualStealServer.scala 221:22]
                  else :
                    when networkCongested : @[virtualStealServer.scala 222:37]
                      stateReg <= UInt<1>("h0") @[virtualStealServer.scala 223:22]
                    else :
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 225:22]
                else :
                  node _T_58 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 228:25]
                  when _T_58 : @[virtualStealServer.scala 228:54]
                    when io.connNetwork.ctrl.serveStealReq.ready : @[virtualStealServer.scala 230:54]
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 232:22]
                    else :
                      when networkCongested : @[virtualStealServer.scala 234:37]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 236:22]
                  else :
                    node _T_59 = eq(stateReg, UInt<4>("h9")) @[virtualStealServer.scala 240:25]
                    when _T_59 : @[virtualStealServer.scala 240:46]
                      node _T_60 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 242:21]
                      when _T_60 : @[virtualStealServer.scala 242:33]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 244:22]
                      else :
                        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 248:22]
                    else :
                      node _T_61 = eq(stateReg, UInt<4>("ha")) @[virtualStealServer.scala 252:25]
                      when _T_61 : @[virtualStealServer.scala 252:57]
                        node _T_62 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 254:21]
                        when _T_62 : @[virtualStealServer.scala 254:33]
                          stateReg <= UInt<1>("h0") @[virtualStealServer.scala 255:22]
                        else :
                          stateReg <= UInt<4>("ha") @[virtualStealServer.scala 257:22]
    io.connNetwork.data.qOutTask.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 262:45]
    io.write_data.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 263:45]
    io.read_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 267:45]
    io.read_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 268:45]
    io.read_data.ready <= UInt<1>("h0") @[virtualStealServer.scala 269:45]
    io.write_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 270:45]
    io.write_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 271:45]
    io.write_data.valid <= UInt<1>("h0") @[virtualStealServer.scala 272:45]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[virtualStealServer.scala 275:45]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[virtualStealServer.scala 276:45]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 279:45]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 280:45]
    taskQueueBuffer.io.enq.valid <= UInt<1>("h0") @[virtualStealServer.scala 283:45]
    taskQueueBuffer.io.enq.bits <= UInt<1>("h0") @[virtualStealServer.scala 284:45]
    taskQueueBuffer.io.deq.ready <= UInt<1>("h0") @[virtualStealServer.scala 286:45]
    io.write_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 289:45]
    io.write_last <= UInt<1>("h0") @[virtualStealServer.scala 290:45]
    io.read_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 291:45]
    node _T_63 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 296:19]
    when _T_63 : @[virtualStealServer.scala 296:40]
      taskQueueBuffer.io.enq.bits <= io.connNetwork.data.availableTask.bits @[virtualStealServer.scala 298:49]
      io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[virtualStealServer.scala 299:49]
      taskQueueBuffer.io.enq.valid <= io.connNetwork.data.availableTask.valid @[virtualStealServer.scala 300:49]
    else :
      node _T_64 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 302:25]
      when _T_64 : @[virtualStealServer.scala 302:54]
        io.write_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 304:49]
        node _io_write_address_bits_T = dshl(fifoTailReg, addrShift) @[virtualStealServer.scala 305:65]
        node _io_write_address_bits_T_1 = add(_io_write_address_bits_T, rAddr) @[virtualStealServer.scala 305:79]
        node _io_write_address_bits_T_2 = tail(_io_write_address_bits_T_1, 1) @[virtualStealServer.scala 305:79]
        io.write_address.bits <= _io_write_address_bits_T_2 @[virtualStealServer.scala 305:49]
        io.write_burst_len <= UInt<4>("hf") @[virtualStealServer.scala 306:49]
      else :
        node _T_65 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 308:25]
        when _T_65 : @[virtualStealServer.scala 308:47]
          io.write_data.valid <= UInt<1>("h1") @[virtualStealServer.scala 310:49]
          taskQueueBuffer.io.deq.ready <= io.write_data.ready @[virtualStealServer.scala 311:49]
          node _T_66 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 312:29]
          when _T_66 : @[virtualStealServer.scala 312:37]
            io.write_last <= UInt<1>("h1") @[virtualStealServer.scala 313:55]
        else :
          node _T_67 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 317:25]
          when _T_67 : @[virtualStealServer.scala 317:53]
            io.read_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 319:49]
            node _io_read_address_bits_T = dshl(fifoHeadReg, addrShift) @[virtualStealServer.scala 320:65]
            node _io_read_address_bits_T_1 = add(_io_read_address_bits_T, rAddr) @[virtualStealServer.scala 320:79]
            node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtualStealServer.scala 320:79]
            io.read_address.bits <= _io_read_address_bits_T_2 @[virtualStealServer.scala 320:49]
            node _io_read_burst_len_T = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 321:64]
            node _io_read_burst_len_T_1 = sub(currLen, UInt<1>("h1")) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_2 = tail(_io_read_burst_len_T_1, 1) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_3 = mux(_io_read_burst_len_T, _io_read_burst_len_T_2, UInt<4>("hf")) @[virtualStealServer.scala 321:55]
            io.read_burst_len <= _io_read_burst_len_T_3 @[virtualStealServer.scala 321:49]
          else :
            node _T_68 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 323:25]
            when _T_68 : @[virtualStealServer.scala 323:46]
              io.read_data.ready <= UInt<1>("h1") @[virtualStealServer.scala 325:49]
              taskQueueBuffer.io.enq.bits <= io.read_data.bits @[virtualStealServer.scala 326:49]
              taskQueueBuffer.io.enq.valid <= io.read_data.valid @[virtualStealServer.scala 327:49]
            else :
              node _T_69 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 329:25]
              when _T_69 : @[virtualStealServer.scala 329:48]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[virtualStealServer.scala 331:49]
                taskQueueBuffer.io.deq.ready <= io.connNetwork.data.qOutTask.ready @[virtualStealServer.scala 332:49]
              else :
                node _T_70 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 334:25]
                when _T_70 : @[virtualStealServer.scala 334:54]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[virtualStealServer.scala 336:49]
    reg lengthHistroy : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 342:32]
    node _T_71 = gt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 344:22]
    when _T_71 : @[virtualStealServer.scala 344:36]
      node _currLen_T = sub(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 346:32]
      node _currLen_T_1 = tail(_currLen_T, 1) @[virtualStealServer.scala 346:32]
      currLen <= _currLen_T_1 @[virtualStealServer.scala 346:17]
      lengthHistroy <= currLen @[virtualStealServer.scala 347:23]
    else :
      node _T_72 = lt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 349:28]
      when _T_72 : @[virtualStealServer.scala 349:42]
        node _currLen_T_2 = sub(maxLength, fifoHeadReg) @[virtualStealServer.scala 351:30]
        node _currLen_T_3 = tail(_currLen_T_2, 1) @[virtualStealServer.scala 351:30]
        node _currLen_T_4 = add(_currLen_T_3, fifoTailReg) @[virtualStealServer.scala 351:44]
        node _currLen_T_5 = tail(_currLen_T_4, 1) @[virtualStealServer.scala 351:44]
        currLen <= _currLen_T_5 @[virtualStealServer.scala 351:17]
        lengthHistroy <= currLen @[virtualStealServer.scala 352:23]
      else :
        lengthHistroy <= lengthHistroy @[virtualStealServer.scala 356:23]
        when popOrPush : @[virtualStealServer.scala 358:24]
          currLen <= UInt<1>("h0") @[virtualStealServer.scala 360:21]
        else :
          node _currLen_T_6 = add(lengthHistroy, UInt<1>("h1")) @[virtualStealServer.scala 364:38]
          node _currLen_T_7 = tail(_currLen_T_6, 1) @[virtualStealServer.scala 364:38]
          currLen <= _currLen_T_7 @[virtualStealServer.scala 364:21]
    when rdReq : @[virtualStealServer.scala 371:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_73 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_73 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_74 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_74 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_75 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_75 : @[RegisterBlock.scala 224:38]
        data <= maxLength @[RegisterBlock.scala 225:16]
      node _T_76 = eq(UInt<5>("h18"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_76 : @[RegisterBlock.scala 224:38]
        data <= fifoTailReg @[RegisterBlock.scala 225:16]
      node _T_77 = eq(UInt<6>("h20"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_77 : @[RegisterBlock.scala 224:38]
        data <= fifoHeadReg @[RegisterBlock.scala 225:16]
      node _T_78 = eq(UInt<6>("h28"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_78 : @[RegisterBlock.scala 224:38]
        data <= procInterrupt @[RegisterBlock.scala 225:16]
      node _T_79 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_80 : @[RegisterBlock.scala 182:11]
        node _T_81 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_81 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtualStealServer.scala 375:27]
      node _T_82 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_82 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_83 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_83 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_84 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_84 : @[RegisterBlock.scala 252:38]
        wire _maxLength_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _maxLength_WIRE <= maxLength @[RegisterBlock.scala 118:51]
        node _maxLength_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _maxLength_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _maxLength_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _maxLength_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _maxLength_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _maxLength_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _maxLength_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _maxLength_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node maxLength_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node maxLength_byte_original = bits(_maxLength_WIRE, 7, 0) @[Interface.scala 258:39]
        node _maxLength_T_8 = mux(_maxLength_T, maxLength_byte_wdata, maxLength_byte_original) @[Interface.scala 259:14]
        node maxLength_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node maxLength_byte_original_1 = bits(_maxLength_WIRE, 15, 8) @[Interface.scala 258:39]
        node _maxLength_T_9 = mux(_maxLength_T_1, maxLength_byte_wdata_1, maxLength_byte_original_1) @[Interface.scala 259:14]
        node maxLength_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node maxLength_byte_original_2 = bits(_maxLength_WIRE, 23, 16) @[Interface.scala 258:39]
        node _maxLength_T_10 = mux(_maxLength_T_2, maxLength_byte_wdata_2, maxLength_byte_original_2) @[Interface.scala 259:14]
        node maxLength_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node maxLength_byte_original_3 = bits(_maxLength_WIRE, 31, 24) @[Interface.scala 258:39]
        node _maxLength_T_11 = mux(_maxLength_T_3, maxLength_byte_wdata_3, maxLength_byte_original_3) @[Interface.scala 259:14]
        node maxLength_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node maxLength_byte_original_4 = bits(_maxLength_WIRE, 39, 32) @[Interface.scala 258:39]
        node _maxLength_T_12 = mux(_maxLength_T_4, maxLength_byte_wdata_4, maxLength_byte_original_4) @[Interface.scala 259:14]
        node maxLength_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node maxLength_byte_original_5 = bits(_maxLength_WIRE, 47, 40) @[Interface.scala 258:39]
        node _maxLength_T_13 = mux(_maxLength_T_5, maxLength_byte_wdata_5, maxLength_byte_original_5) @[Interface.scala 259:14]
        node maxLength_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node maxLength_byte_original_6 = bits(_maxLength_WIRE, 55, 48) @[Interface.scala 258:39]
        node _maxLength_T_14 = mux(_maxLength_T_6, maxLength_byte_wdata_6, maxLength_byte_original_6) @[Interface.scala 259:14]
        node maxLength_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node maxLength_byte_original_7 = bits(_maxLength_WIRE, 63, 56) @[Interface.scala 258:39]
        node _maxLength_T_15 = mux(_maxLength_T_7, maxLength_byte_wdata_7, maxLength_byte_original_7) @[Interface.scala 259:14]
        wire _maxLength_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _maxLength_WIRE_1[0] <= _maxLength_T_8 @[Interface.scala 254:12]
        _maxLength_WIRE_1[1] <= _maxLength_T_9 @[Interface.scala 254:12]
        _maxLength_WIRE_1[2] <= _maxLength_T_10 @[Interface.scala 254:12]
        _maxLength_WIRE_1[3] <= _maxLength_T_11 @[Interface.scala 254:12]
        _maxLength_WIRE_1[4] <= _maxLength_T_12 @[Interface.scala 254:12]
        _maxLength_WIRE_1[5] <= _maxLength_T_13 @[Interface.scala 254:12]
        _maxLength_WIRE_1[6] <= _maxLength_T_14 @[Interface.scala 254:12]
        _maxLength_WIRE_1[7] <= _maxLength_T_15 @[Interface.scala 254:12]
        node maxLength_lo_lo = cat(_maxLength_WIRE_1[1], _maxLength_WIRE_1[0]) @[Interface.scala 262:7]
        node maxLength_lo_hi = cat(_maxLength_WIRE_1[3], _maxLength_WIRE_1[2]) @[Interface.scala 262:7]
        node maxLength_lo = cat(maxLength_lo_hi, maxLength_lo_lo) @[Interface.scala 262:7]
        node maxLength_hi_lo = cat(_maxLength_WIRE_1[5], _maxLength_WIRE_1[4]) @[Interface.scala 262:7]
        node maxLength_hi_hi = cat(_maxLength_WIRE_1[7], _maxLength_WIRE_1[6]) @[Interface.scala 262:7]
        node maxLength_hi = cat(maxLength_hi_hi, maxLength_hi_lo) @[Interface.scala 262:7]
        node _maxLength_T_16 = cat(maxLength_hi, maxLength_lo) @[Interface.scala 262:7]
        wire _maxLength_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _maxLength_WIRE_2 <= _maxLength_T_16 @[RegisterBlock.scala 118:82]
        maxLength <= _maxLength_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_85 = eq(UInt<5>("h18"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_85 : @[RegisterBlock.scala 252:38]
        wire _fifoTailReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoTailReg_WIRE <= fifoTailReg @[RegisterBlock.scala 118:51]
        node _fifoTailReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoTailReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoTailReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoTailReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoTailReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoTailReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoTailReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoTailReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoTailReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoTailReg_byte_original = bits(_fifoTailReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoTailReg_T_12 = mux(_fifoTailReg_T_4, fifoTailReg_byte_wdata, fifoTailReg_byte_original) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_1 = bits(_fifoTailReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoTailReg_T_13 = mux(_fifoTailReg_T_5, fifoTailReg_byte_wdata_1, fifoTailReg_byte_original_1) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_2 = bits(_fifoTailReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoTailReg_T_14 = mux(_fifoTailReg_T_6, fifoTailReg_byte_wdata_2, fifoTailReg_byte_original_2) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_3 = bits(_fifoTailReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoTailReg_T_15 = mux(_fifoTailReg_T_7, fifoTailReg_byte_wdata_3, fifoTailReg_byte_original_3) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_4 = bits(_fifoTailReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoTailReg_T_16 = mux(_fifoTailReg_T_8, fifoTailReg_byte_wdata_4, fifoTailReg_byte_original_4) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_5 = bits(_fifoTailReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoTailReg_T_17 = mux(_fifoTailReg_T_9, fifoTailReg_byte_wdata_5, fifoTailReg_byte_original_5) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_6 = bits(_fifoTailReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoTailReg_T_18 = mux(_fifoTailReg_T_10, fifoTailReg_byte_wdata_6, fifoTailReg_byte_original_6) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_7 = bits(_fifoTailReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoTailReg_T_19 = mux(_fifoTailReg_T_11, fifoTailReg_byte_wdata_7, fifoTailReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoTailReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[0] <= _fifoTailReg_T_12 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[1] <= _fifoTailReg_T_13 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[2] <= _fifoTailReg_T_14 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[3] <= _fifoTailReg_T_15 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[4] <= _fifoTailReg_T_16 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[5] <= _fifoTailReg_T_17 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[6] <= _fifoTailReg_T_18 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[7] <= _fifoTailReg_T_19 @[Interface.scala 254:12]
        node fifoTailReg_lo_lo = cat(_fifoTailReg_WIRE_1[1], _fifoTailReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoTailReg_lo_hi = cat(_fifoTailReg_WIRE_1[3], _fifoTailReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoTailReg_lo = cat(fifoTailReg_lo_hi, fifoTailReg_lo_lo) @[Interface.scala 262:7]
        node fifoTailReg_hi_lo = cat(_fifoTailReg_WIRE_1[5], _fifoTailReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoTailReg_hi_hi = cat(_fifoTailReg_WIRE_1[7], _fifoTailReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoTailReg_hi = cat(fifoTailReg_hi_hi, fifoTailReg_hi_lo) @[Interface.scala 262:7]
        node _fifoTailReg_T_20 = cat(fifoTailReg_hi, fifoTailReg_lo) @[Interface.scala 262:7]
        wire _fifoTailReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoTailReg_WIRE_2 <= _fifoTailReg_T_20 @[RegisterBlock.scala 118:82]
        fifoTailReg <= _fifoTailReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_86 = eq(UInt<6>("h20"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_86 : @[RegisterBlock.scala 252:38]
        wire _fifoHeadReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoHeadReg_WIRE <= fifoHeadReg @[RegisterBlock.scala 118:51]
        node _fifoHeadReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoHeadReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoHeadReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoHeadReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoHeadReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoHeadReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoHeadReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoHeadReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoHeadReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original = bits(_fifoHeadReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoHeadReg_T_12 = mux(_fifoHeadReg_T_4, fifoHeadReg_byte_wdata, fifoHeadReg_byte_original) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_1 = bits(_fifoHeadReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoHeadReg_T_13 = mux(_fifoHeadReg_T_5, fifoHeadReg_byte_wdata_1, fifoHeadReg_byte_original_1) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_2 = bits(_fifoHeadReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoHeadReg_T_14 = mux(_fifoHeadReg_T_6, fifoHeadReg_byte_wdata_2, fifoHeadReg_byte_original_2) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_3 = bits(_fifoHeadReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoHeadReg_T_15 = mux(_fifoHeadReg_T_7, fifoHeadReg_byte_wdata_3, fifoHeadReg_byte_original_3) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_4 = bits(_fifoHeadReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoHeadReg_T_16 = mux(_fifoHeadReg_T_8, fifoHeadReg_byte_wdata_4, fifoHeadReg_byte_original_4) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_5 = bits(_fifoHeadReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoHeadReg_T_17 = mux(_fifoHeadReg_T_9, fifoHeadReg_byte_wdata_5, fifoHeadReg_byte_original_5) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_6 = bits(_fifoHeadReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoHeadReg_T_18 = mux(_fifoHeadReg_T_10, fifoHeadReg_byte_wdata_6, fifoHeadReg_byte_original_6) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_7 = bits(_fifoHeadReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoHeadReg_T_19 = mux(_fifoHeadReg_T_11, fifoHeadReg_byte_wdata_7, fifoHeadReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoHeadReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[0] <= _fifoHeadReg_T_12 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[1] <= _fifoHeadReg_T_13 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[2] <= _fifoHeadReg_T_14 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[3] <= _fifoHeadReg_T_15 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[4] <= _fifoHeadReg_T_16 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[5] <= _fifoHeadReg_T_17 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[6] <= _fifoHeadReg_T_18 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[7] <= _fifoHeadReg_T_19 @[Interface.scala 254:12]
        node fifoHeadReg_lo_lo = cat(_fifoHeadReg_WIRE_1[1], _fifoHeadReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoHeadReg_lo_hi = cat(_fifoHeadReg_WIRE_1[3], _fifoHeadReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoHeadReg_lo = cat(fifoHeadReg_lo_hi, fifoHeadReg_lo_lo) @[Interface.scala 262:7]
        node fifoHeadReg_hi_lo = cat(_fifoHeadReg_WIRE_1[5], _fifoHeadReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoHeadReg_hi_hi = cat(_fifoHeadReg_WIRE_1[7], _fifoHeadReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoHeadReg_hi = cat(fifoHeadReg_hi_hi, fifoHeadReg_hi_lo) @[Interface.scala 262:7]
        node _fifoHeadReg_T_20 = cat(fifoHeadReg_hi, fifoHeadReg_lo) @[Interface.scala 262:7]
        wire _fifoHeadReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoHeadReg_WIRE_2 <= _fifoHeadReg_T_20 @[RegisterBlock.scala 118:82]
        fifoHeadReg <= _fifoHeadReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_87 = eq(UInt<6>("h28"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_87 : @[RegisterBlock.scala 252:38]
        wire _procInterrupt_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _procInterrupt_WIRE <= procInterrupt @[RegisterBlock.scala 118:51]
        node _procInterrupt_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _procInterrupt_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _procInterrupt_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _procInterrupt_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _procInterrupt_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _procInterrupt_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _procInterrupt_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _procInterrupt_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node procInterrupt_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node procInterrupt_byte_original = bits(_procInterrupt_WIRE, 7, 0) @[Interface.scala 258:39]
        node _procInterrupt_T_8 = mux(_procInterrupt_T, procInterrupt_byte_wdata, procInterrupt_byte_original) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node procInterrupt_byte_original_1 = bits(_procInterrupt_WIRE, 15, 8) @[Interface.scala 258:39]
        node _procInterrupt_T_9 = mux(_procInterrupt_T_1, procInterrupt_byte_wdata_1, procInterrupt_byte_original_1) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node procInterrupt_byte_original_2 = bits(_procInterrupt_WIRE, 23, 16) @[Interface.scala 258:39]
        node _procInterrupt_T_10 = mux(_procInterrupt_T_2, procInterrupt_byte_wdata_2, procInterrupt_byte_original_2) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node procInterrupt_byte_original_3 = bits(_procInterrupt_WIRE, 31, 24) @[Interface.scala 258:39]
        node _procInterrupt_T_11 = mux(_procInterrupt_T_3, procInterrupt_byte_wdata_3, procInterrupt_byte_original_3) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node procInterrupt_byte_original_4 = bits(_procInterrupt_WIRE, 39, 32) @[Interface.scala 258:39]
        node _procInterrupt_T_12 = mux(_procInterrupt_T_4, procInterrupt_byte_wdata_4, procInterrupt_byte_original_4) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node procInterrupt_byte_original_5 = bits(_procInterrupt_WIRE, 47, 40) @[Interface.scala 258:39]
        node _procInterrupt_T_13 = mux(_procInterrupt_T_5, procInterrupt_byte_wdata_5, procInterrupt_byte_original_5) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node procInterrupt_byte_original_6 = bits(_procInterrupt_WIRE, 55, 48) @[Interface.scala 258:39]
        node _procInterrupt_T_14 = mux(_procInterrupt_T_6, procInterrupt_byte_wdata_6, procInterrupt_byte_original_6) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node procInterrupt_byte_original_7 = bits(_procInterrupt_WIRE, 63, 56) @[Interface.scala 258:39]
        node _procInterrupt_T_15 = mux(_procInterrupt_T_7, procInterrupt_byte_wdata_7, procInterrupt_byte_original_7) @[Interface.scala 259:14]
        wire _procInterrupt_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[0] <= _procInterrupt_T_8 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[1] <= _procInterrupt_T_9 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[2] <= _procInterrupt_T_10 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[3] <= _procInterrupt_T_11 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[4] <= _procInterrupt_T_12 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[5] <= _procInterrupt_T_13 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[6] <= _procInterrupt_T_14 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[7] <= _procInterrupt_T_15 @[Interface.scala 254:12]
        node procInterrupt_lo_lo = cat(_procInterrupt_WIRE_1[1], _procInterrupt_WIRE_1[0]) @[Interface.scala 262:7]
        node procInterrupt_lo_hi = cat(_procInterrupt_WIRE_1[3], _procInterrupt_WIRE_1[2]) @[Interface.scala 262:7]
        node procInterrupt_lo = cat(procInterrupt_lo_hi, procInterrupt_lo_lo) @[Interface.scala 262:7]
        node procInterrupt_hi_lo = cat(_procInterrupt_WIRE_1[5], _procInterrupt_WIRE_1[4]) @[Interface.scala 262:7]
        node procInterrupt_hi_hi = cat(_procInterrupt_WIRE_1[7], _procInterrupt_WIRE_1[6]) @[Interface.scala 262:7]
        node procInterrupt_hi = cat(procInterrupt_hi_hi, procInterrupt_hi_lo) @[Interface.scala 262:7]
        node _procInterrupt_T_16 = cat(procInterrupt_hi, procInterrupt_lo) @[Interface.scala 262:7]
        wire _procInterrupt_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _procInterrupt_WIRE_2 <= _procInterrupt_T_16 @[RegisterBlock.scala 118:82]
        procInterrupt <= _procInterrupt_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_88 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_89 : @[RegisterBlock.scala 198:11]
        node _T_90 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_90 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module Queue_119 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_120 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_121 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_122 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtualStealServer_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, read_burst_len : UInt<4>, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, write_burst_len : UInt<4>, write_last : UInt<1>, flip ntwDataUnitOccupancy : UInt<1>}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue_119 @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_120 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_121 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtualStealServer.scala 61:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtualStealServer.scala 61:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtualStealServer.scala 61:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtualStealServer.scala 61:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtualStealServer.scala 61:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtualStealServer.scala 61:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtualStealServer.scala 61:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtualStealServer.scala 61:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtualStealServer.scala 61:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtualStealServer.scala 61:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtualStealServer.scala 61:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtualStealServer.scala 61:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 64:44]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 65:44]
    reg procInterrupt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 66:44]
    reg maxLength : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 67:44]
    reg stateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 68:44]
    wire currLen : UInt<64> @[virtualStealServer.scala 69:41]
    reg contentionCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 70:44]
    reg contentionThresh : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1a")) @[virtualStealServer.scala 71:44]
    reg networkCongested : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 72:44]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 73:44]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 74:44]
    reg delta : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[virtualStealServer.scala 75:44]
    reg fifoTailReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 76:44]
    reg fifoHeadReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 77:44]
    reg popOrPush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[virtualStealServer.scala 78:44]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[virtualStealServer.scala 79:44]
    inst taskQueueBuffer of Queue_122 @[virtualStealServer.scala 80:43]
    taskQueueBuffer.clock <= clock
    taskQueueBuffer.reset <= reset
    reg memDataCounter : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[virtualStealServer.scala 81:44]
    node _T = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[virtualStealServer.scala 94:10]
    node _T_1 = and(_T, io.ntwDataUnitOccupancy) @[virtualStealServer.scala 94:52]
    node _T_2 = neq(contentionCounter, UInt<6>("h20")) @[virtualStealServer.scala 96:31]
    node _T_3 = and(_T_1, _T_2) @[virtualStealServer.scala 96:10]
    when _T_3 : @[virtualStealServer.scala 96:57]
      node _contentionCounter_T = add(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 97:48]
      node _contentionCounter_T_1 = tail(_contentionCounter_T, 1) @[virtualStealServer.scala 97:48]
      contentionCounter <= _contentionCounter_T_1 @[virtualStealServer.scala 97:27]
    else :
      node _T_4 = neq(contentionCounter, UInt<1>("h0")) @[virtualStealServer.scala 99:36]
      node _T_5 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_4) @[virtualStealServer.scala 98:56]
      node _T_6 = eq(io.ntwDataUnitOccupancy, UInt<1>("h0")) @[virtualStealServer.scala 100:20]
      node _T_7 = and(_T_5, _T_6) @[virtualStealServer.scala 100:17]
      when _T_7 : @[virtualStealServer.scala 100:46]
        node _contentionCounter_T_2 = sub(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 101:48]
        node _contentionCounter_T_3 = tail(_contentionCounter_T_2, 1) @[virtualStealServer.scala 101:48]
        contentionCounter <= _contentionCounter_T_3 @[virtualStealServer.scala 101:27]
      else :
        contentionCounter <= contentionCounter @[virtualStealServer.scala 103:27]
    node _T_8 = add(contentionThresh, delta) @[virtualStealServer.scala 107:49]
    node _T_9 = tail(_T_8, 1) @[virtualStealServer.scala 107:49]
    node _T_10 = geq(contentionCounter, _T_9) @[virtualStealServer.scala 107:28]
    when _T_10 : @[virtualStealServer.scala 107:58]
      networkCongested <= UInt<1>("h1") @[virtualStealServer.scala 108:26]
    else :
      node _T_11 = sub(contentionThresh, delta) @[virtualStealServer.scala 109:54]
      node _T_12 = tail(_T_11, 1) @[virtualStealServer.scala 109:54]
      node _T_13 = lt(contentionCounter, _T_12) @[virtualStealServer.scala 109:34]
      when _T_13 : @[virtualStealServer.scala 109:63]
        networkCongested <= UInt<1>("h0") @[virtualStealServer.scala 110:26]
      else :
        networkCongested <= networkCongested @[virtualStealServer.scala 112:26]
    node _T_14 = eq(stateReg, UInt<1>("h0")) @[virtualStealServer.scala 117:19]
    when _T_14 : @[virtualStealServer.scala 117:34]
      node _T_15 = eq(currLen, maxLength) @[virtualStealServer.scala 119:23]
      node _T_16 = and(_T_15, networkCongested) @[virtualStealServer.scala 119:37]
      node _T_17 = add(UInt<5>("h10"), currLen) @[virtualStealServer.scala 119:79]
      node _T_18 = tail(_T_17, 1) @[virtualStealServer.scala 119:79]
      node _T_19 = lt(maxLength, _T_18) @[virtualStealServer.scala 119:71]
      node _T_20 = or(_T_16, _T_19) @[virtualStealServer.scala 119:58]
      when _T_20 : @[virtualStealServer.scala 119:90]
        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 121:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 122:22]
      else :
        node _T_21 = eq(taskQueueBuffer.io.count, UInt<5>("h10")) @[virtualStealServer.scala 124:65]
        node _T_22 = and(networkCongested, _T_21) @[virtualStealServer.scala 124:37]
        when _T_22 : @[virtualStealServer.scala 124:74]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 126:22]
        else :
          when networkCongested : @[virtualStealServer.scala 128:37]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 130:22]
          else :
            node _T_23 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 132:20]
            node _T_24 = neq(currLen, UInt<1>("h0")) @[virtualStealServer.scala 132:49]
            node _T_25 = and(_T_23, _T_24) @[virtualStealServer.scala 132:38]
            node _T_26 = eq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 132:85]
            node _T_27 = and(_T_25, _T_26) @[virtualStealServer.scala 132:57]
            when _T_27 : @[virtualStealServer.scala 132:93]
              stateReg <= UInt<3>("h6") @[virtualStealServer.scala 134:22]
            else :
              node _T_28 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 136:20]
              node _T_29 = neq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 136:66]
              node _T_30 = and(_T_28, _T_29) @[virtualStealServer.scala 136:38]
              when _T_30 : @[virtualStealServer.scala 136:74]
                stateReg <= UInt<3>("h7") @[virtualStealServer.scala 138:22]
              else :
                node _T_31 = neq(procInterrupt, UInt<1>("h0")) @[virtualStealServer.scala 140:34]
                when _T_31 : @[virtualStealServer.scala 140:42]
                  stateReg <= UInt<4>("ha") @[virtualStealServer.scala 142:22]
                  rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 143:22]
    else :
      node _T_32 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 147:25]
      when _T_32 : @[virtualStealServer.scala 147:46]
        node _T_33 = eq(taskQueueBuffer.io.count, UInt<4>("hf")) @[virtualStealServer.scala 149:39]
        node _T_34 = and(_T_33, io.connNetwork.data.availableTask.valid) @[virtualStealServer.scala 149:48]
        when _T_34 : @[virtualStealServer.scala 149:91]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 151:22]
        else :
          node _T_35 = and(io.connNetwork.data.availableTask.valid, networkCongested) @[virtualStealServer.scala 153:60]
          when _T_35 : @[virtualStealServer.scala 153:80]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 155:22]
          else :
            node _T_36 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 157:20]
            when _T_36 : @[virtualStealServer.scala 157:38]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 159:22]
      else :
        node _T_37 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 163:25]
        when _T_37 : @[virtualStealServer.scala 163:54]
          when io.write_address.ready : @[virtualStealServer.scala 165:37]
            stateReg <= UInt<2>("h3") @[virtualStealServer.scala 166:22]
            memDataCounter <= UInt<5>("h10") @[virtualStealServer.scala 167:28]
        else :
          node _T_38 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 170:25]
          when _T_38 : @[virtualStealServer.scala 170:47]
            node _T_39 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 172:52]
            node _T_40 = and(io.write_data.ready, _T_39) @[virtualStealServer.scala 172:34]
            when _T_40 : @[virtualStealServer.scala 172:60]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 173:22]
              popOrPush <= UInt<1>("h0") @[virtualStealServer.scala 174:23]
              node _T_41 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 176:42]
              node _T_42 = tail(_T_41, 1) @[virtualStealServer.scala 176:42]
              node _T_43 = lt(fifoTailReg, _T_42) @[virtualStealServer.scala 176:30]
              when _T_43 : @[virtualStealServer.scala 176:48]
                node _fifoTailReg_T = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 177:44]
                node _fifoTailReg_T_1 = tail(_fifoTailReg_T, 1) @[virtualStealServer.scala 177:44]
                fifoTailReg <= _fifoTailReg_T_1 @[virtualStealServer.scala 177:29]
              else :
                fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 179:29]
            else :
              when io.write_data.ready : @[virtualStealServer.scala 182:40]
                node _memDataCounter_T = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 183:46]
                node _memDataCounter_T_1 = tail(_memDataCounter_T, 1) @[virtualStealServer.scala 183:46]
                memDataCounter <= _memDataCounter_T_1 @[virtualStealServer.scala 183:28]
                node _T_44 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 184:42]
                node _T_45 = tail(_T_44, 1) @[virtualStealServer.scala 184:42]
                node _T_46 = lt(fifoTailReg, _T_45) @[virtualStealServer.scala 184:30]
                when _T_46 : @[virtualStealServer.scala 184:48]
                  node _fifoTailReg_T_2 = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 185:44]
                  node _fifoTailReg_T_3 = tail(_fifoTailReg_T_2, 1) @[virtualStealServer.scala 185:44]
                  fifoTailReg <= _fifoTailReg_T_3 @[virtualStealServer.scala 185:29]
                else :
                  fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 187:29]
          else :
            node _T_47 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 191:25]
            when _T_47 : @[virtualStealServer.scala 191:53]
              when io.read_address.ready : @[virtualStealServer.scala 193:36]
                stateReg <= UInt<3>("h5") @[virtualStealServer.scala 194:22]
                node _memDataCounter_T_2 = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:43]
                node _memDataCounter_T_3 = mux(_memDataCounter_T_2, currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:34]
                memDataCounter <= _memDataCounter_T_3 @[virtualStealServer.scala 195:28]
            else :
              node _T_48 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 198:25]
              when _T_48 : @[virtualStealServer.scala 198:46]
                node _T_49 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 200:51]
                node _T_50 = and(io.read_data.valid, _T_49) @[virtualStealServer.scala 200:33]
                when _T_50 : @[virtualStealServer.scala 200:59]
                  stateReg <= UInt<4>("h8") @[virtualStealServer.scala 201:22]
                  popOrPush <= UInt<1>("h1") @[virtualStealServer.scala 202:23]
                  node _T_51 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 204:42]
                  node _T_52 = tail(_T_51, 1) @[virtualStealServer.scala 204:42]
                  node _T_53 = lt(fifoHeadReg, _T_52) @[virtualStealServer.scala 204:30]
                  when _T_53 : @[virtualStealServer.scala 204:48]
                    node _fifoHeadReg_T = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 205:44]
                    node _fifoHeadReg_T_1 = tail(_fifoHeadReg_T, 1) @[virtualStealServer.scala 205:44]
                    fifoHeadReg <= _fifoHeadReg_T_1 @[virtualStealServer.scala 205:29]
                  else :
                    fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 207:29]
                else :
                  when io.read_data.valid : @[virtualStealServer.scala 209:39]
                    node _memDataCounter_T_4 = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 210:46]
                    node _memDataCounter_T_5 = tail(_memDataCounter_T_4, 1) @[virtualStealServer.scala 210:46]
                    memDataCounter <= _memDataCounter_T_5 @[virtualStealServer.scala 210:28]
                    node _T_54 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 211:42]
                    node _T_55 = tail(_T_54, 1) @[virtualStealServer.scala 211:42]
                    node _T_56 = lt(fifoHeadReg, _T_55) @[virtualStealServer.scala 211:30]
                    when _T_56 : @[virtualStealServer.scala 211:48]
                      node _fifoHeadReg_T_2 = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 212:44]
                      node _fifoHeadReg_T_3 = tail(_fifoHeadReg_T_2, 1) @[virtualStealServer.scala 212:44]
                      fifoHeadReg <= _fifoHeadReg_T_3 @[virtualStealServer.scala 212:29]
                    else :
                      fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 214:29]
              else :
                node _T_57 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 218:25]
                when _T_57 : @[virtualStealServer.scala 218:48]
                  when io.connNetwork.data.qOutTask.ready : @[virtualStealServer.scala 220:49]
                    stateReg <= UInt<1>("h0") @[virtualStealServer.scala 221:22]
                  else :
                    when networkCongested : @[virtualStealServer.scala 222:37]
                      stateReg <= UInt<1>("h0") @[virtualStealServer.scala 223:22]
                    else :
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 225:22]
                else :
                  node _T_58 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 228:25]
                  when _T_58 : @[virtualStealServer.scala 228:54]
                    when io.connNetwork.ctrl.serveStealReq.ready : @[virtualStealServer.scala 230:54]
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 232:22]
                    else :
                      when networkCongested : @[virtualStealServer.scala 234:37]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 236:22]
                  else :
                    node _T_59 = eq(stateReg, UInt<4>("h9")) @[virtualStealServer.scala 240:25]
                    when _T_59 : @[virtualStealServer.scala 240:46]
                      node _T_60 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 242:21]
                      when _T_60 : @[virtualStealServer.scala 242:33]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 244:22]
                      else :
                        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 248:22]
                    else :
                      node _T_61 = eq(stateReg, UInt<4>("ha")) @[virtualStealServer.scala 252:25]
                      when _T_61 : @[virtualStealServer.scala 252:57]
                        node _T_62 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 254:21]
                        when _T_62 : @[virtualStealServer.scala 254:33]
                          stateReg <= UInt<1>("h0") @[virtualStealServer.scala 255:22]
                        else :
                          stateReg <= UInt<4>("ha") @[virtualStealServer.scala 257:22]
    io.connNetwork.data.qOutTask.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 262:45]
    io.write_data.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 263:45]
    io.read_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 267:45]
    io.read_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 268:45]
    io.read_data.ready <= UInt<1>("h0") @[virtualStealServer.scala 269:45]
    io.write_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 270:45]
    io.write_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 271:45]
    io.write_data.valid <= UInt<1>("h0") @[virtualStealServer.scala 272:45]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[virtualStealServer.scala 275:45]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[virtualStealServer.scala 276:45]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 279:45]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 280:45]
    taskQueueBuffer.io.enq.valid <= UInt<1>("h0") @[virtualStealServer.scala 283:45]
    taskQueueBuffer.io.enq.bits <= UInt<1>("h0") @[virtualStealServer.scala 284:45]
    taskQueueBuffer.io.deq.ready <= UInt<1>("h0") @[virtualStealServer.scala 286:45]
    io.write_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 289:45]
    io.write_last <= UInt<1>("h0") @[virtualStealServer.scala 290:45]
    io.read_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 291:45]
    node _T_63 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 296:19]
    when _T_63 : @[virtualStealServer.scala 296:40]
      taskQueueBuffer.io.enq.bits <= io.connNetwork.data.availableTask.bits @[virtualStealServer.scala 298:49]
      io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[virtualStealServer.scala 299:49]
      taskQueueBuffer.io.enq.valid <= io.connNetwork.data.availableTask.valid @[virtualStealServer.scala 300:49]
    else :
      node _T_64 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 302:25]
      when _T_64 : @[virtualStealServer.scala 302:54]
        io.write_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 304:49]
        node _io_write_address_bits_T = dshl(fifoTailReg, addrShift) @[virtualStealServer.scala 305:65]
        node _io_write_address_bits_T_1 = add(_io_write_address_bits_T, rAddr) @[virtualStealServer.scala 305:79]
        node _io_write_address_bits_T_2 = tail(_io_write_address_bits_T_1, 1) @[virtualStealServer.scala 305:79]
        io.write_address.bits <= _io_write_address_bits_T_2 @[virtualStealServer.scala 305:49]
        io.write_burst_len <= UInt<4>("hf") @[virtualStealServer.scala 306:49]
      else :
        node _T_65 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 308:25]
        when _T_65 : @[virtualStealServer.scala 308:47]
          io.write_data.valid <= UInt<1>("h1") @[virtualStealServer.scala 310:49]
          taskQueueBuffer.io.deq.ready <= io.write_data.ready @[virtualStealServer.scala 311:49]
          node _T_66 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 312:29]
          when _T_66 : @[virtualStealServer.scala 312:37]
            io.write_last <= UInt<1>("h1") @[virtualStealServer.scala 313:55]
        else :
          node _T_67 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 317:25]
          when _T_67 : @[virtualStealServer.scala 317:53]
            io.read_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 319:49]
            node _io_read_address_bits_T = dshl(fifoHeadReg, addrShift) @[virtualStealServer.scala 320:65]
            node _io_read_address_bits_T_1 = add(_io_read_address_bits_T, rAddr) @[virtualStealServer.scala 320:79]
            node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtualStealServer.scala 320:79]
            io.read_address.bits <= _io_read_address_bits_T_2 @[virtualStealServer.scala 320:49]
            node _io_read_burst_len_T = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 321:64]
            node _io_read_burst_len_T_1 = sub(currLen, UInt<1>("h1")) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_2 = tail(_io_read_burst_len_T_1, 1) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_3 = mux(_io_read_burst_len_T, _io_read_burst_len_T_2, UInt<4>("hf")) @[virtualStealServer.scala 321:55]
            io.read_burst_len <= _io_read_burst_len_T_3 @[virtualStealServer.scala 321:49]
          else :
            node _T_68 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 323:25]
            when _T_68 : @[virtualStealServer.scala 323:46]
              io.read_data.ready <= UInt<1>("h1") @[virtualStealServer.scala 325:49]
              taskQueueBuffer.io.enq.bits <= io.read_data.bits @[virtualStealServer.scala 326:49]
              taskQueueBuffer.io.enq.valid <= io.read_data.valid @[virtualStealServer.scala 327:49]
            else :
              node _T_69 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 329:25]
              when _T_69 : @[virtualStealServer.scala 329:48]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[virtualStealServer.scala 331:49]
                taskQueueBuffer.io.deq.ready <= io.connNetwork.data.qOutTask.ready @[virtualStealServer.scala 332:49]
              else :
                node _T_70 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 334:25]
                when _T_70 : @[virtualStealServer.scala 334:54]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[virtualStealServer.scala 336:49]
    reg lengthHistroy : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 342:32]
    node _T_71 = gt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 344:22]
    when _T_71 : @[virtualStealServer.scala 344:36]
      node _currLen_T = sub(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 346:32]
      node _currLen_T_1 = tail(_currLen_T, 1) @[virtualStealServer.scala 346:32]
      currLen <= _currLen_T_1 @[virtualStealServer.scala 346:17]
      lengthHistroy <= currLen @[virtualStealServer.scala 347:23]
    else :
      node _T_72 = lt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 349:28]
      when _T_72 : @[virtualStealServer.scala 349:42]
        node _currLen_T_2 = sub(maxLength, fifoHeadReg) @[virtualStealServer.scala 351:30]
        node _currLen_T_3 = tail(_currLen_T_2, 1) @[virtualStealServer.scala 351:30]
        node _currLen_T_4 = add(_currLen_T_3, fifoTailReg) @[virtualStealServer.scala 351:44]
        node _currLen_T_5 = tail(_currLen_T_4, 1) @[virtualStealServer.scala 351:44]
        currLen <= _currLen_T_5 @[virtualStealServer.scala 351:17]
        lengthHistroy <= currLen @[virtualStealServer.scala 352:23]
      else :
        lengthHistroy <= lengthHistroy @[virtualStealServer.scala 356:23]
        when popOrPush : @[virtualStealServer.scala 358:24]
          currLen <= UInt<1>("h0") @[virtualStealServer.scala 360:21]
        else :
          node _currLen_T_6 = add(lengthHistroy, UInt<1>("h1")) @[virtualStealServer.scala 364:38]
          node _currLen_T_7 = tail(_currLen_T_6, 1) @[virtualStealServer.scala 364:38]
          currLen <= _currLen_T_7 @[virtualStealServer.scala 364:21]
    when rdReq : @[virtualStealServer.scala 371:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_73 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_73 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_74 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_74 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_75 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_75 : @[RegisterBlock.scala 224:38]
        data <= maxLength @[RegisterBlock.scala 225:16]
      node _T_76 = eq(UInt<5>("h18"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_76 : @[RegisterBlock.scala 224:38]
        data <= fifoTailReg @[RegisterBlock.scala 225:16]
      node _T_77 = eq(UInt<6>("h20"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_77 : @[RegisterBlock.scala 224:38]
        data <= fifoHeadReg @[RegisterBlock.scala 225:16]
      node _T_78 = eq(UInt<6>("h28"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_78 : @[RegisterBlock.scala 224:38]
        data <= procInterrupt @[RegisterBlock.scala 225:16]
      node _T_79 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_80 : @[RegisterBlock.scala 182:11]
        node _T_81 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_81 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtualStealServer.scala 375:27]
      node _T_82 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_82 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_83 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_83 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_84 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_84 : @[RegisterBlock.scala 252:38]
        wire _maxLength_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _maxLength_WIRE <= maxLength @[RegisterBlock.scala 118:51]
        node _maxLength_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _maxLength_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _maxLength_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _maxLength_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _maxLength_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _maxLength_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _maxLength_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _maxLength_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node maxLength_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node maxLength_byte_original = bits(_maxLength_WIRE, 7, 0) @[Interface.scala 258:39]
        node _maxLength_T_8 = mux(_maxLength_T, maxLength_byte_wdata, maxLength_byte_original) @[Interface.scala 259:14]
        node maxLength_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node maxLength_byte_original_1 = bits(_maxLength_WIRE, 15, 8) @[Interface.scala 258:39]
        node _maxLength_T_9 = mux(_maxLength_T_1, maxLength_byte_wdata_1, maxLength_byte_original_1) @[Interface.scala 259:14]
        node maxLength_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node maxLength_byte_original_2 = bits(_maxLength_WIRE, 23, 16) @[Interface.scala 258:39]
        node _maxLength_T_10 = mux(_maxLength_T_2, maxLength_byte_wdata_2, maxLength_byte_original_2) @[Interface.scala 259:14]
        node maxLength_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node maxLength_byte_original_3 = bits(_maxLength_WIRE, 31, 24) @[Interface.scala 258:39]
        node _maxLength_T_11 = mux(_maxLength_T_3, maxLength_byte_wdata_3, maxLength_byte_original_3) @[Interface.scala 259:14]
        node maxLength_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node maxLength_byte_original_4 = bits(_maxLength_WIRE, 39, 32) @[Interface.scala 258:39]
        node _maxLength_T_12 = mux(_maxLength_T_4, maxLength_byte_wdata_4, maxLength_byte_original_4) @[Interface.scala 259:14]
        node maxLength_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node maxLength_byte_original_5 = bits(_maxLength_WIRE, 47, 40) @[Interface.scala 258:39]
        node _maxLength_T_13 = mux(_maxLength_T_5, maxLength_byte_wdata_5, maxLength_byte_original_5) @[Interface.scala 259:14]
        node maxLength_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node maxLength_byte_original_6 = bits(_maxLength_WIRE, 55, 48) @[Interface.scala 258:39]
        node _maxLength_T_14 = mux(_maxLength_T_6, maxLength_byte_wdata_6, maxLength_byte_original_6) @[Interface.scala 259:14]
        node maxLength_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node maxLength_byte_original_7 = bits(_maxLength_WIRE, 63, 56) @[Interface.scala 258:39]
        node _maxLength_T_15 = mux(_maxLength_T_7, maxLength_byte_wdata_7, maxLength_byte_original_7) @[Interface.scala 259:14]
        wire _maxLength_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _maxLength_WIRE_1[0] <= _maxLength_T_8 @[Interface.scala 254:12]
        _maxLength_WIRE_1[1] <= _maxLength_T_9 @[Interface.scala 254:12]
        _maxLength_WIRE_1[2] <= _maxLength_T_10 @[Interface.scala 254:12]
        _maxLength_WIRE_1[3] <= _maxLength_T_11 @[Interface.scala 254:12]
        _maxLength_WIRE_1[4] <= _maxLength_T_12 @[Interface.scala 254:12]
        _maxLength_WIRE_1[5] <= _maxLength_T_13 @[Interface.scala 254:12]
        _maxLength_WIRE_1[6] <= _maxLength_T_14 @[Interface.scala 254:12]
        _maxLength_WIRE_1[7] <= _maxLength_T_15 @[Interface.scala 254:12]
        node maxLength_lo_lo = cat(_maxLength_WIRE_1[1], _maxLength_WIRE_1[0]) @[Interface.scala 262:7]
        node maxLength_lo_hi = cat(_maxLength_WIRE_1[3], _maxLength_WIRE_1[2]) @[Interface.scala 262:7]
        node maxLength_lo = cat(maxLength_lo_hi, maxLength_lo_lo) @[Interface.scala 262:7]
        node maxLength_hi_lo = cat(_maxLength_WIRE_1[5], _maxLength_WIRE_1[4]) @[Interface.scala 262:7]
        node maxLength_hi_hi = cat(_maxLength_WIRE_1[7], _maxLength_WIRE_1[6]) @[Interface.scala 262:7]
        node maxLength_hi = cat(maxLength_hi_hi, maxLength_hi_lo) @[Interface.scala 262:7]
        node _maxLength_T_16 = cat(maxLength_hi, maxLength_lo) @[Interface.scala 262:7]
        wire _maxLength_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _maxLength_WIRE_2 <= _maxLength_T_16 @[RegisterBlock.scala 118:82]
        maxLength <= _maxLength_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_85 = eq(UInt<5>("h18"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_85 : @[RegisterBlock.scala 252:38]
        wire _fifoTailReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoTailReg_WIRE <= fifoTailReg @[RegisterBlock.scala 118:51]
        node _fifoTailReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoTailReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoTailReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoTailReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoTailReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoTailReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoTailReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoTailReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoTailReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoTailReg_byte_original = bits(_fifoTailReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoTailReg_T_12 = mux(_fifoTailReg_T_4, fifoTailReg_byte_wdata, fifoTailReg_byte_original) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_1 = bits(_fifoTailReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoTailReg_T_13 = mux(_fifoTailReg_T_5, fifoTailReg_byte_wdata_1, fifoTailReg_byte_original_1) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_2 = bits(_fifoTailReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoTailReg_T_14 = mux(_fifoTailReg_T_6, fifoTailReg_byte_wdata_2, fifoTailReg_byte_original_2) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_3 = bits(_fifoTailReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoTailReg_T_15 = mux(_fifoTailReg_T_7, fifoTailReg_byte_wdata_3, fifoTailReg_byte_original_3) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_4 = bits(_fifoTailReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoTailReg_T_16 = mux(_fifoTailReg_T_8, fifoTailReg_byte_wdata_4, fifoTailReg_byte_original_4) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_5 = bits(_fifoTailReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoTailReg_T_17 = mux(_fifoTailReg_T_9, fifoTailReg_byte_wdata_5, fifoTailReg_byte_original_5) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_6 = bits(_fifoTailReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoTailReg_T_18 = mux(_fifoTailReg_T_10, fifoTailReg_byte_wdata_6, fifoTailReg_byte_original_6) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_7 = bits(_fifoTailReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoTailReg_T_19 = mux(_fifoTailReg_T_11, fifoTailReg_byte_wdata_7, fifoTailReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoTailReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[0] <= _fifoTailReg_T_12 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[1] <= _fifoTailReg_T_13 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[2] <= _fifoTailReg_T_14 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[3] <= _fifoTailReg_T_15 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[4] <= _fifoTailReg_T_16 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[5] <= _fifoTailReg_T_17 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[6] <= _fifoTailReg_T_18 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[7] <= _fifoTailReg_T_19 @[Interface.scala 254:12]
        node fifoTailReg_lo_lo = cat(_fifoTailReg_WIRE_1[1], _fifoTailReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoTailReg_lo_hi = cat(_fifoTailReg_WIRE_1[3], _fifoTailReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoTailReg_lo = cat(fifoTailReg_lo_hi, fifoTailReg_lo_lo) @[Interface.scala 262:7]
        node fifoTailReg_hi_lo = cat(_fifoTailReg_WIRE_1[5], _fifoTailReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoTailReg_hi_hi = cat(_fifoTailReg_WIRE_1[7], _fifoTailReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoTailReg_hi = cat(fifoTailReg_hi_hi, fifoTailReg_hi_lo) @[Interface.scala 262:7]
        node _fifoTailReg_T_20 = cat(fifoTailReg_hi, fifoTailReg_lo) @[Interface.scala 262:7]
        wire _fifoTailReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoTailReg_WIRE_2 <= _fifoTailReg_T_20 @[RegisterBlock.scala 118:82]
        fifoTailReg <= _fifoTailReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_86 = eq(UInt<6>("h20"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_86 : @[RegisterBlock.scala 252:38]
        wire _fifoHeadReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoHeadReg_WIRE <= fifoHeadReg @[RegisterBlock.scala 118:51]
        node _fifoHeadReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoHeadReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoHeadReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoHeadReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoHeadReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoHeadReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoHeadReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoHeadReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoHeadReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original = bits(_fifoHeadReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoHeadReg_T_12 = mux(_fifoHeadReg_T_4, fifoHeadReg_byte_wdata, fifoHeadReg_byte_original) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_1 = bits(_fifoHeadReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoHeadReg_T_13 = mux(_fifoHeadReg_T_5, fifoHeadReg_byte_wdata_1, fifoHeadReg_byte_original_1) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_2 = bits(_fifoHeadReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoHeadReg_T_14 = mux(_fifoHeadReg_T_6, fifoHeadReg_byte_wdata_2, fifoHeadReg_byte_original_2) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_3 = bits(_fifoHeadReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoHeadReg_T_15 = mux(_fifoHeadReg_T_7, fifoHeadReg_byte_wdata_3, fifoHeadReg_byte_original_3) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_4 = bits(_fifoHeadReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoHeadReg_T_16 = mux(_fifoHeadReg_T_8, fifoHeadReg_byte_wdata_4, fifoHeadReg_byte_original_4) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_5 = bits(_fifoHeadReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoHeadReg_T_17 = mux(_fifoHeadReg_T_9, fifoHeadReg_byte_wdata_5, fifoHeadReg_byte_original_5) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_6 = bits(_fifoHeadReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoHeadReg_T_18 = mux(_fifoHeadReg_T_10, fifoHeadReg_byte_wdata_6, fifoHeadReg_byte_original_6) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_7 = bits(_fifoHeadReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoHeadReg_T_19 = mux(_fifoHeadReg_T_11, fifoHeadReg_byte_wdata_7, fifoHeadReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoHeadReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[0] <= _fifoHeadReg_T_12 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[1] <= _fifoHeadReg_T_13 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[2] <= _fifoHeadReg_T_14 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[3] <= _fifoHeadReg_T_15 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[4] <= _fifoHeadReg_T_16 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[5] <= _fifoHeadReg_T_17 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[6] <= _fifoHeadReg_T_18 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[7] <= _fifoHeadReg_T_19 @[Interface.scala 254:12]
        node fifoHeadReg_lo_lo = cat(_fifoHeadReg_WIRE_1[1], _fifoHeadReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoHeadReg_lo_hi = cat(_fifoHeadReg_WIRE_1[3], _fifoHeadReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoHeadReg_lo = cat(fifoHeadReg_lo_hi, fifoHeadReg_lo_lo) @[Interface.scala 262:7]
        node fifoHeadReg_hi_lo = cat(_fifoHeadReg_WIRE_1[5], _fifoHeadReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoHeadReg_hi_hi = cat(_fifoHeadReg_WIRE_1[7], _fifoHeadReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoHeadReg_hi = cat(fifoHeadReg_hi_hi, fifoHeadReg_hi_lo) @[Interface.scala 262:7]
        node _fifoHeadReg_T_20 = cat(fifoHeadReg_hi, fifoHeadReg_lo) @[Interface.scala 262:7]
        wire _fifoHeadReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoHeadReg_WIRE_2 <= _fifoHeadReg_T_20 @[RegisterBlock.scala 118:82]
        fifoHeadReg <= _fifoHeadReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_87 = eq(UInt<6>("h28"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_87 : @[RegisterBlock.scala 252:38]
        wire _procInterrupt_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _procInterrupt_WIRE <= procInterrupt @[RegisterBlock.scala 118:51]
        node _procInterrupt_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _procInterrupt_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _procInterrupt_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _procInterrupt_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _procInterrupt_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _procInterrupt_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _procInterrupt_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _procInterrupt_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node procInterrupt_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node procInterrupt_byte_original = bits(_procInterrupt_WIRE, 7, 0) @[Interface.scala 258:39]
        node _procInterrupt_T_8 = mux(_procInterrupt_T, procInterrupt_byte_wdata, procInterrupt_byte_original) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node procInterrupt_byte_original_1 = bits(_procInterrupt_WIRE, 15, 8) @[Interface.scala 258:39]
        node _procInterrupt_T_9 = mux(_procInterrupt_T_1, procInterrupt_byte_wdata_1, procInterrupt_byte_original_1) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node procInterrupt_byte_original_2 = bits(_procInterrupt_WIRE, 23, 16) @[Interface.scala 258:39]
        node _procInterrupt_T_10 = mux(_procInterrupt_T_2, procInterrupt_byte_wdata_2, procInterrupt_byte_original_2) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node procInterrupt_byte_original_3 = bits(_procInterrupt_WIRE, 31, 24) @[Interface.scala 258:39]
        node _procInterrupt_T_11 = mux(_procInterrupt_T_3, procInterrupt_byte_wdata_3, procInterrupt_byte_original_3) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node procInterrupt_byte_original_4 = bits(_procInterrupt_WIRE, 39, 32) @[Interface.scala 258:39]
        node _procInterrupt_T_12 = mux(_procInterrupt_T_4, procInterrupt_byte_wdata_4, procInterrupt_byte_original_4) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node procInterrupt_byte_original_5 = bits(_procInterrupt_WIRE, 47, 40) @[Interface.scala 258:39]
        node _procInterrupt_T_13 = mux(_procInterrupt_T_5, procInterrupt_byte_wdata_5, procInterrupt_byte_original_5) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node procInterrupt_byte_original_6 = bits(_procInterrupt_WIRE, 55, 48) @[Interface.scala 258:39]
        node _procInterrupt_T_14 = mux(_procInterrupt_T_6, procInterrupt_byte_wdata_6, procInterrupt_byte_original_6) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node procInterrupt_byte_original_7 = bits(_procInterrupt_WIRE, 63, 56) @[Interface.scala 258:39]
        node _procInterrupt_T_15 = mux(_procInterrupt_T_7, procInterrupt_byte_wdata_7, procInterrupt_byte_original_7) @[Interface.scala 259:14]
        wire _procInterrupt_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[0] <= _procInterrupt_T_8 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[1] <= _procInterrupt_T_9 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[2] <= _procInterrupt_T_10 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[3] <= _procInterrupt_T_11 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[4] <= _procInterrupt_T_12 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[5] <= _procInterrupt_T_13 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[6] <= _procInterrupt_T_14 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[7] <= _procInterrupt_T_15 @[Interface.scala 254:12]
        node procInterrupt_lo_lo = cat(_procInterrupt_WIRE_1[1], _procInterrupt_WIRE_1[0]) @[Interface.scala 262:7]
        node procInterrupt_lo_hi = cat(_procInterrupt_WIRE_1[3], _procInterrupt_WIRE_1[2]) @[Interface.scala 262:7]
        node procInterrupt_lo = cat(procInterrupt_lo_hi, procInterrupt_lo_lo) @[Interface.scala 262:7]
        node procInterrupt_hi_lo = cat(_procInterrupt_WIRE_1[5], _procInterrupt_WIRE_1[4]) @[Interface.scala 262:7]
        node procInterrupt_hi_hi = cat(_procInterrupt_WIRE_1[7], _procInterrupt_WIRE_1[6]) @[Interface.scala 262:7]
        node procInterrupt_hi = cat(procInterrupt_hi_hi, procInterrupt_hi_lo) @[Interface.scala 262:7]
        node _procInterrupt_T_16 = cat(procInterrupt_hi, procInterrupt_lo) @[Interface.scala 262:7]
        wire _procInterrupt_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _procInterrupt_WIRE_2 <= _procInterrupt_T_16 @[RegisterBlock.scala 118:82]
        procInterrupt <= _procInterrupt_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_88 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_89 : @[RegisterBlock.scala 198:11]
        node _T_90 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_90 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module Queue_123 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_124 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_125 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_126 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtualStealServer_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, read_burst_len : UInt<4>, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, write_burst_len : UInt<4>, write_last : UInt<1>, flip ntwDataUnitOccupancy : UInt<1>}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue_123 @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_124 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_125 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtualStealServer.scala 61:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtualStealServer.scala 61:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtualStealServer.scala 61:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtualStealServer.scala 61:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtualStealServer.scala 61:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtualStealServer.scala 61:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtualStealServer.scala 61:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtualStealServer.scala 61:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtualStealServer.scala 61:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtualStealServer.scala 61:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtualStealServer.scala 61:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtualStealServer.scala 61:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 64:44]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 65:44]
    reg procInterrupt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 66:44]
    reg maxLength : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 67:44]
    reg stateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 68:44]
    wire currLen : UInt<64> @[virtualStealServer.scala 69:41]
    reg contentionCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 70:44]
    reg contentionThresh : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1a")) @[virtualStealServer.scala 71:44]
    reg networkCongested : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 72:44]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 73:44]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 74:44]
    reg delta : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[virtualStealServer.scala 75:44]
    reg fifoTailReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 76:44]
    reg fifoHeadReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 77:44]
    reg popOrPush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[virtualStealServer.scala 78:44]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[virtualStealServer.scala 79:44]
    inst taskQueueBuffer of Queue_126 @[virtualStealServer.scala 80:43]
    taskQueueBuffer.clock <= clock
    taskQueueBuffer.reset <= reset
    reg memDataCounter : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[virtualStealServer.scala 81:44]
    node _T = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[virtualStealServer.scala 94:10]
    node _T_1 = and(_T, io.ntwDataUnitOccupancy) @[virtualStealServer.scala 94:52]
    node _T_2 = neq(contentionCounter, UInt<6>("h20")) @[virtualStealServer.scala 96:31]
    node _T_3 = and(_T_1, _T_2) @[virtualStealServer.scala 96:10]
    when _T_3 : @[virtualStealServer.scala 96:57]
      node _contentionCounter_T = add(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 97:48]
      node _contentionCounter_T_1 = tail(_contentionCounter_T, 1) @[virtualStealServer.scala 97:48]
      contentionCounter <= _contentionCounter_T_1 @[virtualStealServer.scala 97:27]
    else :
      node _T_4 = neq(contentionCounter, UInt<1>("h0")) @[virtualStealServer.scala 99:36]
      node _T_5 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_4) @[virtualStealServer.scala 98:56]
      node _T_6 = eq(io.ntwDataUnitOccupancy, UInt<1>("h0")) @[virtualStealServer.scala 100:20]
      node _T_7 = and(_T_5, _T_6) @[virtualStealServer.scala 100:17]
      when _T_7 : @[virtualStealServer.scala 100:46]
        node _contentionCounter_T_2 = sub(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 101:48]
        node _contentionCounter_T_3 = tail(_contentionCounter_T_2, 1) @[virtualStealServer.scala 101:48]
        contentionCounter <= _contentionCounter_T_3 @[virtualStealServer.scala 101:27]
      else :
        contentionCounter <= contentionCounter @[virtualStealServer.scala 103:27]
    node _T_8 = add(contentionThresh, delta) @[virtualStealServer.scala 107:49]
    node _T_9 = tail(_T_8, 1) @[virtualStealServer.scala 107:49]
    node _T_10 = geq(contentionCounter, _T_9) @[virtualStealServer.scala 107:28]
    when _T_10 : @[virtualStealServer.scala 107:58]
      networkCongested <= UInt<1>("h1") @[virtualStealServer.scala 108:26]
    else :
      node _T_11 = sub(contentionThresh, delta) @[virtualStealServer.scala 109:54]
      node _T_12 = tail(_T_11, 1) @[virtualStealServer.scala 109:54]
      node _T_13 = lt(contentionCounter, _T_12) @[virtualStealServer.scala 109:34]
      when _T_13 : @[virtualStealServer.scala 109:63]
        networkCongested <= UInt<1>("h0") @[virtualStealServer.scala 110:26]
      else :
        networkCongested <= networkCongested @[virtualStealServer.scala 112:26]
    node _T_14 = eq(stateReg, UInt<1>("h0")) @[virtualStealServer.scala 117:19]
    when _T_14 : @[virtualStealServer.scala 117:34]
      node _T_15 = eq(currLen, maxLength) @[virtualStealServer.scala 119:23]
      node _T_16 = and(_T_15, networkCongested) @[virtualStealServer.scala 119:37]
      node _T_17 = add(UInt<5>("h10"), currLen) @[virtualStealServer.scala 119:79]
      node _T_18 = tail(_T_17, 1) @[virtualStealServer.scala 119:79]
      node _T_19 = lt(maxLength, _T_18) @[virtualStealServer.scala 119:71]
      node _T_20 = or(_T_16, _T_19) @[virtualStealServer.scala 119:58]
      when _T_20 : @[virtualStealServer.scala 119:90]
        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 121:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 122:22]
      else :
        node _T_21 = eq(taskQueueBuffer.io.count, UInt<5>("h10")) @[virtualStealServer.scala 124:65]
        node _T_22 = and(networkCongested, _T_21) @[virtualStealServer.scala 124:37]
        when _T_22 : @[virtualStealServer.scala 124:74]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 126:22]
        else :
          when networkCongested : @[virtualStealServer.scala 128:37]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 130:22]
          else :
            node _T_23 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 132:20]
            node _T_24 = neq(currLen, UInt<1>("h0")) @[virtualStealServer.scala 132:49]
            node _T_25 = and(_T_23, _T_24) @[virtualStealServer.scala 132:38]
            node _T_26 = eq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 132:85]
            node _T_27 = and(_T_25, _T_26) @[virtualStealServer.scala 132:57]
            when _T_27 : @[virtualStealServer.scala 132:93]
              stateReg <= UInt<3>("h6") @[virtualStealServer.scala 134:22]
            else :
              node _T_28 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 136:20]
              node _T_29 = neq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 136:66]
              node _T_30 = and(_T_28, _T_29) @[virtualStealServer.scala 136:38]
              when _T_30 : @[virtualStealServer.scala 136:74]
                stateReg <= UInt<3>("h7") @[virtualStealServer.scala 138:22]
              else :
                node _T_31 = neq(procInterrupt, UInt<1>("h0")) @[virtualStealServer.scala 140:34]
                when _T_31 : @[virtualStealServer.scala 140:42]
                  stateReg <= UInt<4>("ha") @[virtualStealServer.scala 142:22]
                  rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 143:22]
    else :
      node _T_32 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 147:25]
      when _T_32 : @[virtualStealServer.scala 147:46]
        node _T_33 = eq(taskQueueBuffer.io.count, UInt<4>("hf")) @[virtualStealServer.scala 149:39]
        node _T_34 = and(_T_33, io.connNetwork.data.availableTask.valid) @[virtualStealServer.scala 149:48]
        when _T_34 : @[virtualStealServer.scala 149:91]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 151:22]
        else :
          node _T_35 = and(io.connNetwork.data.availableTask.valid, networkCongested) @[virtualStealServer.scala 153:60]
          when _T_35 : @[virtualStealServer.scala 153:80]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 155:22]
          else :
            node _T_36 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 157:20]
            when _T_36 : @[virtualStealServer.scala 157:38]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 159:22]
      else :
        node _T_37 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 163:25]
        when _T_37 : @[virtualStealServer.scala 163:54]
          when io.write_address.ready : @[virtualStealServer.scala 165:37]
            stateReg <= UInt<2>("h3") @[virtualStealServer.scala 166:22]
            memDataCounter <= UInt<5>("h10") @[virtualStealServer.scala 167:28]
        else :
          node _T_38 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 170:25]
          when _T_38 : @[virtualStealServer.scala 170:47]
            node _T_39 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 172:52]
            node _T_40 = and(io.write_data.ready, _T_39) @[virtualStealServer.scala 172:34]
            when _T_40 : @[virtualStealServer.scala 172:60]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 173:22]
              popOrPush <= UInt<1>("h0") @[virtualStealServer.scala 174:23]
              node _T_41 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 176:42]
              node _T_42 = tail(_T_41, 1) @[virtualStealServer.scala 176:42]
              node _T_43 = lt(fifoTailReg, _T_42) @[virtualStealServer.scala 176:30]
              when _T_43 : @[virtualStealServer.scala 176:48]
                node _fifoTailReg_T = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 177:44]
                node _fifoTailReg_T_1 = tail(_fifoTailReg_T, 1) @[virtualStealServer.scala 177:44]
                fifoTailReg <= _fifoTailReg_T_1 @[virtualStealServer.scala 177:29]
              else :
                fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 179:29]
            else :
              when io.write_data.ready : @[virtualStealServer.scala 182:40]
                node _memDataCounter_T = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 183:46]
                node _memDataCounter_T_1 = tail(_memDataCounter_T, 1) @[virtualStealServer.scala 183:46]
                memDataCounter <= _memDataCounter_T_1 @[virtualStealServer.scala 183:28]
                node _T_44 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 184:42]
                node _T_45 = tail(_T_44, 1) @[virtualStealServer.scala 184:42]
                node _T_46 = lt(fifoTailReg, _T_45) @[virtualStealServer.scala 184:30]
                when _T_46 : @[virtualStealServer.scala 184:48]
                  node _fifoTailReg_T_2 = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 185:44]
                  node _fifoTailReg_T_3 = tail(_fifoTailReg_T_2, 1) @[virtualStealServer.scala 185:44]
                  fifoTailReg <= _fifoTailReg_T_3 @[virtualStealServer.scala 185:29]
                else :
                  fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 187:29]
          else :
            node _T_47 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 191:25]
            when _T_47 : @[virtualStealServer.scala 191:53]
              when io.read_address.ready : @[virtualStealServer.scala 193:36]
                stateReg <= UInt<3>("h5") @[virtualStealServer.scala 194:22]
                node _memDataCounter_T_2 = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:43]
                node _memDataCounter_T_3 = mux(_memDataCounter_T_2, currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:34]
                memDataCounter <= _memDataCounter_T_3 @[virtualStealServer.scala 195:28]
            else :
              node _T_48 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 198:25]
              when _T_48 : @[virtualStealServer.scala 198:46]
                node _T_49 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 200:51]
                node _T_50 = and(io.read_data.valid, _T_49) @[virtualStealServer.scala 200:33]
                when _T_50 : @[virtualStealServer.scala 200:59]
                  stateReg <= UInt<4>("h8") @[virtualStealServer.scala 201:22]
                  popOrPush <= UInt<1>("h1") @[virtualStealServer.scala 202:23]
                  node _T_51 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 204:42]
                  node _T_52 = tail(_T_51, 1) @[virtualStealServer.scala 204:42]
                  node _T_53 = lt(fifoHeadReg, _T_52) @[virtualStealServer.scala 204:30]
                  when _T_53 : @[virtualStealServer.scala 204:48]
                    node _fifoHeadReg_T = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 205:44]
                    node _fifoHeadReg_T_1 = tail(_fifoHeadReg_T, 1) @[virtualStealServer.scala 205:44]
                    fifoHeadReg <= _fifoHeadReg_T_1 @[virtualStealServer.scala 205:29]
                  else :
                    fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 207:29]
                else :
                  when io.read_data.valid : @[virtualStealServer.scala 209:39]
                    node _memDataCounter_T_4 = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 210:46]
                    node _memDataCounter_T_5 = tail(_memDataCounter_T_4, 1) @[virtualStealServer.scala 210:46]
                    memDataCounter <= _memDataCounter_T_5 @[virtualStealServer.scala 210:28]
                    node _T_54 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 211:42]
                    node _T_55 = tail(_T_54, 1) @[virtualStealServer.scala 211:42]
                    node _T_56 = lt(fifoHeadReg, _T_55) @[virtualStealServer.scala 211:30]
                    when _T_56 : @[virtualStealServer.scala 211:48]
                      node _fifoHeadReg_T_2 = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 212:44]
                      node _fifoHeadReg_T_3 = tail(_fifoHeadReg_T_2, 1) @[virtualStealServer.scala 212:44]
                      fifoHeadReg <= _fifoHeadReg_T_3 @[virtualStealServer.scala 212:29]
                    else :
                      fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 214:29]
              else :
                node _T_57 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 218:25]
                when _T_57 : @[virtualStealServer.scala 218:48]
                  when io.connNetwork.data.qOutTask.ready : @[virtualStealServer.scala 220:49]
                    stateReg <= UInt<1>("h0") @[virtualStealServer.scala 221:22]
                  else :
                    when networkCongested : @[virtualStealServer.scala 222:37]
                      stateReg <= UInt<1>("h0") @[virtualStealServer.scala 223:22]
                    else :
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 225:22]
                else :
                  node _T_58 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 228:25]
                  when _T_58 : @[virtualStealServer.scala 228:54]
                    when io.connNetwork.ctrl.serveStealReq.ready : @[virtualStealServer.scala 230:54]
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 232:22]
                    else :
                      when networkCongested : @[virtualStealServer.scala 234:37]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 236:22]
                  else :
                    node _T_59 = eq(stateReg, UInt<4>("h9")) @[virtualStealServer.scala 240:25]
                    when _T_59 : @[virtualStealServer.scala 240:46]
                      node _T_60 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 242:21]
                      when _T_60 : @[virtualStealServer.scala 242:33]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 244:22]
                      else :
                        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 248:22]
                    else :
                      node _T_61 = eq(stateReg, UInt<4>("ha")) @[virtualStealServer.scala 252:25]
                      when _T_61 : @[virtualStealServer.scala 252:57]
                        node _T_62 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 254:21]
                        when _T_62 : @[virtualStealServer.scala 254:33]
                          stateReg <= UInt<1>("h0") @[virtualStealServer.scala 255:22]
                        else :
                          stateReg <= UInt<4>("ha") @[virtualStealServer.scala 257:22]
    io.connNetwork.data.qOutTask.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 262:45]
    io.write_data.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 263:45]
    io.read_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 267:45]
    io.read_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 268:45]
    io.read_data.ready <= UInt<1>("h0") @[virtualStealServer.scala 269:45]
    io.write_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 270:45]
    io.write_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 271:45]
    io.write_data.valid <= UInt<1>("h0") @[virtualStealServer.scala 272:45]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[virtualStealServer.scala 275:45]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[virtualStealServer.scala 276:45]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 279:45]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 280:45]
    taskQueueBuffer.io.enq.valid <= UInt<1>("h0") @[virtualStealServer.scala 283:45]
    taskQueueBuffer.io.enq.bits <= UInt<1>("h0") @[virtualStealServer.scala 284:45]
    taskQueueBuffer.io.deq.ready <= UInt<1>("h0") @[virtualStealServer.scala 286:45]
    io.write_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 289:45]
    io.write_last <= UInt<1>("h0") @[virtualStealServer.scala 290:45]
    io.read_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 291:45]
    node _T_63 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 296:19]
    when _T_63 : @[virtualStealServer.scala 296:40]
      taskQueueBuffer.io.enq.bits <= io.connNetwork.data.availableTask.bits @[virtualStealServer.scala 298:49]
      io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[virtualStealServer.scala 299:49]
      taskQueueBuffer.io.enq.valid <= io.connNetwork.data.availableTask.valid @[virtualStealServer.scala 300:49]
    else :
      node _T_64 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 302:25]
      when _T_64 : @[virtualStealServer.scala 302:54]
        io.write_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 304:49]
        node _io_write_address_bits_T = dshl(fifoTailReg, addrShift) @[virtualStealServer.scala 305:65]
        node _io_write_address_bits_T_1 = add(_io_write_address_bits_T, rAddr) @[virtualStealServer.scala 305:79]
        node _io_write_address_bits_T_2 = tail(_io_write_address_bits_T_1, 1) @[virtualStealServer.scala 305:79]
        io.write_address.bits <= _io_write_address_bits_T_2 @[virtualStealServer.scala 305:49]
        io.write_burst_len <= UInt<4>("hf") @[virtualStealServer.scala 306:49]
      else :
        node _T_65 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 308:25]
        when _T_65 : @[virtualStealServer.scala 308:47]
          io.write_data.valid <= UInt<1>("h1") @[virtualStealServer.scala 310:49]
          taskQueueBuffer.io.deq.ready <= io.write_data.ready @[virtualStealServer.scala 311:49]
          node _T_66 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 312:29]
          when _T_66 : @[virtualStealServer.scala 312:37]
            io.write_last <= UInt<1>("h1") @[virtualStealServer.scala 313:55]
        else :
          node _T_67 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 317:25]
          when _T_67 : @[virtualStealServer.scala 317:53]
            io.read_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 319:49]
            node _io_read_address_bits_T = dshl(fifoHeadReg, addrShift) @[virtualStealServer.scala 320:65]
            node _io_read_address_bits_T_1 = add(_io_read_address_bits_T, rAddr) @[virtualStealServer.scala 320:79]
            node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtualStealServer.scala 320:79]
            io.read_address.bits <= _io_read_address_bits_T_2 @[virtualStealServer.scala 320:49]
            node _io_read_burst_len_T = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 321:64]
            node _io_read_burst_len_T_1 = sub(currLen, UInt<1>("h1")) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_2 = tail(_io_read_burst_len_T_1, 1) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_3 = mux(_io_read_burst_len_T, _io_read_burst_len_T_2, UInt<4>("hf")) @[virtualStealServer.scala 321:55]
            io.read_burst_len <= _io_read_burst_len_T_3 @[virtualStealServer.scala 321:49]
          else :
            node _T_68 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 323:25]
            when _T_68 : @[virtualStealServer.scala 323:46]
              io.read_data.ready <= UInt<1>("h1") @[virtualStealServer.scala 325:49]
              taskQueueBuffer.io.enq.bits <= io.read_data.bits @[virtualStealServer.scala 326:49]
              taskQueueBuffer.io.enq.valid <= io.read_data.valid @[virtualStealServer.scala 327:49]
            else :
              node _T_69 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 329:25]
              when _T_69 : @[virtualStealServer.scala 329:48]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[virtualStealServer.scala 331:49]
                taskQueueBuffer.io.deq.ready <= io.connNetwork.data.qOutTask.ready @[virtualStealServer.scala 332:49]
              else :
                node _T_70 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 334:25]
                when _T_70 : @[virtualStealServer.scala 334:54]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[virtualStealServer.scala 336:49]
    reg lengthHistroy : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 342:32]
    node _T_71 = gt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 344:22]
    when _T_71 : @[virtualStealServer.scala 344:36]
      node _currLen_T = sub(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 346:32]
      node _currLen_T_1 = tail(_currLen_T, 1) @[virtualStealServer.scala 346:32]
      currLen <= _currLen_T_1 @[virtualStealServer.scala 346:17]
      lengthHistroy <= currLen @[virtualStealServer.scala 347:23]
    else :
      node _T_72 = lt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 349:28]
      when _T_72 : @[virtualStealServer.scala 349:42]
        node _currLen_T_2 = sub(maxLength, fifoHeadReg) @[virtualStealServer.scala 351:30]
        node _currLen_T_3 = tail(_currLen_T_2, 1) @[virtualStealServer.scala 351:30]
        node _currLen_T_4 = add(_currLen_T_3, fifoTailReg) @[virtualStealServer.scala 351:44]
        node _currLen_T_5 = tail(_currLen_T_4, 1) @[virtualStealServer.scala 351:44]
        currLen <= _currLen_T_5 @[virtualStealServer.scala 351:17]
        lengthHistroy <= currLen @[virtualStealServer.scala 352:23]
      else :
        lengthHistroy <= lengthHistroy @[virtualStealServer.scala 356:23]
        when popOrPush : @[virtualStealServer.scala 358:24]
          currLen <= UInt<1>("h0") @[virtualStealServer.scala 360:21]
        else :
          node _currLen_T_6 = add(lengthHistroy, UInt<1>("h1")) @[virtualStealServer.scala 364:38]
          node _currLen_T_7 = tail(_currLen_T_6, 1) @[virtualStealServer.scala 364:38]
          currLen <= _currLen_T_7 @[virtualStealServer.scala 364:21]
    when rdReq : @[virtualStealServer.scala 371:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_73 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_73 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_74 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_74 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_75 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_75 : @[RegisterBlock.scala 224:38]
        data <= maxLength @[RegisterBlock.scala 225:16]
      node _T_76 = eq(UInt<5>("h18"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_76 : @[RegisterBlock.scala 224:38]
        data <= fifoTailReg @[RegisterBlock.scala 225:16]
      node _T_77 = eq(UInt<6>("h20"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_77 : @[RegisterBlock.scala 224:38]
        data <= fifoHeadReg @[RegisterBlock.scala 225:16]
      node _T_78 = eq(UInt<6>("h28"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_78 : @[RegisterBlock.scala 224:38]
        data <= procInterrupt @[RegisterBlock.scala 225:16]
      node _T_79 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_80 : @[RegisterBlock.scala 182:11]
        node _T_81 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_81 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtualStealServer.scala 375:27]
      node _T_82 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_82 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_83 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_83 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_84 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_84 : @[RegisterBlock.scala 252:38]
        wire _maxLength_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _maxLength_WIRE <= maxLength @[RegisterBlock.scala 118:51]
        node _maxLength_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _maxLength_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _maxLength_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _maxLength_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _maxLength_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _maxLength_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _maxLength_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _maxLength_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node maxLength_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node maxLength_byte_original = bits(_maxLength_WIRE, 7, 0) @[Interface.scala 258:39]
        node _maxLength_T_8 = mux(_maxLength_T, maxLength_byte_wdata, maxLength_byte_original) @[Interface.scala 259:14]
        node maxLength_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node maxLength_byte_original_1 = bits(_maxLength_WIRE, 15, 8) @[Interface.scala 258:39]
        node _maxLength_T_9 = mux(_maxLength_T_1, maxLength_byte_wdata_1, maxLength_byte_original_1) @[Interface.scala 259:14]
        node maxLength_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node maxLength_byte_original_2 = bits(_maxLength_WIRE, 23, 16) @[Interface.scala 258:39]
        node _maxLength_T_10 = mux(_maxLength_T_2, maxLength_byte_wdata_2, maxLength_byte_original_2) @[Interface.scala 259:14]
        node maxLength_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node maxLength_byte_original_3 = bits(_maxLength_WIRE, 31, 24) @[Interface.scala 258:39]
        node _maxLength_T_11 = mux(_maxLength_T_3, maxLength_byte_wdata_3, maxLength_byte_original_3) @[Interface.scala 259:14]
        node maxLength_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node maxLength_byte_original_4 = bits(_maxLength_WIRE, 39, 32) @[Interface.scala 258:39]
        node _maxLength_T_12 = mux(_maxLength_T_4, maxLength_byte_wdata_4, maxLength_byte_original_4) @[Interface.scala 259:14]
        node maxLength_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node maxLength_byte_original_5 = bits(_maxLength_WIRE, 47, 40) @[Interface.scala 258:39]
        node _maxLength_T_13 = mux(_maxLength_T_5, maxLength_byte_wdata_5, maxLength_byte_original_5) @[Interface.scala 259:14]
        node maxLength_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node maxLength_byte_original_6 = bits(_maxLength_WIRE, 55, 48) @[Interface.scala 258:39]
        node _maxLength_T_14 = mux(_maxLength_T_6, maxLength_byte_wdata_6, maxLength_byte_original_6) @[Interface.scala 259:14]
        node maxLength_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node maxLength_byte_original_7 = bits(_maxLength_WIRE, 63, 56) @[Interface.scala 258:39]
        node _maxLength_T_15 = mux(_maxLength_T_7, maxLength_byte_wdata_7, maxLength_byte_original_7) @[Interface.scala 259:14]
        wire _maxLength_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _maxLength_WIRE_1[0] <= _maxLength_T_8 @[Interface.scala 254:12]
        _maxLength_WIRE_1[1] <= _maxLength_T_9 @[Interface.scala 254:12]
        _maxLength_WIRE_1[2] <= _maxLength_T_10 @[Interface.scala 254:12]
        _maxLength_WIRE_1[3] <= _maxLength_T_11 @[Interface.scala 254:12]
        _maxLength_WIRE_1[4] <= _maxLength_T_12 @[Interface.scala 254:12]
        _maxLength_WIRE_1[5] <= _maxLength_T_13 @[Interface.scala 254:12]
        _maxLength_WIRE_1[6] <= _maxLength_T_14 @[Interface.scala 254:12]
        _maxLength_WIRE_1[7] <= _maxLength_T_15 @[Interface.scala 254:12]
        node maxLength_lo_lo = cat(_maxLength_WIRE_1[1], _maxLength_WIRE_1[0]) @[Interface.scala 262:7]
        node maxLength_lo_hi = cat(_maxLength_WIRE_1[3], _maxLength_WIRE_1[2]) @[Interface.scala 262:7]
        node maxLength_lo = cat(maxLength_lo_hi, maxLength_lo_lo) @[Interface.scala 262:7]
        node maxLength_hi_lo = cat(_maxLength_WIRE_1[5], _maxLength_WIRE_1[4]) @[Interface.scala 262:7]
        node maxLength_hi_hi = cat(_maxLength_WIRE_1[7], _maxLength_WIRE_1[6]) @[Interface.scala 262:7]
        node maxLength_hi = cat(maxLength_hi_hi, maxLength_hi_lo) @[Interface.scala 262:7]
        node _maxLength_T_16 = cat(maxLength_hi, maxLength_lo) @[Interface.scala 262:7]
        wire _maxLength_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _maxLength_WIRE_2 <= _maxLength_T_16 @[RegisterBlock.scala 118:82]
        maxLength <= _maxLength_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_85 = eq(UInt<5>("h18"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_85 : @[RegisterBlock.scala 252:38]
        wire _fifoTailReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoTailReg_WIRE <= fifoTailReg @[RegisterBlock.scala 118:51]
        node _fifoTailReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoTailReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoTailReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoTailReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoTailReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoTailReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoTailReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoTailReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoTailReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoTailReg_byte_original = bits(_fifoTailReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoTailReg_T_12 = mux(_fifoTailReg_T_4, fifoTailReg_byte_wdata, fifoTailReg_byte_original) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_1 = bits(_fifoTailReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoTailReg_T_13 = mux(_fifoTailReg_T_5, fifoTailReg_byte_wdata_1, fifoTailReg_byte_original_1) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_2 = bits(_fifoTailReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoTailReg_T_14 = mux(_fifoTailReg_T_6, fifoTailReg_byte_wdata_2, fifoTailReg_byte_original_2) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_3 = bits(_fifoTailReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoTailReg_T_15 = mux(_fifoTailReg_T_7, fifoTailReg_byte_wdata_3, fifoTailReg_byte_original_3) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_4 = bits(_fifoTailReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoTailReg_T_16 = mux(_fifoTailReg_T_8, fifoTailReg_byte_wdata_4, fifoTailReg_byte_original_4) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_5 = bits(_fifoTailReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoTailReg_T_17 = mux(_fifoTailReg_T_9, fifoTailReg_byte_wdata_5, fifoTailReg_byte_original_5) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_6 = bits(_fifoTailReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoTailReg_T_18 = mux(_fifoTailReg_T_10, fifoTailReg_byte_wdata_6, fifoTailReg_byte_original_6) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_7 = bits(_fifoTailReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoTailReg_T_19 = mux(_fifoTailReg_T_11, fifoTailReg_byte_wdata_7, fifoTailReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoTailReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[0] <= _fifoTailReg_T_12 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[1] <= _fifoTailReg_T_13 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[2] <= _fifoTailReg_T_14 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[3] <= _fifoTailReg_T_15 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[4] <= _fifoTailReg_T_16 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[5] <= _fifoTailReg_T_17 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[6] <= _fifoTailReg_T_18 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[7] <= _fifoTailReg_T_19 @[Interface.scala 254:12]
        node fifoTailReg_lo_lo = cat(_fifoTailReg_WIRE_1[1], _fifoTailReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoTailReg_lo_hi = cat(_fifoTailReg_WIRE_1[3], _fifoTailReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoTailReg_lo = cat(fifoTailReg_lo_hi, fifoTailReg_lo_lo) @[Interface.scala 262:7]
        node fifoTailReg_hi_lo = cat(_fifoTailReg_WIRE_1[5], _fifoTailReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoTailReg_hi_hi = cat(_fifoTailReg_WIRE_1[7], _fifoTailReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoTailReg_hi = cat(fifoTailReg_hi_hi, fifoTailReg_hi_lo) @[Interface.scala 262:7]
        node _fifoTailReg_T_20 = cat(fifoTailReg_hi, fifoTailReg_lo) @[Interface.scala 262:7]
        wire _fifoTailReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoTailReg_WIRE_2 <= _fifoTailReg_T_20 @[RegisterBlock.scala 118:82]
        fifoTailReg <= _fifoTailReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_86 = eq(UInt<6>("h20"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_86 : @[RegisterBlock.scala 252:38]
        wire _fifoHeadReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoHeadReg_WIRE <= fifoHeadReg @[RegisterBlock.scala 118:51]
        node _fifoHeadReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoHeadReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoHeadReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoHeadReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoHeadReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoHeadReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoHeadReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoHeadReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoHeadReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original = bits(_fifoHeadReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoHeadReg_T_12 = mux(_fifoHeadReg_T_4, fifoHeadReg_byte_wdata, fifoHeadReg_byte_original) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_1 = bits(_fifoHeadReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoHeadReg_T_13 = mux(_fifoHeadReg_T_5, fifoHeadReg_byte_wdata_1, fifoHeadReg_byte_original_1) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_2 = bits(_fifoHeadReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoHeadReg_T_14 = mux(_fifoHeadReg_T_6, fifoHeadReg_byte_wdata_2, fifoHeadReg_byte_original_2) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_3 = bits(_fifoHeadReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoHeadReg_T_15 = mux(_fifoHeadReg_T_7, fifoHeadReg_byte_wdata_3, fifoHeadReg_byte_original_3) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_4 = bits(_fifoHeadReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoHeadReg_T_16 = mux(_fifoHeadReg_T_8, fifoHeadReg_byte_wdata_4, fifoHeadReg_byte_original_4) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_5 = bits(_fifoHeadReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoHeadReg_T_17 = mux(_fifoHeadReg_T_9, fifoHeadReg_byte_wdata_5, fifoHeadReg_byte_original_5) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_6 = bits(_fifoHeadReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoHeadReg_T_18 = mux(_fifoHeadReg_T_10, fifoHeadReg_byte_wdata_6, fifoHeadReg_byte_original_6) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_7 = bits(_fifoHeadReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoHeadReg_T_19 = mux(_fifoHeadReg_T_11, fifoHeadReg_byte_wdata_7, fifoHeadReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoHeadReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[0] <= _fifoHeadReg_T_12 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[1] <= _fifoHeadReg_T_13 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[2] <= _fifoHeadReg_T_14 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[3] <= _fifoHeadReg_T_15 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[4] <= _fifoHeadReg_T_16 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[5] <= _fifoHeadReg_T_17 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[6] <= _fifoHeadReg_T_18 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[7] <= _fifoHeadReg_T_19 @[Interface.scala 254:12]
        node fifoHeadReg_lo_lo = cat(_fifoHeadReg_WIRE_1[1], _fifoHeadReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoHeadReg_lo_hi = cat(_fifoHeadReg_WIRE_1[3], _fifoHeadReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoHeadReg_lo = cat(fifoHeadReg_lo_hi, fifoHeadReg_lo_lo) @[Interface.scala 262:7]
        node fifoHeadReg_hi_lo = cat(_fifoHeadReg_WIRE_1[5], _fifoHeadReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoHeadReg_hi_hi = cat(_fifoHeadReg_WIRE_1[7], _fifoHeadReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoHeadReg_hi = cat(fifoHeadReg_hi_hi, fifoHeadReg_hi_lo) @[Interface.scala 262:7]
        node _fifoHeadReg_T_20 = cat(fifoHeadReg_hi, fifoHeadReg_lo) @[Interface.scala 262:7]
        wire _fifoHeadReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoHeadReg_WIRE_2 <= _fifoHeadReg_T_20 @[RegisterBlock.scala 118:82]
        fifoHeadReg <= _fifoHeadReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_87 = eq(UInt<6>("h28"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_87 : @[RegisterBlock.scala 252:38]
        wire _procInterrupt_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _procInterrupt_WIRE <= procInterrupt @[RegisterBlock.scala 118:51]
        node _procInterrupt_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _procInterrupt_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _procInterrupt_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _procInterrupt_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _procInterrupt_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _procInterrupt_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _procInterrupt_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _procInterrupt_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node procInterrupt_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node procInterrupt_byte_original = bits(_procInterrupt_WIRE, 7, 0) @[Interface.scala 258:39]
        node _procInterrupt_T_8 = mux(_procInterrupt_T, procInterrupt_byte_wdata, procInterrupt_byte_original) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node procInterrupt_byte_original_1 = bits(_procInterrupt_WIRE, 15, 8) @[Interface.scala 258:39]
        node _procInterrupt_T_9 = mux(_procInterrupt_T_1, procInterrupt_byte_wdata_1, procInterrupt_byte_original_1) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node procInterrupt_byte_original_2 = bits(_procInterrupt_WIRE, 23, 16) @[Interface.scala 258:39]
        node _procInterrupt_T_10 = mux(_procInterrupt_T_2, procInterrupt_byte_wdata_2, procInterrupt_byte_original_2) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node procInterrupt_byte_original_3 = bits(_procInterrupt_WIRE, 31, 24) @[Interface.scala 258:39]
        node _procInterrupt_T_11 = mux(_procInterrupt_T_3, procInterrupt_byte_wdata_3, procInterrupt_byte_original_3) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node procInterrupt_byte_original_4 = bits(_procInterrupt_WIRE, 39, 32) @[Interface.scala 258:39]
        node _procInterrupt_T_12 = mux(_procInterrupt_T_4, procInterrupt_byte_wdata_4, procInterrupt_byte_original_4) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node procInterrupt_byte_original_5 = bits(_procInterrupt_WIRE, 47, 40) @[Interface.scala 258:39]
        node _procInterrupt_T_13 = mux(_procInterrupt_T_5, procInterrupt_byte_wdata_5, procInterrupt_byte_original_5) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node procInterrupt_byte_original_6 = bits(_procInterrupt_WIRE, 55, 48) @[Interface.scala 258:39]
        node _procInterrupt_T_14 = mux(_procInterrupt_T_6, procInterrupt_byte_wdata_6, procInterrupt_byte_original_6) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node procInterrupt_byte_original_7 = bits(_procInterrupt_WIRE, 63, 56) @[Interface.scala 258:39]
        node _procInterrupt_T_15 = mux(_procInterrupt_T_7, procInterrupt_byte_wdata_7, procInterrupt_byte_original_7) @[Interface.scala 259:14]
        wire _procInterrupt_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[0] <= _procInterrupt_T_8 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[1] <= _procInterrupt_T_9 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[2] <= _procInterrupt_T_10 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[3] <= _procInterrupt_T_11 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[4] <= _procInterrupt_T_12 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[5] <= _procInterrupt_T_13 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[6] <= _procInterrupt_T_14 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[7] <= _procInterrupt_T_15 @[Interface.scala 254:12]
        node procInterrupt_lo_lo = cat(_procInterrupt_WIRE_1[1], _procInterrupt_WIRE_1[0]) @[Interface.scala 262:7]
        node procInterrupt_lo_hi = cat(_procInterrupt_WIRE_1[3], _procInterrupt_WIRE_1[2]) @[Interface.scala 262:7]
        node procInterrupt_lo = cat(procInterrupt_lo_hi, procInterrupt_lo_lo) @[Interface.scala 262:7]
        node procInterrupt_hi_lo = cat(_procInterrupt_WIRE_1[5], _procInterrupt_WIRE_1[4]) @[Interface.scala 262:7]
        node procInterrupt_hi_hi = cat(_procInterrupt_WIRE_1[7], _procInterrupt_WIRE_1[6]) @[Interface.scala 262:7]
        node procInterrupt_hi = cat(procInterrupt_hi_hi, procInterrupt_hi_lo) @[Interface.scala 262:7]
        node _procInterrupt_T_16 = cat(procInterrupt_hi, procInterrupt_lo) @[Interface.scala 262:7]
        wire _procInterrupt_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _procInterrupt_WIRE_2 <= _procInterrupt_T_16 @[RegisterBlock.scala 118:82]
        procInterrupt <= _procInterrupt_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_88 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_89 : @[RegisterBlock.scala 198:11]
        node _T_90 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_90 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module Queue_127 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_128 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, count : UInt<3>}

    cmem ram : { addr : UInt<6>, prot : UInt<3>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_129 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, count : UInt<3>}

    cmem ram : { data : UInt<64>, strb : UInt<8>} [4] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module Queue_130 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt}, count : UInt<5>}

    cmem ram : UInt [16] @[Decoupled.scala 275:95]
    reg enq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg deq_ptr_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 278:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 279:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 280:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 280:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 281:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 52:35]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 52:35]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 288:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[Decoupled.scala 289:8]
      MPORT <= io.enq.bits @[Decoupled.scala 289:24]
      node wrap = eq(enq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[Counter.scala 77:15]
    when do_deq : @[Decoupled.scala 292:16]
      node wrap_1 = eq(deq_ptr_value, UInt<4>("hf")) @[Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 295:15]
    when _T : @[Decoupled.scala 295:27]
      maybe_full <= do_enq @[Decoupled.scala 296:16]
    when UInt<1>("h0") : @[Decoupled.scala 298:15]
      enq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[Decoupled.scala 301:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 304:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 304:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 305:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 305:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[Decoupled.scala 312:23]
    io.deq.bits <= io_deq_bits_MPORT @[Decoupled.scala 312:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[Decoupled.scala 328:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 328:32]
    node _io_count_T = and(maybe_full, ptr_match) @[Decoupled.scala 331:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<5>("h10"), UInt<1>("h0")) @[Decoupled.scala 331:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[Decoupled.scala 331:62]
    io.count <= _io_count_T_2 @[Decoupled.scala 331:14]

  module virtualStealServer_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip connNetwork : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}, flip axi_mgmt : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, read_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip read_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, read_burst_len : UInt<4>, write_address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, write_data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, write_burst_len : UInt<4>, write_last : UInt<1>, flip ntwDataUnitOccupancy : UInt<1>}

    wire saxil : { ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, resp : UInt<2>}}, aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>}}} @[RegisterBlock.scala 60:19]
    node _mask_T = asUInt(asSInt(UInt<6>("h3f"))) @[RegisterBlock.scala 159:36]
    node mask = xor(_mask_T, UInt<3>("h7")) @[RegisterBlock.scala 159:39]
    inst rdReq__deq of Queue_127 @[Decoupled.scala 377:21]
    rdReq__deq.clock <= clock
    rdReq__deq.reset <= reset
    rdReq__deq.io.enq.valid <= saxil.ar.valid @[Decoupled.scala 379:22]
    rdReq__deq.io.enq.bits.prot <= saxil.ar.bits.prot @[Decoupled.scala 380:21]
    rdReq__deq.io.enq.bits.addr <= saxil.ar.bits.addr @[Decoupled.scala 380:21]
    saxil.ar.ready <= rdReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire rdReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    rdReq_.bits <= rdReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    rdReq_.valid <= rdReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    rdReq__deq.io.deq.ready <= rdReq_.ready @[Decoupled.scala 420:15]
    inst wrReq__deq of Queue_128 @[Decoupled.scala 377:21]
    wrReq__deq.clock <= clock
    wrReq__deq.reset <= reset
    wrReq__deq.io.enq.valid <= saxil.aw.valid @[Decoupled.scala 379:22]
    wrReq__deq.io.enq.bits.prot <= saxil.aw.bits.prot @[Decoupled.scala 380:21]
    wrReq__deq.io.enq.bits.addr <= saxil.aw.bits.addr @[Decoupled.scala 380:21]
    saxil.aw.ready <= wrReq__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReq_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<6>, prot : UInt<3>}} @[Decoupled.scala 417:19]
    wrReq_.bits <= wrReq__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReq_.valid <= wrReq__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReq__deq.io.deq.ready <= wrReq_.ready @[Decoupled.scala 420:15]
    inst wrReqData__deq of Queue_129 @[Decoupled.scala 377:21]
    wrReqData__deq.clock <= clock
    wrReqData__deq.reset <= reset
    wrReqData__deq.io.enq.valid <= saxil.w.valid @[Decoupled.scala 379:22]
    wrReqData__deq.io.enq.bits.strb <= saxil.w.bits.strb @[Decoupled.scala 380:21]
    wrReqData__deq.io.enq.bits.data <= saxil.w.bits.data @[Decoupled.scala 380:21]
    saxil.w.ready <= wrReqData__deq.io.enq.ready @[Decoupled.scala 381:17]
    wire wrReqData_ : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>}} @[Decoupled.scala 417:19]
    wrReqData_.bits <= wrReqData__deq.io.deq.bits @[Decoupled.scala 418:14]
    wrReqData_.valid <= wrReqData__deq.io.deq.valid @[Decoupled.scala 419:15]
    wrReqData__deq.io.deq.ready <= wrReqData_.ready @[Decoupled.scala 420:15]
    rdReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.r.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.r.bits.resp is invalid @[Decoupled.scala 75:19]
    saxil.r.bits.data is invalid @[Decoupled.scala 75:19]
    wrReq_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    wrReqData_.ready <= UInt<1>("h0") @[Decoupled.scala 90:20]
    saxil.b.valid <= UInt<1>("h0") @[Decoupled.scala 74:20]
    saxil.b.bits.resp is invalid @[Decoupled.scala 75:19]
    node rdReq = and(rdReq_.valid, saxil.r.ready) @[RegisterBlock.scala 210:44]
    node rdAddr = and(rdReq_.bits.addr, mask) @[RegisterBlock.scala 214:48]
    node _wrReq_T = and(wrReq_.valid, wrReqData_.valid) @[RegisterBlock.scala 241:43]
    node wrReq = and(_wrReq_T, saxil.b.ready) @[RegisterBlock.scala 241:63]
    node wrAddr = and(wrReq_.bits.addr, mask) @[RegisterBlock.scala 243:48]
    io.axi_mgmt.BRESP <= saxil.b.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.BVALID <= saxil.b.valid @[virtualStealServer.scala 61:20]
    saxil.b.ready <= io.axi_mgmt.BREADY @[virtualStealServer.scala 61:20]
    saxil.w.bits.strb <= io.axi_mgmt.WSTRB @[virtualStealServer.scala 61:20]
    saxil.w.bits.data <= io.axi_mgmt.WDATA @[virtualStealServer.scala 61:20]
    saxil.w.valid <= io.axi_mgmt.WVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.WREADY <= saxil.w.ready @[virtualStealServer.scala 61:20]
    saxil.aw.bits.prot <= io.axi_mgmt.AWPROT @[virtualStealServer.scala 61:20]
    saxil.aw.bits.addr <= io.axi_mgmt.AWADDR @[virtualStealServer.scala 61:20]
    saxil.aw.valid <= io.axi_mgmt.AWVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.AWREADY <= saxil.aw.ready @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RRESP <= saxil.r.bits.resp @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RDATA <= saxil.r.bits.data @[virtualStealServer.scala 61:20]
    io.axi_mgmt.RVALID <= saxil.r.valid @[virtualStealServer.scala 61:20]
    saxil.r.ready <= io.axi_mgmt.RREADY @[virtualStealServer.scala 61:20]
    saxil.ar.bits.prot <= io.axi_mgmt.ARPROT @[virtualStealServer.scala 61:20]
    saxil.ar.bits.addr <= io.axi_mgmt.ARADDR @[virtualStealServer.scala 61:20]
    saxil.ar.valid <= io.axi_mgmt.ARVALID @[virtualStealServer.scala 61:20]
    io.axi_mgmt.ARREADY <= saxil.ar.ready @[virtualStealServer.scala 61:20]
    reg rAddr : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 64:44]
    reg rPause : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 65:44]
    reg procInterrupt : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 66:44]
    reg maxLength : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 67:44]
    reg stateReg : UInt<4>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 68:44]
    wire currLen : UInt<64> @[virtualStealServer.scala 69:41]
    reg contentionCounter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 70:44]
    reg contentionThresh : UInt<64>, clock with :
      reset => (reset, UInt<64>("h1a")) @[virtualStealServer.scala 71:44]
    reg networkCongested : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[virtualStealServer.scala 72:44]
    reg stolenTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 73:44]
    reg giveTaskReg : UInt<128>, clock with :
      reset => (reset, UInt<128>("h0")) @[virtualStealServer.scala 74:44]
    reg delta : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[virtualStealServer.scala 75:44]
    reg fifoTailReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 76:44]
    reg fifoHeadReg : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 77:44]
    reg popOrPush : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[virtualStealServer.scala 78:44]
    reg addrShift : UInt, clock with :
      reset => (reset, UInt<3>("h4")) @[virtualStealServer.scala 79:44]
    inst taskQueueBuffer of Queue_130 @[virtualStealServer.scala 80:43]
    taskQueueBuffer.clock <= clock
    taskQueueBuffer.reset <= reset
    reg memDataCounter : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[virtualStealServer.scala 81:44]
    node _T = eq(io.connNetwork.ctrl.serveStealReq.ready, UInt<1>("h0")) @[virtualStealServer.scala 94:10]
    node _T_1 = and(_T, io.ntwDataUnitOccupancy) @[virtualStealServer.scala 94:52]
    node _T_2 = neq(contentionCounter, UInt<6>("h20")) @[virtualStealServer.scala 96:31]
    node _T_3 = and(_T_1, _T_2) @[virtualStealServer.scala 96:10]
    when _T_3 : @[virtualStealServer.scala 96:57]
      node _contentionCounter_T = add(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 97:48]
      node _contentionCounter_T_1 = tail(_contentionCounter_T, 1) @[virtualStealServer.scala 97:48]
      contentionCounter <= _contentionCounter_T_1 @[virtualStealServer.scala 97:27]
    else :
      node _T_4 = neq(contentionCounter, UInt<1>("h0")) @[virtualStealServer.scala 99:36]
      node _T_5 = and(io.connNetwork.ctrl.serveStealReq.ready, _T_4) @[virtualStealServer.scala 98:56]
      node _T_6 = eq(io.ntwDataUnitOccupancy, UInt<1>("h0")) @[virtualStealServer.scala 100:20]
      node _T_7 = and(_T_5, _T_6) @[virtualStealServer.scala 100:17]
      when _T_7 : @[virtualStealServer.scala 100:46]
        node _contentionCounter_T_2 = sub(contentionCounter, UInt<1>("h1")) @[virtualStealServer.scala 101:48]
        node _contentionCounter_T_3 = tail(_contentionCounter_T_2, 1) @[virtualStealServer.scala 101:48]
        contentionCounter <= _contentionCounter_T_3 @[virtualStealServer.scala 101:27]
      else :
        contentionCounter <= contentionCounter @[virtualStealServer.scala 103:27]
    node _T_8 = add(contentionThresh, delta) @[virtualStealServer.scala 107:49]
    node _T_9 = tail(_T_8, 1) @[virtualStealServer.scala 107:49]
    node _T_10 = geq(contentionCounter, _T_9) @[virtualStealServer.scala 107:28]
    when _T_10 : @[virtualStealServer.scala 107:58]
      networkCongested <= UInt<1>("h1") @[virtualStealServer.scala 108:26]
    else :
      node _T_11 = sub(contentionThresh, delta) @[virtualStealServer.scala 109:54]
      node _T_12 = tail(_T_11, 1) @[virtualStealServer.scala 109:54]
      node _T_13 = lt(contentionCounter, _T_12) @[virtualStealServer.scala 109:34]
      when _T_13 : @[virtualStealServer.scala 109:63]
        networkCongested <= UInt<1>("h0") @[virtualStealServer.scala 110:26]
      else :
        networkCongested <= networkCongested @[virtualStealServer.scala 112:26]
    node _T_14 = eq(stateReg, UInt<1>("h0")) @[virtualStealServer.scala 117:19]
    when _T_14 : @[virtualStealServer.scala 117:34]
      node _T_15 = eq(currLen, maxLength) @[virtualStealServer.scala 119:23]
      node _T_16 = and(_T_15, networkCongested) @[virtualStealServer.scala 119:37]
      node _T_17 = add(UInt<5>("h10"), currLen) @[virtualStealServer.scala 119:79]
      node _T_18 = tail(_T_17, 1) @[virtualStealServer.scala 119:79]
      node _T_19 = lt(maxLength, _T_18) @[virtualStealServer.scala 119:71]
      node _T_20 = or(_T_16, _T_19) @[virtualStealServer.scala 119:58]
      when _T_20 : @[virtualStealServer.scala 119:90]
        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 121:22]
        rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 122:22]
      else :
        node _T_21 = eq(taskQueueBuffer.io.count, UInt<5>("h10")) @[virtualStealServer.scala 124:65]
        node _T_22 = and(networkCongested, _T_21) @[virtualStealServer.scala 124:37]
        when _T_22 : @[virtualStealServer.scala 124:74]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 126:22]
        else :
          when networkCongested : @[virtualStealServer.scala 128:37]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 130:22]
          else :
            node _T_23 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 132:20]
            node _T_24 = neq(currLen, UInt<1>("h0")) @[virtualStealServer.scala 132:49]
            node _T_25 = and(_T_23, _T_24) @[virtualStealServer.scala 132:38]
            node _T_26 = eq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 132:85]
            node _T_27 = and(_T_25, _T_26) @[virtualStealServer.scala 132:57]
            when _T_27 : @[virtualStealServer.scala 132:93]
              stateReg <= UInt<3>("h6") @[virtualStealServer.scala 134:22]
            else :
              node _T_28 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 136:20]
              node _T_29 = neq(taskQueueBuffer.io.count, UInt<1>("h0")) @[virtualStealServer.scala 136:66]
              node _T_30 = and(_T_28, _T_29) @[virtualStealServer.scala 136:38]
              when _T_30 : @[virtualStealServer.scala 136:74]
                stateReg <= UInt<3>("h7") @[virtualStealServer.scala 138:22]
              else :
                node _T_31 = neq(procInterrupt, UInt<1>("h0")) @[virtualStealServer.scala 140:34]
                when _T_31 : @[virtualStealServer.scala 140:42]
                  stateReg <= UInt<4>("ha") @[virtualStealServer.scala 142:22]
                  rPause <= UInt<64>("hffffffffffffffff") @[virtualStealServer.scala 143:22]
    else :
      node _T_32 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 147:25]
      when _T_32 : @[virtualStealServer.scala 147:46]
        node _T_33 = eq(taskQueueBuffer.io.count, UInt<4>("hf")) @[virtualStealServer.scala 149:39]
        node _T_34 = and(_T_33, io.connNetwork.data.availableTask.valid) @[virtualStealServer.scala 149:48]
        when _T_34 : @[virtualStealServer.scala 149:91]
          stateReg <= UInt<3>("h4") @[virtualStealServer.scala 151:22]
        else :
          node _T_35 = and(io.connNetwork.data.availableTask.valid, networkCongested) @[virtualStealServer.scala 153:60]
          when _T_35 : @[virtualStealServer.scala 153:80]
            stateReg <= UInt<2>("h2") @[virtualStealServer.scala 155:22]
          else :
            node _T_36 = eq(networkCongested, UInt<1>("h0")) @[virtualStealServer.scala 157:20]
            when _T_36 : @[virtualStealServer.scala 157:38]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 159:22]
      else :
        node _T_37 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 163:25]
        when _T_37 : @[virtualStealServer.scala 163:54]
          when io.write_address.ready : @[virtualStealServer.scala 165:37]
            stateReg <= UInt<2>("h3") @[virtualStealServer.scala 166:22]
            memDataCounter <= UInt<5>("h10") @[virtualStealServer.scala 167:28]
        else :
          node _T_38 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 170:25]
          when _T_38 : @[virtualStealServer.scala 170:47]
            node _T_39 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 172:52]
            node _T_40 = and(io.write_data.ready, _T_39) @[virtualStealServer.scala 172:34]
            when _T_40 : @[virtualStealServer.scala 172:60]
              stateReg <= UInt<1>("h0") @[virtualStealServer.scala 173:22]
              popOrPush <= UInt<1>("h0") @[virtualStealServer.scala 174:23]
              node _T_41 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 176:42]
              node _T_42 = tail(_T_41, 1) @[virtualStealServer.scala 176:42]
              node _T_43 = lt(fifoTailReg, _T_42) @[virtualStealServer.scala 176:30]
              when _T_43 : @[virtualStealServer.scala 176:48]
                node _fifoTailReg_T = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 177:44]
                node _fifoTailReg_T_1 = tail(_fifoTailReg_T, 1) @[virtualStealServer.scala 177:44]
                fifoTailReg <= _fifoTailReg_T_1 @[virtualStealServer.scala 177:29]
              else :
                fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 179:29]
            else :
              when io.write_data.ready : @[virtualStealServer.scala 182:40]
                node _memDataCounter_T = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 183:46]
                node _memDataCounter_T_1 = tail(_memDataCounter_T, 1) @[virtualStealServer.scala 183:46]
                memDataCounter <= _memDataCounter_T_1 @[virtualStealServer.scala 183:28]
                node _T_44 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 184:42]
                node _T_45 = tail(_T_44, 1) @[virtualStealServer.scala 184:42]
                node _T_46 = lt(fifoTailReg, _T_45) @[virtualStealServer.scala 184:30]
                when _T_46 : @[virtualStealServer.scala 184:48]
                  node _fifoTailReg_T_2 = add(fifoTailReg, UInt<1>("h1")) @[virtualStealServer.scala 185:44]
                  node _fifoTailReg_T_3 = tail(_fifoTailReg_T_2, 1) @[virtualStealServer.scala 185:44]
                  fifoTailReg <= _fifoTailReg_T_3 @[virtualStealServer.scala 185:29]
                else :
                  fifoTailReg <= UInt<1>("h0") @[virtualStealServer.scala 187:29]
          else :
            node _T_47 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 191:25]
            when _T_47 : @[virtualStealServer.scala 191:53]
              when io.read_address.ready : @[virtualStealServer.scala 193:36]
                stateReg <= UInt<3>("h5") @[virtualStealServer.scala 194:22]
                node _memDataCounter_T_2 = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:43]
                node _memDataCounter_T_3 = mux(_memDataCounter_T_2, currLen, UInt<5>("h10")) @[virtualStealServer.scala 195:34]
                memDataCounter <= _memDataCounter_T_3 @[virtualStealServer.scala 195:28]
            else :
              node _T_48 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 198:25]
              when _T_48 : @[virtualStealServer.scala 198:46]
                node _T_49 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 200:51]
                node _T_50 = and(io.read_data.valid, _T_49) @[virtualStealServer.scala 200:33]
                when _T_50 : @[virtualStealServer.scala 200:59]
                  stateReg <= UInt<4>("h8") @[virtualStealServer.scala 201:22]
                  popOrPush <= UInt<1>("h1") @[virtualStealServer.scala 202:23]
                  node _T_51 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 204:42]
                  node _T_52 = tail(_T_51, 1) @[virtualStealServer.scala 204:42]
                  node _T_53 = lt(fifoHeadReg, _T_52) @[virtualStealServer.scala 204:30]
                  when _T_53 : @[virtualStealServer.scala 204:48]
                    node _fifoHeadReg_T = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 205:44]
                    node _fifoHeadReg_T_1 = tail(_fifoHeadReg_T, 1) @[virtualStealServer.scala 205:44]
                    fifoHeadReg <= _fifoHeadReg_T_1 @[virtualStealServer.scala 205:29]
                  else :
                    fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 207:29]
                else :
                  when io.read_data.valid : @[virtualStealServer.scala 209:39]
                    node _memDataCounter_T_4 = sub(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 210:46]
                    node _memDataCounter_T_5 = tail(_memDataCounter_T_4, 1) @[virtualStealServer.scala 210:46]
                    memDataCounter <= _memDataCounter_T_5 @[virtualStealServer.scala 210:28]
                    node _T_54 = sub(maxLength, UInt<1>("h1")) @[virtualStealServer.scala 211:42]
                    node _T_55 = tail(_T_54, 1) @[virtualStealServer.scala 211:42]
                    node _T_56 = lt(fifoHeadReg, _T_55) @[virtualStealServer.scala 211:30]
                    when _T_56 : @[virtualStealServer.scala 211:48]
                      node _fifoHeadReg_T_2 = add(fifoHeadReg, UInt<1>("h1")) @[virtualStealServer.scala 212:44]
                      node _fifoHeadReg_T_3 = tail(_fifoHeadReg_T_2, 1) @[virtualStealServer.scala 212:44]
                      fifoHeadReg <= _fifoHeadReg_T_3 @[virtualStealServer.scala 212:29]
                    else :
                      fifoHeadReg <= UInt<1>("h0") @[virtualStealServer.scala 214:29]
              else :
                node _T_57 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 218:25]
                when _T_57 : @[virtualStealServer.scala 218:48]
                  when io.connNetwork.data.qOutTask.ready : @[virtualStealServer.scala 220:49]
                    stateReg <= UInt<1>("h0") @[virtualStealServer.scala 221:22]
                  else :
                    when networkCongested : @[virtualStealServer.scala 222:37]
                      stateReg <= UInt<1>("h0") @[virtualStealServer.scala 223:22]
                    else :
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 225:22]
                else :
                  node _T_58 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 228:25]
                  when _T_58 : @[virtualStealServer.scala 228:54]
                    when io.connNetwork.ctrl.serveStealReq.ready : @[virtualStealServer.scala 230:54]
                      stateReg <= UInt<3>("h7") @[virtualStealServer.scala 232:22]
                    else :
                      when networkCongested : @[virtualStealServer.scala 234:37]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 236:22]
                  else :
                    node _T_59 = eq(stateReg, UInt<4>("h9")) @[virtualStealServer.scala 240:25]
                    when _T_59 : @[virtualStealServer.scala 240:46]
                      node _T_60 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 242:21]
                      when _T_60 : @[virtualStealServer.scala 242:33]
                        stateReg <= UInt<1>("h0") @[virtualStealServer.scala 244:22]
                      else :
                        stateReg <= UInt<4>("h9") @[virtualStealServer.scala 248:22]
                    else :
                      node _T_61 = eq(stateReg, UInt<4>("ha")) @[virtualStealServer.scala 252:25]
                      when _T_61 : @[virtualStealServer.scala 252:57]
                        node _T_62 = eq(rPause, UInt<1>("h0")) @[virtualStealServer.scala 254:21]
                        when _T_62 : @[virtualStealServer.scala 254:33]
                          stateReg <= UInt<1>("h0") @[virtualStealServer.scala 255:22]
                        else :
                          stateReg <= UInt<4>("ha") @[virtualStealServer.scala 257:22]
    io.connNetwork.data.qOutTask.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 262:45]
    io.write_data.bits <= taskQueueBuffer.io.deq.bits @[virtualStealServer.scala 263:45]
    io.read_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 267:45]
    io.read_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 268:45]
    io.read_data.ready <= UInt<1>("h0") @[virtualStealServer.scala 269:45]
    io.write_address.valid <= UInt<1>("h0") @[virtualStealServer.scala 270:45]
    io.write_address.bits <= UInt<1>("h0") @[virtualStealServer.scala 271:45]
    io.write_data.valid <= UInt<1>("h0") @[virtualStealServer.scala 272:45]
    io.connNetwork.data.availableTask.ready <= UInt<1>("h0") @[virtualStealServer.scala 275:45]
    io.connNetwork.data.qOutTask.valid <= UInt<1>("h0") @[virtualStealServer.scala 276:45]
    io.connNetwork.ctrl.stealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 279:45]
    io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h0") @[virtualStealServer.scala 280:45]
    taskQueueBuffer.io.enq.valid <= UInt<1>("h0") @[virtualStealServer.scala 283:45]
    taskQueueBuffer.io.enq.bits <= UInt<1>("h0") @[virtualStealServer.scala 284:45]
    taskQueueBuffer.io.deq.ready <= UInt<1>("h0") @[virtualStealServer.scala 286:45]
    io.write_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 289:45]
    io.write_last <= UInt<1>("h0") @[virtualStealServer.scala 290:45]
    io.read_burst_len <= UInt<1>("h0") @[virtualStealServer.scala 291:45]
    node _T_63 = eq(stateReg, UInt<2>("h2")) @[virtualStealServer.scala 296:19]
    when _T_63 : @[virtualStealServer.scala 296:40]
      taskQueueBuffer.io.enq.bits <= io.connNetwork.data.availableTask.bits @[virtualStealServer.scala 298:49]
      io.connNetwork.data.availableTask.ready <= UInt<1>("h1") @[virtualStealServer.scala 299:49]
      taskQueueBuffer.io.enq.valid <= io.connNetwork.data.availableTask.valid @[virtualStealServer.scala 300:49]
    else :
      node _T_64 = eq(stateReg, UInt<3>("h4")) @[virtualStealServer.scala 302:25]
      when _T_64 : @[virtualStealServer.scala 302:54]
        io.write_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 304:49]
        node _io_write_address_bits_T = dshl(fifoTailReg, addrShift) @[virtualStealServer.scala 305:65]
        node _io_write_address_bits_T_1 = add(_io_write_address_bits_T, rAddr) @[virtualStealServer.scala 305:79]
        node _io_write_address_bits_T_2 = tail(_io_write_address_bits_T_1, 1) @[virtualStealServer.scala 305:79]
        io.write_address.bits <= _io_write_address_bits_T_2 @[virtualStealServer.scala 305:49]
        io.write_burst_len <= UInt<4>("hf") @[virtualStealServer.scala 306:49]
      else :
        node _T_65 = eq(stateReg, UInt<2>("h3")) @[virtualStealServer.scala 308:25]
        when _T_65 : @[virtualStealServer.scala 308:47]
          io.write_data.valid <= UInt<1>("h1") @[virtualStealServer.scala 310:49]
          taskQueueBuffer.io.deq.ready <= io.write_data.ready @[virtualStealServer.scala 311:49]
          node _T_66 = eq(memDataCounter, UInt<1>("h1")) @[virtualStealServer.scala 312:29]
          when _T_66 : @[virtualStealServer.scala 312:37]
            io.write_last <= UInt<1>("h1") @[virtualStealServer.scala 313:55]
        else :
          node _T_67 = eq(stateReg, UInt<3>("h6")) @[virtualStealServer.scala 317:25]
          when _T_67 : @[virtualStealServer.scala 317:53]
            io.read_address.valid <= UInt<1>("h1") @[virtualStealServer.scala 319:49]
            node _io_read_address_bits_T = dshl(fifoHeadReg, addrShift) @[virtualStealServer.scala 320:65]
            node _io_read_address_bits_T_1 = add(_io_read_address_bits_T, rAddr) @[virtualStealServer.scala 320:79]
            node _io_read_address_bits_T_2 = tail(_io_read_address_bits_T_1, 1) @[virtualStealServer.scala 320:79]
            io.read_address.bits <= _io_read_address_bits_T_2 @[virtualStealServer.scala 320:49]
            node _io_read_burst_len_T = lt(currLen, UInt<5>("h10")) @[virtualStealServer.scala 321:64]
            node _io_read_burst_len_T_1 = sub(currLen, UInt<1>("h1")) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_2 = tail(_io_read_burst_len_T_1, 1) @[virtualStealServer.scala 321:79]
            node _io_read_burst_len_T_3 = mux(_io_read_burst_len_T, _io_read_burst_len_T_2, UInt<4>("hf")) @[virtualStealServer.scala 321:55]
            io.read_burst_len <= _io_read_burst_len_T_3 @[virtualStealServer.scala 321:49]
          else :
            node _T_68 = eq(stateReg, UInt<3>("h5")) @[virtualStealServer.scala 323:25]
            when _T_68 : @[virtualStealServer.scala 323:46]
              io.read_data.ready <= UInt<1>("h1") @[virtualStealServer.scala 325:49]
              taskQueueBuffer.io.enq.bits <= io.read_data.bits @[virtualStealServer.scala 326:49]
              taskQueueBuffer.io.enq.valid <= io.read_data.valid @[virtualStealServer.scala 327:49]
            else :
              node _T_69 = eq(stateReg, UInt<3>("h7")) @[virtualStealServer.scala 329:25]
              when _T_69 : @[virtualStealServer.scala 329:48]
                io.connNetwork.data.qOutTask.valid <= UInt<1>("h1") @[virtualStealServer.scala 331:49]
                taskQueueBuffer.io.deq.ready <= io.connNetwork.data.qOutTask.ready @[virtualStealServer.scala 332:49]
              else :
                node _T_70 = eq(stateReg, UInt<4>("h8")) @[virtualStealServer.scala 334:25]
                when _T_70 : @[virtualStealServer.scala 334:54]
                  io.connNetwork.ctrl.serveStealReq.valid <= UInt<1>("h1") @[virtualStealServer.scala 336:49]
    reg lengthHistroy : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[virtualStealServer.scala 342:32]
    node _T_71 = gt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 344:22]
    when _T_71 : @[virtualStealServer.scala 344:36]
      node _currLen_T = sub(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 346:32]
      node _currLen_T_1 = tail(_currLen_T, 1) @[virtualStealServer.scala 346:32]
      currLen <= _currLen_T_1 @[virtualStealServer.scala 346:17]
      lengthHistroy <= currLen @[virtualStealServer.scala 347:23]
    else :
      node _T_72 = lt(fifoTailReg, fifoHeadReg) @[virtualStealServer.scala 349:28]
      when _T_72 : @[virtualStealServer.scala 349:42]
        node _currLen_T_2 = sub(maxLength, fifoHeadReg) @[virtualStealServer.scala 351:30]
        node _currLen_T_3 = tail(_currLen_T_2, 1) @[virtualStealServer.scala 351:30]
        node _currLen_T_4 = add(_currLen_T_3, fifoTailReg) @[virtualStealServer.scala 351:44]
        node _currLen_T_5 = tail(_currLen_T_4, 1) @[virtualStealServer.scala 351:44]
        currLen <= _currLen_T_5 @[virtualStealServer.scala 351:17]
        lengthHistroy <= currLen @[virtualStealServer.scala 352:23]
      else :
        lengthHistroy <= lengthHistroy @[virtualStealServer.scala 356:23]
        when popOrPush : @[virtualStealServer.scala 358:24]
          currLen <= UInt<1>("h0") @[virtualStealServer.scala 360:21]
        else :
          node _currLen_T_6 = add(lengthHistroy, UInt<1>("h1")) @[virtualStealServer.scala 364:38]
          node _currLen_T_7 = tail(_currLen_T_6, 1) @[virtualStealServer.scala 364:38]
          currLen <= _currLen_T_7 @[virtualStealServer.scala 364:21]
    when rdReq : @[virtualStealServer.scala 371:27]
      wire data : UInt<64> @[RegisterBlock.scala 217:20]
      node _data_T = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[RegisterBlock.scala 220:29]
      data <= _data_T @[RegisterBlock.scala 220:10]
      node _T_73 = eq(UInt<1>("h0"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_73 : @[RegisterBlock.scala 224:38]
        data <= rPause @[RegisterBlock.scala 225:16]
      node _T_74 = eq(UInt<4>("h8"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_74 : @[RegisterBlock.scala 224:38]
        data <= rAddr @[RegisterBlock.scala 225:16]
      node _T_75 = eq(UInt<5>("h10"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_75 : @[RegisterBlock.scala 224:38]
        data <= maxLength @[RegisterBlock.scala 225:16]
      node _T_76 = eq(UInt<5>("h18"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_76 : @[RegisterBlock.scala 224:38]
        data <= fifoTailReg @[RegisterBlock.scala 225:16]
      node _T_77 = eq(UInt<6>("h20"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_77 : @[RegisterBlock.scala 224:38]
        data <= fifoHeadReg @[RegisterBlock.scala 225:16]
      node _T_78 = eq(UInt<6>("h28"), rdAddr) @[RegisterBlock.scala 224:26]
      when _T_78 : @[RegisterBlock.scala 224:38]
        data <= procInterrupt @[RegisterBlock.scala 225:16]
      node _T_79 = asUInt(reset) @[RegisterBlock.scala 182:11]
      node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
      when _T_80 : @[RegisterBlock.scala 182:11]
        node _T_81 = eq(rdReq, UInt<1>("h0")) @[RegisterBlock.scala 182:11]
        when _T_81 : @[RegisterBlock.scala 182:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:182 assert(rdReq)\n") : printf @[RegisterBlock.scala 182:11]
        assert(clock, rdReq, UInt<1>("h1"), "") : assert @[RegisterBlock.scala 182:11]
      rdReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp : { data : UInt<64>, resp : UInt<2>} @[RegisterBlock.scala 186:20]
      resp.data <= data @[RegisterBlock.scala 187:15]
      resp.resp <= UInt<2>("h0") @[RegisterBlock.scala 188:15]
      saxil.r.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.r.bits <= resp @[Decoupled.scala 66:19]
    when wrReq : @[virtualStealServer.scala 375:27]
      node _T_82 = eq(UInt<1>("h0"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_82 : @[RegisterBlock.scala 252:38]
        wire _rPause_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rPause_WIRE <= rPause @[RegisterBlock.scala 118:51]
        node _rPause_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rPause_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rPause_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rPause_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rPause_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rPause_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rPause_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rPause_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rPause_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rPause_byte_original = bits(_rPause_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rPause_T_8 = mux(_rPause_T, rPause_byte_wdata, rPause_byte_original) @[Interface.scala 259:14]
        node rPause_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rPause_byte_original_1 = bits(_rPause_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rPause_T_9 = mux(_rPause_T_1, rPause_byte_wdata_1, rPause_byte_original_1) @[Interface.scala 259:14]
        node rPause_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rPause_byte_original_2 = bits(_rPause_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rPause_T_10 = mux(_rPause_T_2, rPause_byte_wdata_2, rPause_byte_original_2) @[Interface.scala 259:14]
        node rPause_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rPause_byte_original_3 = bits(_rPause_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rPause_T_11 = mux(_rPause_T_3, rPause_byte_wdata_3, rPause_byte_original_3) @[Interface.scala 259:14]
        node rPause_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rPause_byte_original_4 = bits(_rPause_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rPause_T_12 = mux(_rPause_T_4, rPause_byte_wdata_4, rPause_byte_original_4) @[Interface.scala 259:14]
        node rPause_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rPause_byte_original_5 = bits(_rPause_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rPause_T_13 = mux(_rPause_T_5, rPause_byte_wdata_5, rPause_byte_original_5) @[Interface.scala 259:14]
        node rPause_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rPause_byte_original_6 = bits(_rPause_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rPause_T_14 = mux(_rPause_T_6, rPause_byte_wdata_6, rPause_byte_original_6) @[Interface.scala 259:14]
        node rPause_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rPause_byte_original_7 = bits(_rPause_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rPause_T_15 = mux(_rPause_T_7, rPause_byte_wdata_7, rPause_byte_original_7) @[Interface.scala 259:14]
        wire _rPause_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rPause_WIRE_1[0] <= _rPause_T_8 @[Interface.scala 254:12]
        _rPause_WIRE_1[1] <= _rPause_T_9 @[Interface.scala 254:12]
        _rPause_WIRE_1[2] <= _rPause_T_10 @[Interface.scala 254:12]
        _rPause_WIRE_1[3] <= _rPause_T_11 @[Interface.scala 254:12]
        _rPause_WIRE_1[4] <= _rPause_T_12 @[Interface.scala 254:12]
        _rPause_WIRE_1[5] <= _rPause_T_13 @[Interface.scala 254:12]
        _rPause_WIRE_1[6] <= _rPause_T_14 @[Interface.scala 254:12]
        _rPause_WIRE_1[7] <= _rPause_T_15 @[Interface.scala 254:12]
        node rPause_lo_lo = cat(_rPause_WIRE_1[1], _rPause_WIRE_1[0]) @[Interface.scala 262:7]
        node rPause_lo_hi = cat(_rPause_WIRE_1[3], _rPause_WIRE_1[2]) @[Interface.scala 262:7]
        node rPause_lo = cat(rPause_lo_hi, rPause_lo_lo) @[Interface.scala 262:7]
        node rPause_hi_lo = cat(_rPause_WIRE_1[5], _rPause_WIRE_1[4]) @[Interface.scala 262:7]
        node rPause_hi_hi = cat(_rPause_WIRE_1[7], _rPause_WIRE_1[6]) @[Interface.scala 262:7]
        node rPause_hi = cat(rPause_hi_hi, rPause_hi_lo) @[Interface.scala 262:7]
        node _rPause_T_16 = cat(rPause_hi, rPause_lo) @[Interface.scala 262:7]
        wire _rPause_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rPause_WIRE_2 <= _rPause_T_16 @[RegisterBlock.scala 118:82]
        rPause <= _rPause_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_83 = eq(UInt<4>("h8"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_83 : @[RegisterBlock.scala 252:38]
        wire _rAddr_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _rAddr_WIRE <= rAddr @[RegisterBlock.scala 118:51]
        node _rAddr_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _rAddr_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _rAddr_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _rAddr_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _rAddr_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _rAddr_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _rAddr_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _rAddr_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node rAddr_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node rAddr_byte_original = bits(_rAddr_WIRE, 7, 0) @[Interface.scala 258:39]
        node _rAddr_T_8 = mux(_rAddr_T, rAddr_byte_wdata, rAddr_byte_original) @[Interface.scala 259:14]
        node rAddr_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node rAddr_byte_original_1 = bits(_rAddr_WIRE, 15, 8) @[Interface.scala 258:39]
        node _rAddr_T_9 = mux(_rAddr_T_1, rAddr_byte_wdata_1, rAddr_byte_original_1) @[Interface.scala 259:14]
        node rAddr_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node rAddr_byte_original_2 = bits(_rAddr_WIRE, 23, 16) @[Interface.scala 258:39]
        node _rAddr_T_10 = mux(_rAddr_T_2, rAddr_byte_wdata_2, rAddr_byte_original_2) @[Interface.scala 259:14]
        node rAddr_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node rAddr_byte_original_3 = bits(_rAddr_WIRE, 31, 24) @[Interface.scala 258:39]
        node _rAddr_T_11 = mux(_rAddr_T_3, rAddr_byte_wdata_3, rAddr_byte_original_3) @[Interface.scala 259:14]
        node rAddr_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node rAddr_byte_original_4 = bits(_rAddr_WIRE, 39, 32) @[Interface.scala 258:39]
        node _rAddr_T_12 = mux(_rAddr_T_4, rAddr_byte_wdata_4, rAddr_byte_original_4) @[Interface.scala 259:14]
        node rAddr_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node rAddr_byte_original_5 = bits(_rAddr_WIRE, 47, 40) @[Interface.scala 258:39]
        node _rAddr_T_13 = mux(_rAddr_T_5, rAddr_byte_wdata_5, rAddr_byte_original_5) @[Interface.scala 259:14]
        node rAddr_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node rAddr_byte_original_6 = bits(_rAddr_WIRE, 55, 48) @[Interface.scala 258:39]
        node _rAddr_T_14 = mux(_rAddr_T_6, rAddr_byte_wdata_6, rAddr_byte_original_6) @[Interface.scala 259:14]
        node rAddr_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node rAddr_byte_original_7 = bits(_rAddr_WIRE, 63, 56) @[Interface.scala 258:39]
        node _rAddr_T_15 = mux(_rAddr_T_7, rAddr_byte_wdata_7, rAddr_byte_original_7) @[Interface.scala 259:14]
        wire _rAddr_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _rAddr_WIRE_1[0] <= _rAddr_T_8 @[Interface.scala 254:12]
        _rAddr_WIRE_1[1] <= _rAddr_T_9 @[Interface.scala 254:12]
        _rAddr_WIRE_1[2] <= _rAddr_T_10 @[Interface.scala 254:12]
        _rAddr_WIRE_1[3] <= _rAddr_T_11 @[Interface.scala 254:12]
        _rAddr_WIRE_1[4] <= _rAddr_T_12 @[Interface.scala 254:12]
        _rAddr_WIRE_1[5] <= _rAddr_T_13 @[Interface.scala 254:12]
        _rAddr_WIRE_1[6] <= _rAddr_T_14 @[Interface.scala 254:12]
        _rAddr_WIRE_1[7] <= _rAddr_T_15 @[Interface.scala 254:12]
        node rAddr_lo_lo = cat(_rAddr_WIRE_1[1], _rAddr_WIRE_1[0]) @[Interface.scala 262:7]
        node rAddr_lo_hi = cat(_rAddr_WIRE_1[3], _rAddr_WIRE_1[2]) @[Interface.scala 262:7]
        node rAddr_lo = cat(rAddr_lo_hi, rAddr_lo_lo) @[Interface.scala 262:7]
        node rAddr_hi_lo = cat(_rAddr_WIRE_1[5], _rAddr_WIRE_1[4]) @[Interface.scala 262:7]
        node rAddr_hi_hi = cat(_rAddr_WIRE_1[7], _rAddr_WIRE_1[6]) @[Interface.scala 262:7]
        node rAddr_hi = cat(rAddr_hi_hi, rAddr_hi_lo) @[Interface.scala 262:7]
        node _rAddr_T_16 = cat(rAddr_hi, rAddr_lo) @[Interface.scala 262:7]
        wire _rAddr_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _rAddr_WIRE_2 <= _rAddr_T_16 @[RegisterBlock.scala 118:82]
        rAddr <= _rAddr_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_84 = eq(UInt<5>("h10"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_84 : @[RegisterBlock.scala 252:38]
        wire _maxLength_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _maxLength_WIRE <= maxLength @[RegisterBlock.scala 118:51]
        node _maxLength_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _maxLength_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _maxLength_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _maxLength_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _maxLength_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _maxLength_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _maxLength_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _maxLength_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node maxLength_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node maxLength_byte_original = bits(_maxLength_WIRE, 7, 0) @[Interface.scala 258:39]
        node _maxLength_T_8 = mux(_maxLength_T, maxLength_byte_wdata, maxLength_byte_original) @[Interface.scala 259:14]
        node maxLength_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node maxLength_byte_original_1 = bits(_maxLength_WIRE, 15, 8) @[Interface.scala 258:39]
        node _maxLength_T_9 = mux(_maxLength_T_1, maxLength_byte_wdata_1, maxLength_byte_original_1) @[Interface.scala 259:14]
        node maxLength_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node maxLength_byte_original_2 = bits(_maxLength_WIRE, 23, 16) @[Interface.scala 258:39]
        node _maxLength_T_10 = mux(_maxLength_T_2, maxLength_byte_wdata_2, maxLength_byte_original_2) @[Interface.scala 259:14]
        node maxLength_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node maxLength_byte_original_3 = bits(_maxLength_WIRE, 31, 24) @[Interface.scala 258:39]
        node _maxLength_T_11 = mux(_maxLength_T_3, maxLength_byte_wdata_3, maxLength_byte_original_3) @[Interface.scala 259:14]
        node maxLength_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node maxLength_byte_original_4 = bits(_maxLength_WIRE, 39, 32) @[Interface.scala 258:39]
        node _maxLength_T_12 = mux(_maxLength_T_4, maxLength_byte_wdata_4, maxLength_byte_original_4) @[Interface.scala 259:14]
        node maxLength_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node maxLength_byte_original_5 = bits(_maxLength_WIRE, 47, 40) @[Interface.scala 258:39]
        node _maxLength_T_13 = mux(_maxLength_T_5, maxLength_byte_wdata_5, maxLength_byte_original_5) @[Interface.scala 259:14]
        node maxLength_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node maxLength_byte_original_6 = bits(_maxLength_WIRE, 55, 48) @[Interface.scala 258:39]
        node _maxLength_T_14 = mux(_maxLength_T_6, maxLength_byte_wdata_6, maxLength_byte_original_6) @[Interface.scala 259:14]
        node maxLength_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node maxLength_byte_original_7 = bits(_maxLength_WIRE, 63, 56) @[Interface.scala 258:39]
        node _maxLength_T_15 = mux(_maxLength_T_7, maxLength_byte_wdata_7, maxLength_byte_original_7) @[Interface.scala 259:14]
        wire _maxLength_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _maxLength_WIRE_1[0] <= _maxLength_T_8 @[Interface.scala 254:12]
        _maxLength_WIRE_1[1] <= _maxLength_T_9 @[Interface.scala 254:12]
        _maxLength_WIRE_1[2] <= _maxLength_T_10 @[Interface.scala 254:12]
        _maxLength_WIRE_1[3] <= _maxLength_T_11 @[Interface.scala 254:12]
        _maxLength_WIRE_1[4] <= _maxLength_T_12 @[Interface.scala 254:12]
        _maxLength_WIRE_1[5] <= _maxLength_T_13 @[Interface.scala 254:12]
        _maxLength_WIRE_1[6] <= _maxLength_T_14 @[Interface.scala 254:12]
        _maxLength_WIRE_1[7] <= _maxLength_T_15 @[Interface.scala 254:12]
        node maxLength_lo_lo = cat(_maxLength_WIRE_1[1], _maxLength_WIRE_1[0]) @[Interface.scala 262:7]
        node maxLength_lo_hi = cat(_maxLength_WIRE_1[3], _maxLength_WIRE_1[2]) @[Interface.scala 262:7]
        node maxLength_lo = cat(maxLength_lo_hi, maxLength_lo_lo) @[Interface.scala 262:7]
        node maxLength_hi_lo = cat(_maxLength_WIRE_1[5], _maxLength_WIRE_1[4]) @[Interface.scala 262:7]
        node maxLength_hi_hi = cat(_maxLength_WIRE_1[7], _maxLength_WIRE_1[6]) @[Interface.scala 262:7]
        node maxLength_hi = cat(maxLength_hi_hi, maxLength_hi_lo) @[Interface.scala 262:7]
        node _maxLength_T_16 = cat(maxLength_hi, maxLength_lo) @[Interface.scala 262:7]
        wire _maxLength_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _maxLength_WIRE_2 <= _maxLength_T_16 @[RegisterBlock.scala 118:82]
        maxLength <= _maxLength_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_85 = eq(UInt<5>("h18"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_85 : @[RegisterBlock.scala 252:38]
        wire _fifoTailReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoTailReg_WIRE <= fifoTailReg @[RegisterBlock.scala 118:51]
        node _fifoTailReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoTailReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoTailReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoTailReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoTailReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoTailReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoTailReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoTailReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoTailReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoTailReg_byte_original = bits(_fifoTailReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoTailReg_T_12 = mux(_fifoTailReg_T_4, fifoTailReg_byte_wdata, fifoTailReg_byte_original) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_1 = bits(_fifoTailReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoTailReg_T_13 = mux(_fifoTailReg_T_5, fifoTailReg_byte_wdata_1, fifoTailReg_byte_original_1) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_2 = bits(_fifoTailReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoTailReg_T_14 = mux(_fifoTailReg_T_6, fifoTailReg_byte_wdata_2, fifoTailReg_byte_original_2) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_3 = bits(_fifoTailReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoTailReg_T_15 = mux(_fifoTailReg_T_7, fifoTailReg_byte_wdata_3, fifoTailReg_byte_original_3) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_4 = bits(_fifoTailReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoTailReg_T_16 = mux(_fifoTailReg_T_8, fifoTailReg_byte_wdata_4, fifoTailReg_byte_original_4) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_5 = bits(_fifoTailReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoTailReg_T_17 = mux(_fifoTailReg_T_9, fifoTailReg_byte_wdata_5, fifoTailReg_byte_original_5) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_6 = bits(_fifoTailReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoTailReg_T_18 = mux(_fifoTailReg_T_10, fifoTailReg_byte_wdata_6, fifoTailReg_byte_original_6) @[Interface.scala 259:14]
        node fifoTailReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoTailReg_byte_original_7 = bits(_fifoTailReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoTailReg_T_19 = mux(_fifoTailReg_T_11, fifoTailReg_byte_wdata_7, fifoTailReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoTailReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[0] <= _fifoTailReg_T_12 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[1] <= _fifoTailReg_T_13 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[2] <= _fifoTailReg_T_14 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[3] <= _fifoTailReg_T_15 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[4] <= _fifoTailReg_T_16 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[5] <= _fifoTailReg_T_17 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[6] <= _fifoTailReg_T_18 @[Interface.scala 254:12]
        _fifoTailReg_WIRE_1[7] <= _fifoTailReg_T_19 @[Interface.scala 254:12]
        node fifoTailReg_lo_lo = cat(_fifoTailReg_WIRE_1[1], _fifoTailReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoTailReg_lo_hi = cat(_fifoTailReg_WIRE_1[3], _fifoTailReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoTailReg_lo = cat(fifoTailReg_lo_hi, fifoTailReg_lo_lo) @[Interface.scala 262:7]
        node fifoTailReg_hi_lo = cat(_fifoTailReg_WIRE_1[5], _fifoTailReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoTailReg_hi_hi = cat(_fifoTailReg_WIRE_1[7], _fifoTailReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoTailReg_hi = cat(fifoTailReg_hi_hi, fifoTailReg_hi_lo) @[Interface.scala 262:7]
        node _fifoTailReg_T_20 = cat(fifoTailReg_hi, fifoTailReg_lo) @[Interface.scala 262:7]
        wire _fifoTailReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoTailReg_WIRE_2 <= _fifoTailReg_T_20 @[RegisterBlock.scala 118:82]
        fifoTailReg <= _fifoTailReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_86 = eq(UInt<6>("h20"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_86 : @[RegisterBlock.scala 252:38]
        wire _fifoHeadReg_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _fifoHeadReg_WIRE <= fifoHeadReg @[RegisterBlock.scala 118:51]
        node _fifoHeadReg_T_4 = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _fifoHeadReg_T_5 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _fifoHeadReg_T_6 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _fifoHeadReg_T_7 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _fifoHeadReg_T_8 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _fifoHeadReg_T_9 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _fifoHeadReg_T_10 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _fifoHeadReg_T_11 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node fifoHeadReg_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original = bits(_fifoHeadReg_WIRE, 7, 0) @[Interface.scala 258:39]
        node _fifoHeadReg_T_12 = mux(_fifoHeadReg_T_4, fifoHeadReg_byte_wdata, fifoHeadReg_byte_original) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_1 = bits(_fifoHeadReg_WIRE, 15, 8) @[Interface.scala 258:39]
        node _fifoHeadReg_T_13 = mux(_fifoHeadReg_T_5, fifoHeadReg_byte_wdata_1, fifoHeadReg_byte_original_1) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_2 = bits(_fifoHeadReg_WIRE, 23, 16) @[Interface.scala 258:39]
        node _fifoHeadReg_T_14 = mux(_fifoHeadReg_T_6, fifoHeadReg_byte_wdata_2, fifoHeadReg_byte_original_2) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_3 = bits(_fifoHeadReg_WIRE, 31, 24) @[Interface.scala 258:39]
        node _fifoHeadReg_T_15 = mux(_fifoHeadReg_T_7, fifoHeadReg_byte_wdata_3, fifoHeadReg_byte_original_3) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_4 = bits(_fifoHeadReg_WIRE, 39, 32) @[Interface.scala 258:39]
        node _fifoHeadReg_T_16 = mux(_fifoHeadReg_T_8, fifoHeadReg_byte_wdata_4, fifoHeadReg_byte_original_4) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_5 = bits(_fifoHeadReg_WIRE, 47, 40) @[Interface.scala 258:39]
        node _fifoHeadReg_T_17 = mux(_fifoHeadReg_T_9, fifoHeadReg_byte_wdata_5, fifoHeadReg_byte_original_5) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_6 = bits(_fifoHeadReg_WIRE, 55, 48) @[Interface.scala 258:39]
        node _fifoHeadReg_T_18 = mux(_fifoHeadReg_T_10, fifoHeadReg_byte_wdata_6, fifoHeadReg_byte_original_6) @[Interface.scala 259:14]
        node fifoHeadReg_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node fifoHeadReg_byte_original_7 = bits(_fifoHeadReg_WIRE, 63, 56) @[Interface.scala 258:39]
        node _fifoHeadReg_T_19 = mux(_fifoHeadReg_T_11, fifoHeadReg_byte_wdata_7, fifoHeadReg_byte_original_7) @[Interface.scala 259:14]
        wire _fifoHeadReg_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[0] <= _fifoHeadReg_T_12 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[1] <= _fifoHeadReg_T_13 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[2] <= _fifoHeadReg_T_14 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[3] <= _fifoHeadReg_T_15 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[4] <= _fifoHeadReg_T_16 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[5] <= _fifoHeadReg_T_17 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[6] <= _fifoHeadReg_T_18 @[Interface.scala 254:12]
        _fifoHeadReg_WIRE_1[7] <= _fifoHeadReg_T_19 @[Interface.scala 254:12]
        node fifoHeadReg_lo_lo = cat(_fifoHeadReg_WIRE_1[1], _fifoHeadReg_WIRE_1[0]) @[Interface.scala 262:7]
        node fifoHeadReg_lo_hi = cat(_fifoHeadReg_WIRE_1[3], _fifoHeadReg_WIRE_1[2]) @[Interface.scala 262:7]
        node fifoHeadReg_lo = cat(fifoHeadReg_lo_hi, fifoHeadReg_lo_lo) @[Interface.scala 262:7]
        node fifoHeadReg_hi_lo = cat(_fifoHeadReg_WIRE_1[5], _fifoHeadReg_WIRE_1[4]) @[Interface.scala 262:7]
        node fifoHeadReg_hi_hi = cat(_fifoHeadReg_WIRE_1[7], _fifoHeadReg_WIRE_1[6]) @[Interface.scala 262:7]
        node fifoHeadReg_hi = cat(fifoHeadReg_hi_hi, fifoHeadReg_hi_lo) @[Interface.scala 262:7]
        node _fifoHeadReg_T_20 = cat(fifoHeadReg_hi, fifoHeadReg_lo) @[Interface.scala 262:7]
        wire _fifoHeadReg_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _fifoHeadReg_WIRE_2 <= _fifoHeadReg_T_20 @[RegisterBlock.scala 118:82]
        fifoHeadReg <= _fifoHeadReg_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_87 = eq(UInt<6>("h28"), wrAddr) @[RegisterBlock.scala 252:26]
      when _T_87 : @[RegisterBlock.scala 252:38]
        wire _procInterrupt_WIRE : UInt<64> @[RegisterBlock.scala 118:51]
        _procInterrupt_WIRE <= procInterrupt @[RegisterBlock.scala 118:51]
        node _procInterrupt_T = bits(wrReqData_.bits.strb, 0, 0) @[Interface.scala 255:13]
        node _procInterrupt_T_1 = bits(wrReqData_.bits.strb, 1, 1) @[Interface.scala 255:13]
        node _procInterrupt_T_2 = bits(wrReqData_.bits.strb, 2, 2) @[Interface.scala 255:13]
        node _procInterrupt_T_3 = bits(wrReqData_.bits.strb, 3, 3) @[Interface.scala 255:13]
        node _procInterrupt_T_4 = bits(wrReqData_.bits.strb, 4, 4) @[Interface.scala 255:13]
        node _procInterrupt_T_5 = bits(wrReqData_.bits.strb, 5, 5) @[Interface.scala 255:13]
        node _procInterrupt_T_6 = bits(wrReqData_.bits.strb, 6, 6) @[Interface.scala 255:13]
        node _procInterrupt_T_7 = bits(wrReqData_.bits.strb, 7, 7) @[Interface.scala 255:13]
        node procInterrupt_byte_wdata = bits(wrReqData_.bits.data, 7, 0) @[Interface.scala 257:33]
        node procInterrupt_byte_original = bits(_procInterrupt_WIRE, 7, 0) @[Interface.scala 258:39]
        node _procInterrupt_T_8 = mux(_procInterrupt_T, procInterrupt_byte_wdata, procInterrupt_byte_original) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_1 = bits(wrReqData_.bits.data, 15, 8) @[Interface.scala 257:33]
        node procInterrupt_byte_original_1 = bits(_procInterrupt_WIRE, 15, 8) @[Interface.scala 258:39]
        node _procInterrupt_T_9 = mux(_procInterrupt_T_1, procInterrupt_byte_wdata_1, procInterrupt_byte_original_1) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_2 = bits(wrReqData_.bits.data, 23, 16) @[Interface.scala 257:33]
        node procInterrupt_byte_original_2 = bits(_procInterrupt_WIRE, 23, 16) @[Interface.scala 258:39]
        node _procInterrupt_T_10 = mux(_procInterrupt_T_2, procInterrupt_byte_wdata_2, procInterrupt_byte_original_2) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_3 = bits(wrReqData_.bits.data, 31, 24) @[Interface.scala 257:33]
        node procInterrupt_byte_original_3 = bits(_procInterrupt_WIRE, 31, 24) @[Interface.scala 258:39]
        node _procInterrupt_T_11 = mux(_procInterrupt_T_3, procInterrupt_byte_wdata_3, procInterrupt_byte_original_3) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_4 = bits(wrReqData_.bits.data, 39, 32) @[Interface.scala 257:33]
        node procInterrupt_byte_original_4 = bits(_procInterrupt_WIRE, 39, 32) @[Interface.scala 258:39]
        node _procInterrupt_T_12 = mux(_procInterrupt_T_4, procInterrupt_byte_wdata_4, procInterrupt_byte_original_4) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_5 = bits(wrReqData_.bits.data, 47, 40) @[Interface.scala 257:33]
        node procInterrupt_byte_original_5 = bits(_procInterrupt_WIRE, 47, 40) @[Interface.scala 258:39]
        node _procInterrupt_T_13 = mux(_procInterrupt_T_5, procInterrupt_byte_wdata_5, procInterrupt_byte_original_5) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_6 = bits(wrReqData_.bits.data, 55, 48) @[Interface.scala 257:33]
        node procInterrupt_byte_original_6 = bits(_procInterrupt_WIRE, 55, 48) @[Interface.scala 258:39]
        node _procInterrupt_T_14 = mux(_procInterrupt_T_6, procInterrupt_byte_wdata_6, procInterrupt_byte_original_6) @[Interface.scala 259:14]
        node procInterrupt_byte_wdata_7 = bits(wrReqData_.bits.data, 63, 56) @[Interface.scala 257:33]
        node procInterrupt_byte_original_7 = bits(_procInterrupt_WIRE, 63, 56) @[Interface.scala 258:39]
        node _procInterrupt_T_15 = mux(_procInterrupt_T_7, procInterrupt_byte_wdata_7, procInterrupt_byte_original_7) @[Interface.scala 259:14]
        wire _procInterrupt_WIRE_1 : UInt<8>[8] @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[0] <= _procInterrupt_T_8 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[1] <= _procInterrupt_T_9 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[2] <= _procInterrupt_T_10 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[3] <= _procInterrupt_T_11 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[4] <= _procInterrupt_T_12 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[5] <= _procInterrupt_T_13 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[6] <= _procInterrupt_T_14 @[Interface.scala 254:12]
        _procInterrupt_WIRE_1[7] <= _procInterrupt_T_15 @[Interface.scala 254:12]
        node procInterrupt_lo_lo = cat(_procInterrupt_WIRE_1[1], _procInterrupt_WIRE_1[0]) @[Interface.scala 262:7]
        node procInterrupt_lo_hi = cat(_procInterrupt_WIRE_1[3], _procInterrupt_WIRE_1[2]) @[Interface.scala 262:7]
        node procInterrupt_lo = cat(procInterrupt_lo_hi, procInterrupt_lo_lo) @[Interface.scala 262:7]
        node procInterrupt_hi_lo = cat(_procInterrupt_WIRE_1[5], _procInterrupt_WIRE_1[4]) @[Interface.scala 262:7]
        node procInterrupt_hi_hi = cat(_procInterrupt_WIRE_1[7], _procInterrupt_WIRE_1[6]) @[Interface.scala 262:7]
        node procInterrupt_hi = cat(procInterrupt_hi_hi, procInterrupt_hi_lo) @[Interface.scala 262:7]
        node _procInterrupt_T_16 = cat(procInterrupt_hi, procInterrupt_lo) @[Interface.scala 262:7]
        wire _procInterrupt_WIRE_2 : UInt<64> @[RegisterBlock.scala 118:82]
        _procInterrupt_WIRE_2 <= _procInterrupt_T_16 @[RegisterBlock.scala 118:82]
        procInterrupt <= _procInterrupt_WIRE_2 @[RegisterBlock.scala 118:11]
      node _T_88 = asUInt(reset) @[RegisterBlock.scala 198:11]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
      when _T_89 : @[RegisterBlock.scala 198:11]
        node _T_90 = eq(wrReq, UInt<1>("h0")) @[RegisterBlock.scala 198:11]
        when _T_90 : @[RegisterBlock.scala 198:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at RegisterBlock.scala:198 assert(wrReq)\n") : printf_1 @[RegisterBlock.scala 198:11]
        assert(clock, wrReq, UInt<1>("h1"), "") : assert_1 @[RegisterBlock.scala 198:11]
      wrReq_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wrReqData_.ready <= UInt<1>("h1") @[Decoupled.scala 83:20]
      wire resp_1 : { resp : UInt<2>} @[RegisterBlock.scala 203:20]
      resp_1.resp <= UInt<2>("h0") @[RegisterBlock.scala 204:15]
      saxil.b.valid <= UInt<1>("h1") @[Decoupled.scala 65:20]
      saxil.b.bits <= resp_1 @[Decoupled.scala 66:19]

  module readyValidMem_10 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, writeBurst : { flip len : UInt<4>, flip last : UInt<1>}, readBurst : { flip len : UInt<4>}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<128>, strb : UInt<16>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<16>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<128>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 81:36]
    node _T_1 = not(writeHandshakeDetector) @[readyValidMem.scala 81:58]
    node _T_2 = and(_T, _T_1) @[readyValidMem.scala 81:55]
    when _T_2 : @[readyValidMem.scala 81:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 83:25]
      node _T_3 = eq(io.writeBurst.last, UInt<1>("h1")) @[readyValidMem.scala 84:37]
      when _T_3 : @[readyValidMem.scala 84:45]
        writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 85:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 88:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 90:32]
    node _io_write_data_ready_T = not(writeHandshakeDetector) @[readyValidMem.scala 94:56]
    node _io_write_data_ready_T_1 = and(axi.WREADY, _io_write_data_ready_T) @[readyValidMem.scala 94:53]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 94:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= io.writeBurst.len @[readyValidMem.scala 120:30]
    axi.AWSIZE <= UInt<3>("h4") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<16>("hffff"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= io.writeBurst.last @[readyValidMem.scala 134:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= io.readBurst.len @[readyValidMem.scala 158:33]
    axi.ARSIZE <= UInt<3>("h4") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_11 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, writeBurst : { flip len : UInt<4>, flip last : UInt<1>}, readBurst : { flip len : UInt<4>}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<128>, strb : UInt<16>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<16>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<128>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 81:36]
    node _T_1 = not(writeHandshakeDetector) @[readyValidMem.scala 81:58]
    node _T_2 = and(_T, _T_1) @[readyValidMem.scala 81:55]
    when _T_2 : @[readyValidMem.scala 81:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 83:25]
      node _T_3 = eq(io.writeBurst.last, UInt<1>("h1")) @[readyValidMem.scala 84:37]
      when _T_3 : @[readyValidMem.scala 84:45]
        writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 85:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 88:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 90:32]
    node _io_write_data_ready_T = not(writeHandshakeDetector) @[readyValidMem.scala 94:56]
    node _io_write_data_ready_T_1 = and(axi.WREADY, _io_write_data_ready_T) @[readyValidMem.scala 94:53]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 94:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= io.writeBurst.len @[readyValidMem.scala 120:30]
    axi.AWSIZE <= UInt<3>("h4") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<16>("hffff"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= io.writeBurst.last @[readyValidMem.scala 134:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= io.readBurst.len @[readyValidMem.scala 158:33]
    axi.ARSIZE <= UInt<3>("h4") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_12 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, writeBurst : { flip len : UInt<4>, flip last : UInt<1>}, readBurst : { flip len : UInt<4>}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<128>, strb : UInt<16>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<16>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<128>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 81:36]
    node _T_1 = not(writeHandshakeDetector) @[readyValidMem.scala 81:58]
    node _T_2 = and(_T, _T_1) @[readyValidMem.scala 81:55]
    when _T_2 : @[readyValidMem.scala 81:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 83:25]
      node _T_3 = eq(io.writeBurst.last, UInt<1>("h1")) @[readyValidMem.scala 84:37]
      when _T_3 : @[readyValidMem.scala 84:45]
        writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 85:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 88:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 90:32]
    node _io_write_data_ready_T = not(writeHandshakeDetector) @[readyValidMem.scala 94:56]
    node _io_write_data_ready_T_1 = and(axi.WREADY, _io_write_data_ready_T) @[readyValidMem.scala 94:53]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 94:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= io.writeBurst.len @[readyValidMem.scala 120:30]
    axi.AWSIZE <= UInt<3>("h4") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<16>("hffff"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= io.writeBurst.last @[readyValidMem.scala 134:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= io.readBurst.len @[readyValidMem.scala 158:33]
    axi.ARSIZE <= UInt<3>("h4") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module readyValidMem_13 :
    input clock : Clock
    input reset : Reset
    output io : { read : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, write : { flip address : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip data : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}, writeBurst : { flip len : UInt<4>, flip last : UInt<1>}, readBurst : { flip len : UInt<4>}}
    output axi : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}

    reg writeDataDone : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[readyValidMem.scala 47:30]
    reg writeHandshakeDetector : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[readyValidMem.scala 49:39]
    wire _view__aw_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__aw_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.AWREGION <= _view__aw_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.AWQOS <= _view__aw_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.AWPROT <= _view__aw_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.AWCACHE <= _view__aw_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.AWLOCK <= _view__aw_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.AWBURST <= _view__aw_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.AWSIZE <= _view__aw_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.AWLEN <= _view__aw_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.AWADDR <= _view__aw_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.AWID <= _view__aw_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__ar_bits_WIRE : { id : UInt<4>, addr : UInt<64>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>} @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.region <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.qos <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.prot <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.cache <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.lock <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.burst <= UInt<2>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.size <= UInt<3>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.len <= UInt<8>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.addr <= UInt<64>("h0") @[readyValidMem.scala 56:42]
    _view__ar_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.ARREGION <= _view__ar_bits_WIRE.region @[readyValidMem.scala 56:10]
    axi.ARQOS <= _view__ar_bits_WIRE.qos @[readyValidMem.scala 56:10]
    axi.ARPROT <= _view__ar_bits_WIRE.prot @[readyValidMem.scala 56:10]
    axi.ARCACHE <= _view__ar_bits_WIRE.cache @[readyValidMem.scala 56:10]
    axi.ARLOCK <= _view__ar_bits_WIRE.lock @[readyValidMem.scala 56:10]
    axi.ARBURST <= _view__ar_bits_WIRE.burst @[readyValidMem.scala 56:10]
    axi.ARSIZE <= _view__ar_bits_WIRE.size @[readyValidMem.scala 56:10]
    axi.ARLEN <= _view__ar_bits_WIRE.len @[readyValidMem.scala 56:10]
    axi.ARADDR <= _view__ar_bits_WIRE.addr @[readyValidMem.scala 56:10]
    axi.ARID <= _view__ar_bits_WIRE.id @[readyValidMem.scala 56:10]
    wire _view__w_bits_WIRE : { id : UInt<4>, data : UInt<128>, strb : UInt<16>, last : UInt<1>} @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.last <= UInt<1>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.strb <= UInt<16>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.data <= UInt<128>("h0") @[readyValidMem.scala 56:42]
    _view__w_bits_WIRE.id <= UInt<4>("h0") @[readyValidMem.scala 56:42]
    axi.WLAST <= _view__w_bits_WIRE.last @[readyValidMem.scala 56:10]
    axi.WSTRB <= _view__w_bits_WIRE.strb @[readyValidMem.scala 56:10]
    axi.WDATA <= _view__w_bits_WIRE.data @[readyValidMem.scala 56:10]
    axi.WID <= _view__w_bits_WIRE.id @[readyValidMem.scala 56:10]
    axi.WVALID <= UInt<1>("h0") @[readyValidMem.scala 76:19]
    node _T = and(io.write.data.valid, axi.WREADY) @[readyValidMem.scala 81:36]
    node _T_1 = not(writeHandshakeDetector) @[readyValidMem.scala 81:58]
    node _T_2 = and(_T, _T_1) @[readyValidMem.scala 81:55]
    when _T_2 : @[readyValidMem.scala 81:82]
      axi.WVALID <= UInt<1>("h1") @[readyValidMem.scala 83:25]
      node _T_3 = eq(io.writeBurst.last, UInt<1>("h1")) @[readyValidMem.scala 84:37]
      when _T_3 : @[readyValidMem.scala 84:45]
        writeHandshakeDetector <= UInt<1>("h1") @[readyValidMem.scala 85:34]
    else :
      when axi.BVALID : @[readyValidMem.scala 88:34]
        writeHandshakeDetector <= UInt<1>("h0") @[readyValidMem.scala 90:32]
    node _io_write_data_ready_T = not(writeHandshakeDetector) @[readyValidMem.scala 94:56]
    node _io_write_data_ready_T_1 = and(axi.WREADY, _io_write_data_ready_T) @[readyValidMem.scala 94:53]
    io.write.data.ready <= _io_write_data_ready_T_1 @[readyValidMem.scala 94:34]
    axi.AWVALID <= io.write.address.valid @[readyValidMem.scala 116:28]
    axi.AWADDR <= io.write.address.bits @[readyValidMem.scala 117:28]
    axi.AWLEN <= io.writeBurst.len @[readyValidMem.scala 120:30]
    axi.AWSIZE <= UInt<3>("h4") @[readyValidMem.scala 126:28]
    axi.AWBURST <= UInt<1>("h1") @[readyValidMem.scala 127:28]
    axi.WDATA <= io.write.data.bits @[readyValidMem.scala 130:28]
    node _view__w_bits_strb_T = asUInt(asSInt(UInt<16>("hffff"))) @[readyValidMem.scala 131:60]
    axi.WSTRB <= _view__w_bits_strb_T @[readyValidMem.scala 131:28]
    axi.WLAST <= io.writeBurst.last @[readyValidMem.scala 134:30]
    axi.BREADY <= UInt<1>("h1") @[readyValidMem.scala 140:28]
    io.write.address.ready <= axi.AWREADY @[readyValidMem.scala 143:32]
    axi.ARVALID <= io.read.address.valid @[readyValidMem.scala 153:31]
    axi.ARADDR <= io.read.address.bits @[readyValidMem.scala 154:31]
    io.read.address.ready <= axi.ARREADY @[readyValidMem.scala 155:31]
    axi.ARLEN <= io.readBurst.len @[readyValidMem.scala 158:33]
    axi.ARSIZE <= UInt<3>("h4") @[readyValidMem.scala 164:31]
    axi.ARID <= UInt<1>("h0") @[readyValidMem.scala 165:31]
    axi.ARBURST <= UInt<1>("h1") @[readyValidMem.scala 166:31]
    axi.ARPROT <= UInt<1>("h0") @[readyValidMem.scala 168:31]
    axi.RREADY <= io.read.data.ready @[readyValidMem.scala 169:31]
    io.read.data.valid <= axi.RVALID @[readyValidMem.scala 171:31]
    io.read.data.bits <= axi.RDATA @[readyValidMem.scala 172:31]

  module stealSide_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip axi_mgmt_vss : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}[4], vss_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[4], taskOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<128>}[32], flip taskIn : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<128>}[32]}
    output connSyncSide : { ctrl : { serveStealReq : { ready : UInt<1>, flip valid : UInt<1>}, stealReq : { ready : UInt<1>, flip valid : UInt<1>}}, data : { availableTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip qOutTask : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}[0]

    inst stealNW_TQ of stealNW_TQ_1 @[stealSide.scala 53:28]
    stealNW_TQ.clock <= clock
    stealNW_TQ.reset <= reset
    inst virtualStealServers_0 of virtualStealServer_1 @[stealSide.scala 63:75]
    virtualStealServers_0.clock <= clock
    virtualStealServers_0.reset <= reset
    inst virtualStealServers_1 of virtualStealServer_2 @[stealSide.scala 63:75]
    virtualStealServers_1.clock <= clock
    virtualStealServers_1.reset <= reset
    inst virtualStealServers_2 of virtualStealServer_3 @[stealSide.scala 63:75]
    virtualStealServers_2.clock <= clock
    virtualStealServers_2.reset <= reset
    inst virtualStealServers_3 of virtualStealServer_4 @[stealSide.scala 63:75]
    virtualStealServers_3.clock <= clock
    virtualStealServers_3.reset <= reset
    virtualStealServers_0.io.axi_mgmt <= io.axi_mgmt_vss[0] @[stealSide.scala 83:28]
    virtualStealServers_0.io.ntwDataUnitOccupancy <= stealNW_TQ.io.ntwDataUnitOccupancyVSS[0] @[stealSide.scala 84:56]
    virtualStealServers_1.io.axi_mgmt <= io.axi_mgmt_vss[1] @[stealSide.scala 83:28]
    virtualStealServers_1.io.ntwDataUnitOccupancy <= stealNW_TQ.io.ntwDataUnitOccupancyVSS[1] @[stealSide.scala 84:56]
    virtualStealServers_2.io.axi_mgmt <= io.axi_mgmt_vss[2] @[stealSide.scala 83:28]
    virtualStealServers_2.io.ntwDataUnitOccupancy <= stealNW_TQ.io.ntwDataUnitOccupancyVSS[2] @[stealSide.scala 84:56]
    virtualStealServers_3.io.axi_mgmt <= io.axi_mgmt_vss[3] @[stealSide.scala 83:28]
    virtualStealServers_3.io.ntwDataUnitOccupancy <= stealNW_TQ.io.ntwDataUnitOccupancyVSS[3] @[stealSide.scala 84:56]
    inst vssRvm_0 of readyValidMem_10 @[stealSide.scala 87:68]
    vssRvm_0.clock <= clock
    vssRvm_0.reset <= reset
    inst vssRvm_1 of readyValidMem_11 @[stealSide.scala 87:68]
    vssRvm_1.clock <= clock
    vssRvm_1.reset <= reset
    inst vssRvm_2 of readyValidMem_12 @[stealSide.scala 87:68]
    vssRvm_2.clock <= clock
    vssRvm_2.reset <= reset
    inst vssRvm_3 of readyValidMem_13 @[stealSide.scala 87:68]
    vssRvm_3.clock <= clock
    vssRvm_3.reset <= reset
    vssRvm_0.io.read.address <= virtualStealServers_0.io.read_address @[stealSide.scala 91:47]
    virtualStealServers_0.io.read_data <= vssRvm_0.io.read.data @[stealSide.scala 92:47]
    vssRvm_0.io.write.address <= virtualStealServers_0.io.write_address @[stealSide.scala 93:47]
    vssRvm_0.io.write.data <= virtualStealServers_0.io.write_data @[stealSide.scala 94:47]
    vssRvm_0.io.readBurst.len <= virtualStealServers_0.io.read_burst_len @[stealSide.scala 95:47]
    vssRvm_0.io.writeBurst.len <= virtualStealServers_0.io.write_burst_len @[stealSide.scala 96:47]
    vssRvm_0.io.writeBurst.last <= virtualStealServers_0.io.write_last @[stealSide.scala 97:47]
    vssRvm_0.axi.BRESP <= io.vss_axi_full[0].BRESP @[stealSide.scala 98:47]
    vssRvm_0.axi.BID <= io.vss_axi_full[0].BID @[stealSide.scala 98:47]
    vssRvm_0.axi.BVALID <= io.vss_axi_full[0].BVALID @[stealSide.scala 98:47]
    io.vss_axi_full[0].BREADY <= vssRvm_0.axi.BREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].WLAST <= vssRvm_0.axi.WLAST @[stealSide.scala 98:47]
    io.vss_axi_full[0].WSTRB <= vssRvm_0.axi.WSTRB @[stealSide.scala 98:47]
    io.vss_axi_full[0].WDATA <= vssRvm_0.axi.WDATA @[stealSide.scala 98:47]
    io.vss_axi_full[0].WID <= vssRvm_0.axi.WID @[stealSide.scala 98:47]
    io.vss_axi_full[0].WVALID <= vssRvm_0.axi.WVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.WREADY <= io.vss_axi_full[0].WREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWREGION <= vssRvm_0.axi.AWREGION @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWQOS <= vssRvm_0.axi.AWQOS @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWPROT <= vssRvm_0.axi.AWPROT @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWCACHE <= vssRvm_0.axi.AWCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWLOCK <= vssRvm_0.axi.AWLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWBURST <= vssRvm_0.axi.AWBURST @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWSIZE <= vssRvm_0.axi.AWSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWLEN <= vssRvm_0.axi.AWLEN @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWADDR <= vssRvm_0.axi.AWADDR @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWID <= vssRvm_0.axi.AWID @[stealSide.scala 98:47]
    io.vss_axi_full[0].AWVALID <= vssRvm_0.axi.AWVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.AWREADY <= io.vss_axi_full[0].AWREADY @[stealSide.scala 98:47]
    vssRvm_0.axi.RLAST <= io.vss_axi_full[0].RLAST @[stealSide.scala 98:47]
    vssRvm_0.axi.RRESP <= io.vss_axi_full[0].RRESP @[stealSide.scala 98:47]
    vssRvm_0.axi.RDATA <= io.vss_axi_full[0].RDATA @[stealSide.scala 98:47]
    vssRvm_0.axi.RID <= io.vss_axi_full[0].RID @[stealSide.scala 98:47]
    vssRvm_0.axi.RVALID <= io.vss_axi_full[0].RVALID @[stealSide.scala 98:47]
    io.vss_axi_full[0].RREADY <= vssRvm_0.axi.RREADY @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARREGION <= vssRvm_0.axi.ARREGION @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARQOS <= vssRvm_0.axi.ARQOS @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARPROT <= vssRvm_0.axi.ARPROT @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARCACHE <= vssRvm_0.axi.ARCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARLOCK <= vssRvm_0.axi.ARLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARBURST <= vssRvm_0.axi.ARBURST @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARSIZE <= vssRvm_0.axi.ARSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARLEN <= vssRvm_0.axi.ARLEN @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARADDR <= vssRvm_0.axi.ARADDR @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARID <= vssRvm_0.axi.ARID @[stealSide.scala 98:47]
    io.vss_axi_full[0].ARVALID <= vssRvm_0.axi.ARVALID @[stealSide.scala 98:47]
    vssRvm_0.axi.ARREADY <= io.vss_axi_full[0].ARREADY @[stealSide.scala 98:47]
    virtualStealServers_0.io.connNetwork <= stealNW_TQ.io.connVSS[0] @[stealSide.scala 99:47]
    vssRvm_1.io.read.address <= virtualStealServers_1.io.read_address @[stealSide.scala 91:47]
    virtualStealServers_1.io.read_data <= vssRvm_1.io.read.data @[stealSide.scala 92:47]
    vssRvm_1.io.write.address <= virtualStealServers_1.io.write_address @[stealSide.scala 93:47]
    vssRvm_1.io.write.data <= virtualStealServers_1.io.write_data @[stealSide.scala 94:47]
    vssRvm_1.io.readBurst.len <= virtualStealServers_1.io.read_burst_len @[stealSide.scala 95:47]
    vssRvm_1.io.writeBurst.len <= virtualStealServers_1.io.write_burst_len @[stealSide.scala 96:47]
    vssRvm_1.io.writeBurst.last <= virtualStealServers_1.io.write_last @[stealSide.scala 97:47]
    vssRvm_1.axi.BRESP <= io.vss_axi_full[1].BRESP @[stealSide.scala 98:47]
    vssRvm_1.axi.BID <= io.vss_axi_full[1].BID @[stealSide.scala 98:47]
    vssRvm_1.axi.BVALID <= io.vss_axi_full[1].BVALID @[stealSide.scala 98:47]
    io.vss_axi_full[1].BREADY <= vssRvm_1.axi.BREADY @[stealSide.scala 98:47]
    io.vss_axi_full[1].WLAST <= vssRvm_1.axi.WLAST @[stealSide.scala 98:47]
    io.vss_axi_full[1].WSTRB <= vssRvm_1.axi.WSTRB @[stealSide.scala 98:47]
    io.vss_axi_full[1].WDATA <= vssRvm_1.axi.WDATA @[stealSide.scala 98:47]
    io.vss_axi_full[1].WID <= vssRvm_1.axi.WID @[stealSide.scala 98:47]
    io.vss_axi_full[1].WVALID <= vssRvm_1.axi.WVALID @[stealSide.scala 98:47]
    vssRvm_1.axi.WREADY <= io.vss_axi_full[1].WREADY @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWREGION <= vssRvm_1.axi.AWREGION @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWQOS <= vssRvm_1.axi.AWQOS @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWPROT <= vssRvm_1.axi.AWPROT @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWCACHE <= vssRvm_1.axi.AWCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWLOCK <= vssRvm_1.axi.AWLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWBURST <= vssRvm_1.axi.AWBURST @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWSIZE <= vssRvm_1.axi.AWSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWLEN <= vssRvm_1.axi.AWLEN @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWADDR <= vssRvm_1.axi.AWADDR @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWID <= vssRvm_1.axi.AWID @[stealSide.scala 98:47]
    io.vss_axi_full[1].AWVALID <= vssRvm_1.axi.AWVALID @[stealSide.scala 98:47]
    vssRvm_1.axi.AWREADY <= io.vss_axi_full[1].AWREADY @[stealSide.scala 98:47]
    vssRvm_1.axi.RLAST <= io.vss_axi_full[1].RLAST @[stealSide.scala 98:47]
    vssRvm_1.axi.RRESP <= io.vss_axi_full[1].RRESP @[stealSide.scala 98:47]
    vssRvm_1.axi.RDATA <= io.vss_axi_full[1].RDATA @[stealSide.scala 98:47]
    vssRvm_1.axi.RID <= io.vss_axi_full[1].RID @[stealSide.scala 98:47]
    vssRvm_1.axi.RVALID <= io.vss_axi_full[1].RVALID @[stealSide.scala 98:47]
    io.vss_axi_full[1].RREADY <= vssRvm_1.axi.RREADY @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARREGION <= vssRvm_1.axi.ARREGION @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARQOS <= vssRvm_1.axi.ARQOS @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARPROT <= vssRvm_1.axi.ARPROT @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARCACHE <= vssRvm_1.axi.ARCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARLOCK <= vssRvm_1.axi.ARLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARBURST <= vssRvm_1.axi.ARBURST @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARSIZE <= vssRvm_1.axi.ARSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARLEN <= vssRvm_1.axi.ARLEN @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARADDR <= vssRvm_1.axi.ARADDR @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARID <= vssRvm_1.axi.ARID @[stealSide.scala 98:47]
    io.vss_axi_full[1].ARVALID <= vssRvm_1.axi.ARVALID @[stealSide.scala 98:47]
    vssRvm_1.axi.ARREADY <= io.vss_axi_full[1].ARREADY @[stealSide.scala 98:47]
    virtualStealServers_1.io.connNetwork <= stealNW_TQ.io.connVSS[1] @[stealSide.scala 99:47]
    vssRvm_2.io.read.address <= virtualStealServers_2.io.read_address @[stealSide.scala 91:47]
    virtualStealServers_2.io.read_data <= vssRvm_2.io.read.data @[stealSide.scala 92:47]
    vssRvm_2.io.write.address <= virtualStealServers_2.io.write_address @[stealSide.scala 93:47]
    vssRvm_2.io.write.data <= virtualStealServers_2.io.write_data @[stealSide.scala 94:47]
    vssRvm_2.io.readBurst.len <= virtualStealServers_2.io.read_burst_len @[stealSide.scala 95:47]
    vssRvm_2.io.writeBurst.len <= virtualStealServers_2.io.write_burst_len @[stealSide.scala 96:47]
    vssRvm_2.io.writeBurst.last <= virtualStealServers_2.io.write_last @[stealSide.scala 97:47]
    vssRvm_2.axi.BRESP <= io.vss_axi_full[2].BRESP @[stealSide.scala 98:47]
    vssRvm_2.axi.BID <= io.vss_axi_full[2].BID @[stealSide.scala 98:47]
    vssRvm_2.axi.BVALID <= io.vss_axi_full[2].BVALID @[stealSide.scala 98:47]
    io.vss_axi_full[2].BREADY <= vssRvm_2.axi.BREADY @[stealSide.scala 98:47]
    io.vss_axi_full[2].WLAST <= vssRvm_2.axi.WLAST @[stealSide.scala 98:47]
    io.vss_axi_full[2].WSTRB <= vssRvm_2.axi.WSTRB @[stealSide.scala 98:47]
    io.vss_axi_full[2].WDATA <= vssRvm_2.axi.WDATA @[stealSide.scala 98:47]
    io.vss_axi_full[2].WID <= vssRvm_2.axi.WID @[stealSide.scala 98:47]
    io.vss_axi_full[2].WVALID <= vssRvm_2.axi.WVALID @[stealSide.scala 98:47]
    vssRvm_2.axi.WREADY <= io.vss_axi_full[2].WREADY @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWREGION <= vssRvm_2.axi.AWREGION @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWQOS <= vssRvm_2.axi.AWQOS @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWPROT <= vssRvm_2.axi.AWPROT @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWCACHE <= vssRvm_2.axi.AWCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWLOCK <= vssRvm_2.axi.AWLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWBURST <= vssRvm_2.axi.AWBURST @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWSIZE <= vssRvm_2.axi.AWSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWLEN <= vssRvm_2.axi.AWLEN @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWADDR <= vssRvm_2.axi.AWADDR @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWID <= vssRvm_2.axi.AWID @[stealSide.scala 98:47]
    io.vss_axi_full[2].AWVALID <= vssRvm_2.axi.AWVALID @[stealSide.scala 98:47]
    vssRvm_2.axi.AWREADY <= io.vss_axi_full[2].AWREADY @[stealSide.scala 98:47]
    vssRvm_2.axi.RLAST <= io.vss_axi_full[2].RLAST @[stealSide.scala 98:47]
    vssRvm_2.axi.RRESP <= io.vss_axi_full[2].RRESP @[stealSide.scala 98:47]
    vssRvm_2.axi.RDATA <= io.vss_axi_full[2].RDATA @[stealSide.scala 98:47]
    vssRvm_2.axi.RID <= io.vss_axi_full[2].RID @[stealSide.scala 98:47]
    vssRvm_2.axi.RVALID <= io.vss_axi_full[2].RVALID @[stealSide.scala 98:47]
    io.vss_axi_full[2].RREADY <= vssRvm_2.axi.RREADY @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARREGION <= vssRvm_2.axi.ARREGION @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARQOS <= vssRvm_2.axi.ARQOS @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARPROT <= vssRvm_2.axi.ARPROT @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARCACHE <= vssRvm_2.axi.ARCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARLOCK <= vssRvm_2.axi.ARLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARBURST <= vssRvm_2.axi.ARBURST @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARSIZE <= vssRvm_2.axi.ARSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARLEN <= vssRvm_2.axi.ARLEN @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARADDR <= vssRvm_2.axi.ARADDR @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARID <= vssRvm_2.axi.ARID @[stealSide.scala 98:47]
    io.vss_axi_full[2].ARVALID <= vssRvm_2.axi.ARVALID @[stealSide.scala 98:47]
    vssRvm_2.axi.ARREADY <= io.vss_axi_full[2].ARREADY @[stealSide.scala 98:47]
    virtualStealServers_2.io.connNetwork <= stealNW_TQ.io.connVSS[2] @[stealSide.scala 99:47]
    vssRvm_3.io.read.address <= virtualStealServers_3.io.read_address @[stealSide.scala 91:47]
    virtualStealServers_3.io.read_data <= vssRvm_3.io.read.data @[stealSide.scala 92:47]
    vssRvm_3.io.write.address <= virtualStealServers_3.io.write_address @[stealSide.scala 93:47]
    vssRvm_3.io.write.data <= virtualStealServers_3.io.write_data @[stealSide.scala 94:47]
    vssRvm_3.io.readBurst.len <= virtualStealServers_3.io.read_burst_len @[stealSide.scala 95:47]
    vssRvm_3.io.writeBurst.len <= virtualStealServers_3.io.write_burst_len @[stealSide.scala 96:47]
    vssRvm_3.io.writeBurst.last <= virtualStealServers_3.io.write_last @[stealSide.scala 97:47]
    vssRvm_3.axi.BRESP <= io.vss_axi_full[3].BRESP @[stealSide.scala 98:47]
    vssRvm_3.axi.BID <= io.vss_axi_full[3].BID @[stealSide.scala 98:47]
    vssRvm_3.axi.BVALID <= io.vss_axi_full[3].BVALID @[stealSide.scala 98:47]
    io.vss_axi_full[3].BREADY <= vssRvm_3.axi.BREADY @[stealSide.scala 98:47]
    io.vss_axi_full[3].WLAST <= vssRvm_3.axi.WLAST @[stealSide.scala 98:47]
    io.vss_axi_full[3].WSTRB <= vssRvm_3.axi.WSTRB @[stealSide.scala 98:47]
    io.vss_axi_full[3].WDATA <= vssRvm_3.axi.WDATA @[stealSide.scala 98:47]
    io.vss_axi_full[3].WID <= vssRvm_3.axi.WID @[stealSide.scala 98:47]
    io.vss_axi_full[3].WVALID <= vssRvm_3.axi.WVALID @[stealSide.scala 98:47]
    vssRvm_3.axi.WREADY <= io.vss_axi_full[3].WREADY @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWREGION <= vssRvm_3.axi.AWREGION @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWQOS <= vssRvm_3.axi.AWQOS @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWPROT <= vssRvm_3.axi.AWPROT @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWCACHE <= vssRvm_3.axi.AWCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWLOCK <= vssRvm_3.axi.AWLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWBURST <= vssRvm_3.axi.AWBURST @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWSIZE <= vssRvm_3.axi.AWSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWLEN <= vssRvm_3.axi.AWLEN @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWADDR <= vssRvm_3.axi.AWADDR @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWID <= vssRvm_3.axi.AWID @[stealSide.scala 98:47]
    io.vss_axi_full[3].AWVALID <= vssRvm_3.axi.AWVALID @[stealSide.scala 98:47]
    vssRvm_3.axi.AWREADY <= io.vss_axi_full[3].AWREADY @[stealSide.scala 98:47]
    vssRvm_3.axi.RLAST <= io.vss_axi_full[3].RLAST @[stealSide.scala 98:47]
    vssRvm_3.axi.RRESP <= io.vss_axi_full[3].RRESP @[stealSide.scala 98:47]
    vssRvm_3.axi.RDATA <= io.vss_axi_full[3].RDATA @[stealSide.scala 98:47]
    vssRvm_3.axi.RID <= io.vss_axi_full[3].RID @[stealSide.scala 98:47]
    vssRvm_3.axi.RVALID <= io.vss_axi_full[3].RVALID @[stealSide.scala 98:47]
    io.vss_axi_full[3].RREADY <= vssRvm_3.axi.RREADY @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARREGION <= vssRvm_3.axi.ARREGION @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARQOS <= vssRvm_3.axi.ARQOS @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARPROT <= vssRvm_3.axi.ARPROT @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARCACHE <= vssRvm_3.axi.ARCACHE @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARLOCK <= vssRvm_3.axi.ARLOCK @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARBURST <= vssRvm_3.axi.ARBURST @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARSIZE <= vssRvm_3.axi.ARSIZE @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARLEN <= vssRvm_3.axi.ARLEN @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARADDR <= vssRvm_3.axi.ARADDR @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARID <= vssRvm_3.axi.ARID @[stealSide.scala 98:47]
    io.vss_axi_full[3].ARVALID <= vssRvm_3.axi.ARVALID @[stealSide.scala 98:47]
    vssRvm_3.axi.ARREADY <= io.vss_axi_full[3].ARREADY @[stealSide.scala 98:47]
    virtualStealServers_3.io.connNetwork <= stealNW_TQ.io.connVSS[3] @[stealSide.scala 99:47]
    io.taskOut[0].TDATA <= stealNW_TQ.io.connPE[0].pop.bits @[stealSide.scala 103:39]
    io.taskOut[0].TVALID <= stealNW_TQ.io.connPE[0].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[0].pop.ready <= io.taskOut[0].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[0].push.bits <= io.taskIn[0].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[0].push.valid <= io.taskIn[0].TVALID @[stealSide.scala 105:43]
    io.taskIn[0].TREADY <= stealNW_TQ.io.connPE[0].push.ready @[stealSide.scala 105:43]
    io.taskOut[1].TDATA <= stealNW_TQ.io.connPE[1].pop.bits @[stealSide.scala 103:39]
    io.taskOut[1].TVALID <= stealNW_TQ.io.connPE[1].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[1].pop.ready <= io.taskOut[1].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[1].push.bits <= io.taskIn[1].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[1].push.valid <= io.taskIn[1].TVALID @[stealSide.scala 105:43]
    io.taskIn[1].TREADY <= stealNW_TQ.io.connPE[1].push.ready @[stealSide.scala 105:43]
    io.taskOut[2].TDATA <= stealNW_TQ.io.connPE[2].pop.bits @[stealSide.scala 103:39]
    io.taskOut[2].TVALID <= stealNW_TQ.io.connPE[2].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[2].pop.ready <= io.taskOut[2].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[2].push.bits <= io.taskIn[2].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[2].push.valid <= io.taskIn[2].TVALID @[stealSide.scala 105:43]
    io.taskIn[2].TREADY <= stealNW_TQ.io.connPE[2].push.ready @[stealSide.scala 105:43]
    io.taskOut[3].TDATA <= stealNW_TQ.io.connPE[3].pop.bits @[stealSide.scala 103:39]
    io.taskOut[3].TVALID <= stealNW_TQ.io.connPE[3].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[3].pop.ready <= io.taskOut[3].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[3].push.bits <= io.taskIn[3].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[3].push.valid <= io.taskIn[3].TVALID @[stealSide.scala 105:43]
    io.taskIn[3].TREADY <= stealNW_TQ.io.connPE[3].push.ready @[stealSide.scala 105:43]
    io.taskOut[4].TDATA <= stealNW_TQ.io.connPE[4].pop.bits @[stealSide.scala 103:39]
    io.taskOut[4].TVALID <= stealNW_TQ.io.connPE[4].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[4].pop.ready <= io.taskOut[4].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[4].push.bits <= io.taskIn[4].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[4].push.valid <= io.taskIn[4].TVALID @[stealSide.scala 105:43]
    io.taskIn[4].TREADY <= stealNW_TQ.io.connPE[4].push.ready @[stealSide.scala 105:43]
    io.taskOut[5].TDATA <= stealNW_TQ.io.connPE[5].pop.bits @[stealSide.scala 103:39]
    io.taskOut[5].TVALID <= stealNW_TQ.io.connPE[5].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[5].pop.ready <= io.taskOut[5].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[5].push.bits <= io.taskIn[5].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[5].push.valid <= io.taskIn[5].TVALID @[stealSide.scala 105:43]
    io.taskIn[5].TREADY <= stealNW_TQ.io.connPE[5].push.ready @[stealSide.scala 105:43]
    io.taskOut[6].TDATA <= stealNW_TQ.io.connPE[6].pop.bits @[stealSide.scala 103:39]
    io.taskOut[6].TVALID <= stealNW_TQ.io.connPE[6].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[6].pop.ready <= io.taskOut[6].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[6].push.bits <= io.taskIn[6].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[6].push.valid <= io.taskIn[6].TVALID @[stealSide.scala 105:43]
    io.taskIn[6].TREADY <= stealNW_TQ.io.connPE[6].push.ready @[stealSide.scala 105:43]
    io.taskOut[7].TDATA <= stealNW_TQ.io.connPE[7].pop.bits @[stealSide.scala 103:39]
    io.taskOut[7].TVALID <= stealNW_TQ.io.connPE[7].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[7].pop.ready <= io.taskOut[7].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[7].push.bits <= io.taskIn[7].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[7].push.valid <= io.taskIn[7].TVALID @[stealSide.scala 105:43]
    io.taskIn[7].TREADY <= stealNW_TQ.io.connPE[7].push.ready @[stealSide.scala 105:43]
    io.taskOut[8].TDATA <= stealNW_TQ.io.connPE[8].pop.bits @[stealSide.scala 103:39]
    io.taskOut[8].TVALID <= stealNW_TQ.io.connPE[8].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[8].pop.ready <= io.taskOut[8].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[8].push.bits <= io.taskIn[8].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[8].push.valid <= io.taskIn[8].TVALID @[stealSide.scala 105:43]
    io.taskIn[8].TREADY <= stealNW_TQ.io.connPE[8].push.ready @[stealSide.scala 105:43]
    io.taskOut[9].TDATA <= stealNW_TQ.io.connPE[9].pop.bits @[stealSide.scala 103:39]
    io.taskOut[9].TVALID <= stealNW_TQ.io.connPE[9].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[9].pop.ready <= io.taskOut[9].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[9].push.bits <= io.taskIn[9].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[9].push.valid <= io.taskIn[9].TVALID @[stealSide.scala 105:43]
    io.taskIn[9].TREADY <= stealNW_TQ.io.connPE[9].push.ready @[stealSide.scala 105:43]
    io.taskOut[10].TDATA <= stealNW_TQ.io.connPE[10].pop.bits @[stealSide.scala 103:39]
    io.taskOut[10].TVALID <= stealNW_TQ.io.connPE[10].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[10].pop.ready <= io.taskOut[10].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[10].push.bits <= io.taskIn[10].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[10].push.valid <= io.taskIn[10].TVALID @[stealSide.scala 105:43]
    io.taskIn[10].TREADY <= stealNW_TQ.io.connPE[10].push.ready @[stealSide.scala 105:43]
    io.taskOut[11].TDATA <= stealNW_TQ.io.connPE[11].pop.bits @[stealSide.scala 103:39]
    io.taskOut[11].TVALID <= stealNW_TQ.io.connPE[11].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[11].pop.ready <= io.taskOut[11].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[11].push.bits <= io.taskIn[11].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[11].push.valid <= io.taskIn[11].TVALID @[stealSide.scala 105:43]
    io.taskIn[11].TREADY <= stealNW_TQ.io.connPE[11].push.ready @[stealSide.scala 105:43]
    io.taskOut[12].TDATA <= stealNW_TQ.io.connPE[12].pop.bits @[stealSide.scala 103:39]
    io.taskOut[12].TVALID <= stealNW_TQ.io.connPE[12].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[12].pop.ready <= io.taskOut[12].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[12].push.bits <= io.taskIn[12].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[12].push.valid <= io.taskIn[12].TVALID @[stealSide.scala 105:43]
    io.taskIn[12].TREADY <= stealNW_TQ.io.connPE[12].push.ready @[stealSide.scala 105:43]
    io.taskOut[13].TDATA <= stealNW_TQ.io.connPE[13].pop.bits @[stealSide.scala 103:39]
    io.taskOut[13].TVALID <= stealNW_TQ.io.connPE[13].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[13].pop.ready <= io.taskOut[13].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[13].push.bits <= io.taskIn[13].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[13].push.valid <= io.taskIn[13].TVALID @[stealSide.scala 105:43]
    io.taskIn[13].TREADY <= stealNW_TQ.io.connPE[13].push.ready @[stealSide.scala 105:43]
    io.taskOut[14].TDATA <= stealNW_TQ.io.connPE[14].pop.bits @[stealSide.scala 103:39]
    io.taskOut[14].TVALID <= stealNW_TQ.io.connPE[14].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[14].pop.ready <= io.taskOut[14].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[14].push.bits <= io.taskIn[14].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[14].push.valid <= io.taskIn[14].TVALID @[stealSide.scala 105:43]
    io.taskIn[14].TREADY <= stealNW_TQ.io.connPE[14].push.ready @[stealSide.scala 105:43]
    io.taskOut[15].TDATA <= stealNW_TQ.io.connPE[15].pop.bits @[stealSide.scala 103:39]
    io.taskOut[15].TVALID <= stealNW_TQ.io.connPE[15].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[15].pop.ready <= io.taskOut[15].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[15].push.bits <= io.taskIn[15].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[15].push.valid <= io.taskIn[15].TVALID @[stealSide.scala 105:43]
    io.taskIn[15].TREADY <= stealNW_TQ.io.connPE[15].push.ready @[stealSide.scala 105:43]
    io.taskOut[16].TDATA <= stealNW_TQ.io.connPE[16].pop.bits @[stealSide.scala 103:39]
    io.taskOut[16].TVALID <= stealNW_TQ.io.connPE[16].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[16].pop.ready <= io.taskOut[16].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[16].push.bits <= io.taskIn[16].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[16].push.valid <= io.taskIn[16].TVALID @[stealSide.scala 105:43]
    io.taskIn[16].TREADY <= stealNW_TQ.io.connPE[16].push.ready @[stealSide.scala 105:43]
    io.taskOut[17].TDATA <= stealNW_TQ.io.connPE[17].pop.bits @[stealSide.scala 103:39]
    io.taskOut[17].TVALID <= stealNW_TQ.io.connPE[17].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[17].pop.ready <= io.taskOut[17].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[17].push.bits <= io.taskIn[17].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[17].push.valid <= io.taskIn[17].TVALID @[stealSide.scala 105:43]
    io.taskIn[17].TREADY <= stealNW_TQ.io.connPE[17].push.ready @[stealSide.scala 105:43]
    io.taskOut[18].TDATA <= stealNW_TQ.io.connPE[18].pop.bits @[stealSide.scala 103:39]
    io.taskOut[18].TVALID <= stealNW_TQ.io.connPE[18].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[18].pop.ready <= io.taskOut[18].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[18].push.bits <= io.taskIn[18].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[18].push.valid <= io.taskIn[18].TVALID @[stealSide.scala 105:43]
    io.taskIn[18].TREADY <= stealNW_TQ.io.connPE[18].push.ready @[stealSide.scala 105:43]
    io.taskOut[19].TDATA <= stealNW_TQ.io.connPE[19].pop.bits @[stealSide.scala 103:39]
    io.taskOut[19].TVALID <= stealNW_TQ.io.connPE[19].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[19].pop.ready <= io.taskOut[19].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[19].push.bits <= io.taskIn[19].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[19].push.valid <= io.taskIn[19].TVALID @[stealSide.scala 105:43]
    io.taskIn[19].TREADY <= stealNW_TQ.io.connPE[19].push.ready @[stealSide.scala 105:43]
    io.taskOut[20].TDATA <= stealNW_TQ.io.connPE[20].pop.bits @[stealSide.scala 103:39]
    io.taskOut[20].TVALID <= stealNW_TQ.io.connPE[20].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[20].pop.ready <= io.taskOut[20].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[20].push.bits <= io.taskIn[20].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[20].push.valid <= io.taskIn[20].TVALID @[stealSide.scala 105:43]
    io.taskIn[20].TREADY <= stealNW_TQ.io.connPE[20].push.ready @[stealSide.scala 105:43]
    io.taskOut[21].TDATA <= stealNW_TQ.io.connPE[21].pop.bits @[stealSide.scala 103:39]
    io.taskOut[21].TVALID <= stealNW_TQ.io.connPE[21].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[21].pop.ready <= io.taskOut[21].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[21].push.bits <= io.taskIn[21].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[21].push.valid <= io.taskIn[21].TVALID @[stealSide.scala 105:43]
    io.taskIn[21].TREADY <= stealNW_TQ.io.connPE[21].push.ready @[stealSide.scala 105:43]
    io.taskOut[22].TDATA <= stealNW_TQ.io.connPE[22].pop.bits @[stealSide.scala 103:39]
    io.taskOut[22].TVALID <= stealNW_TQ.io.connPE[22].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[22].pop.ready <= io.taskOut[22].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[22].push.bits <= io.taskIn[22].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[22].push.valid <= io.taskIn[22].TVALID @[stealSide.scala 105:43]
    io.taskIn[22].TREADY <= stealNW_TQ.io.connPE[22].push.ready @[stealSide.scala 105:43]
    io.taskOut[23].TDATA <= stealNW_TQ.io.connPE[23].pop.bits @[stealSide.scala 103:39]
    io.taskOut[23].TVALID <= stealNW_TQ.io.connPE[23].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[23].pop.ready <= io.taskOut[23].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[23].push.bits <= io.taskIn[23].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[23].push.valid <= io.taskIn[23].TVALID @[stealSide.scala 105:43]
    io.taskIn[23].TREADY <= stealNW_TQ.io.connPE[23].push.ready @[stealSide.scala 105:43]
    io.taskOut[24].TDATA <= stealNW_TQ.io.connPE[24].pop.bits @[stealSide.scala 103:39]
    io.taskOut[24].TVALID <= stealNW_TQ.io.connPE[24].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[24].pop.ready <= io.taskOut[24].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[24].push.bits <= io.taskIn[24].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[24].push.valid <= io.taskIn[24].TVALID @[stealSide.scala 105:43]
    io.taskIn[24].TREADY <= stealNW_TQ.io.connPE[24].push.ready @[stealSide.scala 105:43]
    io.taskOut[25].TDATA <= stealNW_TQ.io.connPE[25].pop.bits @[stealSide.scala 103:39]
    io.taskOut[25].TVALID <= stealNW_TQ.io.connPE[25].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[25].pop.ready <= io.taskOut[25].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[25].push.bits <= io.taskIn[25].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[25].push.valid <= io.taskIn[25].TVALID @[stealSide.scala 105:43]
    io.taskIn[25].TREADY <= stealNW_TQ.io.connPE[25].push.ready @[stealSide.scala 105:43]
    io.taskOut[26].TDATA <= stealNW_TQ.io.connPE[26].pop.bits @[stealSide.scala 103:39]
    io.taskOut[26].TVALID <= stealNW_TQ.io.connPE[26].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[26].pop.ready <= io.taskOut[26].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[26].push.bits <= io.taskIn[26].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[26].push.valid <= io.taskIn[26].TVALID @[stealSide.scala 105:43]
    io.taskIn[26].TREADY <= stealNW_TQ.io.connPE[26].push.ready @[stealSide.scala 105:43]
    io.taskOut[27].TDATA <= stealNW_TQ.io.connPE[27].pop.bits @[stealSide.scala 103:39]
    io.taskOut[27].TVALID <= stealNW_TQ.io.connPE[27].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[27].pop.ready <= io.taskOut[27].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[27].push.bits <= io.taskIn[27].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[27].push.valid <= io.taskIn[27].TVALID @[stealSide.scala 105:43]
    io.taskIn[27].TREADY <= stealNW_TQ.io.connPE[27].push.ready @[stealSide.scala 105:43]
    io.taskOut[28].TDATA <= stealNW_TQ.io.connPE[28].pop.bits @[stealSide.scala 103:39]
    io.taskOut[28].TVALID <= stealNW_TQ.io.connPE[28].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[28].pop.ready <= io.taskOut[28].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[28].push.bits <= io.taskIn[28].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[28].push.valid <= io.taskIn[28].TVALID @[stealSide.scala 105:43]
    io.taskIn[28].TREADY <= stealNW_TQ.io.connPE[28].push.ready @[stealSide.scala 105:43]
    io.taskOut[29].TDATA <= stealNW_TQ.io.connPE[29].pop.bits @[stealSide.scala 103:39]
    io.taskOut[29].TVALID <= stealNW_TQ.io.connPE[29].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[29].pop.ready <= io.taskOut[29].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[29].push.bits <= io.taskIn[29].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[29].push.valid <= io.taskIn[29].TVALID @[stealSide.scala 105:43]
    io.taskIn[29].TREADY <= stealNW_TQ.io.connPE[29].push.ready @[stealSide.scala 105:43]
    io.taskOut[30].TDATA <= stealNW_TQ.io.connPE[30].pop.bits @[stealSide.scala 103:39]
    io.taskOut[30].TVALID <= stealNW_TQ.io.connPE[30].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[30].pop.ready <= io.taskOut[30].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[30].push.bits <= io.taskIn[30].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[30].push.valid <= io.taskIn[30].TVALID @[stealSide.scala 105:43]
    io.taskIn[30].TREADY <= stealNW_TQ.io.connPE[30].push.ready @[stealSide.scala 105:43]
    io.taskOut[31].TDATA <= stealNW_TQ.io.connPE[31].pop.bits @[stealSide.scala 103:39]
    io.taskOut[31].TVALID <= stealNW_TQ.io.connPE[31].pop.valid @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[31].pop.ready <= io.taskOut[31].TREADY @[stealSide.scala 103:39]
    stealNW_TQ.io.connPE[31].push.bits <= io.taskIn[31].TDATA @[stealSide.scala 105:43]
    stealNW_TQ.io.connPE[31].push.valid <= io.taskIn[31].TVALID @[stealSide.scala 105:43]
    io.taskIn[31].TREADY <= stealNW_TQ.io.connPE[31].push.ready @[stealSide.scala 105:43]

  module fibonacci__peCountFib_32__peCountSum_32 :
    input clock : Clock
    input reset : UInt<1>
    output sum_stealSide : { flip axi_mgmt_vss : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}[1], vss_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<256>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<256>, WSTRB : UInt<32>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[1], taskOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<256>}[32]}
    output sum_continuationAllocationSide : { contOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<64>}[32], flip axi_mgmt_vcas : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}, vcas_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<64>, WSTRB : UInt<8>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}}
    output sum_syncSide : { flip addrIn : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<64>}[64], axi_full_argRoute : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<32>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<32>, WSTRB : UInt<4>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[8]}
    output fib_stealSide : { flip axi_mgmt_vss : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARADDR : UInt<6>, ARPROT : UInt<3>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RDATA : UInt<64>, flip RRESP : UInt<2>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWADDR : UInt<6>, AWPROT : UInt<3>, flip WREADY : UInt<1>, WVALID : UInt<1>, WDATA : UInt<64>, WSTRB : UInt<8>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BRESP : UInt<2>}[4], vss_axi_full : { flip ARREADY : UInt<1>, ARVALID : UInt<1>, ARID : UInt<4>, ARADDR : UInt<64>, ARLEN : UInt<8>, ARSIZE : UInt<3>, ARBURST : UInt<2>, ARLOCK : UInt<1>, ARCACHE : UInt<4>, ARPROT : UInt<3>, ARQOS : UInt<4>, ARREGION : UInt<4>, RREADY : UInt<1>, flip RVALID : UInt<1>, flip RID : UInt<4>, flip RDATA : UInt<128>, flip RRESP : UInt<2>, flip RLAST : UInt<1>, flip AWREADY : UInt<1>, AWVALID : UInt<1>, AWID : UInt<4>, AWADDR : UInt<64>, AWLEN : UInt<8>, AWSIZE : UInt<3>, AWBURST : UInt<2>, AWLOCK : UInt<1>, AWCACHE : UInt<4>, AWPROT : UInt<3>, AWQOS : UInt<4>, AWREGION : UInt<4>, flip WREADY : UInt<1>, WVALID : UInt<1>, WID : UInt<4>, WDATA : UInt<128>, WSTRB : UInt<16>, WLAST : UInt<1>, BREADY : UInt<1>, flip BVALID : UInt<1>, flip BID : UInt<4>, flip BRESP : UInt<2>}[4], taskOut : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<128>}[32], flip taskIn : { flip TREADY : UInt<1>, TVALID : UInt<1>, TDATA : UInt<128>}[32]}

    inst stealSide of stealSide @[fullSysGen.scala 228:29]
    stealSide.clock <= clock
    stealSide.reset <= reset
    sum_stealSide.taskOut[0].TDATA <= stealSide.io.taskOut[0].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[0].TVALID <= stealSide.io.taskOut[0].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[0].TREADY <= sum_stealSide.taskOut[0].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[1].TDATA <= stealSide.io.taskOut[1].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[1].TVALID <= stealSide.io.taskOut[1].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[1].TREADY <= sum_stealSide.taskOut[1].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[2].TDATA <= stealSide.io.taskOut[2].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[2].TVALID <= stealSide.io.taskOut[2].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[2].TREADY <= sum_stealSide.taskOut[2].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[3].TDATA <= stealSide.io.taskOut[3].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[3].TVALID <= stealSide.io.taskOut[3].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[3].TREADY <= sum_stealSide.taskOut[3].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[4].TDATA <= stealSide.io.taskOut[4].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[4].TVALID <= stealSide.io.taskOut[4].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[4].TREADY <= sum_stealSide.taskOut[4].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[5].TDATA <= stealSide.io.taskOut[5].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[5].TVALID <= stealSide.io.taskOut[5].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[5].TREADY <= sum_stealSide.taskOut[5].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[6].TDATA <= stealSide.io.taskOut[6].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[6].TVALID <= stealSide.io.taskOut[6].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[6].TREADY <= sum_stealSide.taskOut[6].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[7].TDATA <= stealSide.io.taskOut[7].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[7].TVALID <= stealSide.io.taskOut[7].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[7].TREADY <= sum_stealSide.taskOut[7].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[8].TDATA <= stealSide.io.taskOut[8].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[8].TVALID <= stealSide.io.taskOut[8].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[8].TREADY <= sum_stealSide.taskOut[8].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[9].TDATA <= stealSide.io.taskOut[9].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[9].TVALID <= stealSide.io.taskOut[9].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[9].TREADY <= sum_stealSide.taskOut[9].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[10].TDATA <= stealSide.io.taskOut[10].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[10].TVALID <= stealSide.io.taskOut[10].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[10].TREADY <= sum_stealSide.taskOut[10].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[11].TDATA <= stealSide.io.taskOut[11].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[11].TVALID <= stealSide.io.taskOut[11].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[11].TREADY <= sum_stealSide.taskOut[11].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[12].TDATA <= stealSide.io.taskOut[12].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[12].TVALID <= stealSide.io.taskOut[12].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[12].TREADY <= sum_stealSide.taskOut[12].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[13].TDATA <= stealSide.io.taskOut[13].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[13].TVALID <= stealSide.io.taskOut[13].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[13].TREADY <= sum_stealSide.taskOut[13].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[14].TDATA <= stealSide.io.taskOut[14].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[14].TVALID <= stealSide.io.taskOut[14].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[14].TREADY <= sum_stealSide.taskOut[14].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[15].TDATA <= stealSide.io.taskOut[15].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[15].TVALID <= stealSide.io.taskOut[15].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[15].TREADY <= sum_stealSide.taskOut[15].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[16].TDATA <= stealSide.io.taskOut[16].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[16].TVALID <= stealSide.io.taskOut[16].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[16].TREADY <= sum_stealSide.taskOut[16].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[17].TDATA <= stealSide.io.taskOut[17].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[17].TVALID <= stealSide.io.taskOut[17].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[17].TREADY <= sum_stealSide.taskOut[17].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[18].TDATA <= stealSide.io.taskOut[18].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[18].TVALID <= stealSide.io.taskOut[18].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[18].TREADY <= sum_stealSide.taskOut[18].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[19].TDATA <= stealSide.io.taskOut[19].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[19].TVALID <= stealSide.io.taskOut[19].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[19].TREADY <= sum_stealSide.taskOut[19].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[20].TDATA <= stealSide.io.taskOut[20].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[20].TVALID <= stealSide.io.taskOut[20].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[20].TREADY <= sum_stealSide.taskOut[20].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[21].TDATA <= stealSide.io.taskOut[21].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[21].TVALID <= stealSide.io.taskOut[21].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[21].TREADY <= sum_stealSide.taskOut[21].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[22].TDATA <= stealSide.io.taskOut[22].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[22].TVALID <= stealSide.io.taskOut[22].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[22].TREADY <= sum_stealSide.taskOut[22].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[23].TDATA <= stealSide.io.taskOut[23].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[23].TVALID <= stealSide.io.taskOut[23].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[23].TREADY <= sum_stealSide.taskOut[23].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[24].TDATA <= stealSide.io.taskOut[24].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[24].TVALID <= stealSide.io.taskOut[24].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[24].TREADY <= sum_stealSide.taskOut[24].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[25].TDATA <= stealSide.io.taskOut[25].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[25].TVALID <= stealSide.io.taskOut[25].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[25].TREADY <= sum_stealSide.taskOut[25].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[26].TDATA <= stealSide.io.taskOut[26].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[26].TVALID <= stealSide.io.taskOut[26].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[26].TREADY <= sum_stealSide.taskOut[26].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[27].TDATA <= stealSide.io.taskOut[27].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[27].TVALID <= stealSide.io.taskOut[27].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[27].TREADY <= sum_stealSide.taskOut[27].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[28].TDATA <= stealSide.io.taskOut[28].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[28].TVALID <= stealSide.io.taskOut[28].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[28].TREADY <= sum_stealSide.taskOut[28].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[29].TDATA <= stealSide.io.taskOut[29].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[29].TVALID <= stealSide.io.taskOut[29].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[29].TREADY <= sum_stealSide.taskOut[29].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[30].TDATA <= stealSide.io.taskOut[30].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[30].TVALID <= stealSide.io.taskOut[30].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[30].TREADY <= sum_stealSide.taskOut[30].TREADY @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[31].TDATA <= stealSide.io.taskOut[31].TDATA @[fullSysGen.scala 246:23]
    sum_stealSide.taskOut[31].TVALID <= stealSide.io.taskOut[31].TVALID @[fullSysGen.scala 246:23]
    stealSide.io.taskOut[31].TREADY <= sum_stealSide.taskOut[31].TREADY @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].BRESP <= sum_stealSide.vss_axi_full[0].BRESP @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].BID <= sum_stealSide.vss_axi_full[0].BID @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].BVALID <= sum_stealSide.vss_axi_full[0].BVALID @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].BREADY <= stealSide.io.vss_axi_full[0].BREADY @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].WLAST <= stealSide.io.vss_axi_full[0].WLAST @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].WSTRB <= stealSide.io.vss_axi_full[0].WSTRB @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].WDATA <= stealSide.io.vss_axi_full[0].WDATA @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].WID <= stealSide.io.vss_axi_full[0].WID @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].WVALID <= stealSide.io.vss_axi_full[0].WVALID @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].WREADY <= sum_stealSide.vss_axi_full[0].WREADY @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWREGION <= stealSide.io.vss_axi_full[0].AWREGION @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWQOS <= stealSide.io.vss_axi_full[0].AWQOS @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWPROT <= stealSide.io.vss_axi_full[0].AWPROT @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWCACHE <= stealSide.io.vss_axi_full[0].AWCACHE @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWLOCK <= stealSide.io.vss_axi_full[0].AWLOCK @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWBURST <= stealSide.io.vss_axi_full[0].AWBURST @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWSIZE <= stealSide.io.vss_axi_full[0].AWSIZE @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWLEN <= stealSide.io.vss_axi_full[0].AWLEN @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWADDR <= stealSide.io.vss_axi_full[0].AWADDR @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWID <= stealSide.io.vss_axi_full[0].AWID @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].AWVALID <= stealSide.io.vss_axi_full[0].AWVALID @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].AWREADY <= sum_stealSide.vss_axi_full[0].AWREADY @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].RLAST <= sum_stealSide.vss_axi_full[0].RLAST @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].RRESP <= sum_stealSide.vss_axi_full[0].RRESP @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].RDATA <= sum_stealSide.vss_axi_full[0].RDATA @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].RID <= sum_stealSide.vss_axi_full[0].RID @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].RVALID <= sum_stealSide.vss_axi_full[0].RVALID @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].RREADY <= stealSide.io.vss_axi_full[0].RREADY @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARREGION <= stealSide.io.vss_axi_full[0].ARREGION @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARQOS <= stealSide.io.vss_axi_full[0].ARQOS @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARPROT <= stealSide.io.vss_axi_full[0].ARPROT @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARCACHE <= stealSide.io.vss_axi_full[0].ARCACHE @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARLOCK <= stealSide.io.vss_axi_full[0].ARLOCK @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARBURST <= stealSide.io.vss_axi_full[0].ARBURST @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARSIZE <= stealSide.io.vss_axi_full[0].ARSIZE @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARLEN <= stealSide.io.vss_axi_full[0].ARLEN @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARADDR <= stealSide.io.vss_axi_full[0].ARADDR @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARID <= stealSide.io.vss_axi_full[0].ARID @[fullSysGen.scala 246:23]
    sum_stealSide.vss_axi_full[0].ARVALID <= stealSide.io.vss_axi_full[0].ARVALID @[fullSysGen.scala 246:23]
    stealSide.io.vss_axi_full[0].ARREADY <= sum_stealSide.vss_axi_full[0].ARREADY @[fullSysGen.scala 246:23]
    stealSide.io.axi_mgmt_vss[0] <= sum_stealSide.axi_mgmt_vss[0] @[fullSysGen.scala 246:23]
    inst continuationAllocationSide of continuationAllocationSide @[fullSysGen.scala 268:48]
    continuationAllocationSide.clock <= clock
    continuationAllocationSide.reset <= reset
    continuationAllocationSide.io.vcas_axi_full.BRESP <= sum_continuationAllocationSide.vcas_axi_full.BRESP @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.BID <= sum_continuationAllocationSide.vcas_axi_full.BID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.BVALID <= sum_continuationAllocationSide.vcas_axi_full.BVALID @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.BREADY <= continuationAllocationSide.io.vcas_axi_full.BREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.WLAST <= continuationAllocationSide.io.vcas_axi_full.WLAST @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.WSTRB <= continuationAllocationSide.io.vcas_axi_full.WSTRB @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.WDATA <= continuationAllocationSide.io.vcas_axi_full.WDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.WID <= continuationAllocationSide.io.vcas_axi_full.WID @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.WVALID <= continuationAllocationSide.io.vcas_axi_full.WVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.WREADY <= sum_continuationAllocationSide.vcas_axi_full.WREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWREGION <= continuationAllocationSide.io.vcas_axi_full.AWREGION @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWQOS <= continuationAllocationSide.io.vcas_axi_full.AWQOS @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWPROT <= continuationAllocationSide.io.vcas_axi_full.AWPROT @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWCACHE <= continuationAllocationSide.io.vcas_axi_full.AWCACHE @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWLOCK <= continuationAllocationSide.io.vcas_axi_full.AWLOCK @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWBURST <= continuationAllocationSide.io.vcas_axi_full.AWBURST @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWSIZE <= continuationAllocationSide.io.vcas_axi_full.AWSIZE @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWLEN <= continuationAllocationSide.io.vcas_axi_full.AWLEN @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWADDR <= continuationAllocationSide.io.vcas_axi_full.AWADDR @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWID <= continuationAllocationSide.io.vcas_axi_full.AWID @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.AWVALID <= continuationAllocationSide.io.vcas_axi_full.AWVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.AWREADY <= sum_continuationAllocationSide.vcas_axi_full.AWREADY @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.RLAST <= sum_continuationAllocationSide.vcas_axi_full.RLAST @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.RRESP <= sum_continuationAllocationSide.vcas_axi_full.RRESP @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.RDATA <= sum_continuationAllocationSide.vcas_axi_full.RDATA @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.RID <= sum_continuationAllocationSide.vcas_axi_full.RID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.RVALID <= sum_continuationAllocationSide.vcas_axi_full.RVALID @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.RREADY <= continuationAllocationSide.io.vcas_axi_full.RREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARREGION <= continuationAllocationSide.io.vcas_axi_full.ARREGION @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARQOS <= continuationAllocationSide.io.vcas_axi_full.ARQOS @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARPROT <= continuationAllocationSide.io.vcas_axi_full.ARPROT @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARCACHE <= continuationAllocationSide.io.vcas_axi_full.ARCACHE @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARLOCK <= continuationAllocationSide.io.vcas_axi_full.ARLOCK @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARBURST <= continuationAllocationSide.io.vcas_axi_full.ARBURST @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARSIZE <= continuationAllocationSide.io.vcas_axi_full.ARSIZE @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARLEN <= continuationAllocationSide.io.vcas_axi_full.ARLEN @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARADDR <= continuationAllocationSide.io.vcas_axi_full.ARADDR @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARID <= continuationAllocationSide.io.vcas_axi_full.ARID @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.vcas_axi_full.ARVALID <= continuationAllocationSide.io.vcas_axi_full.ARVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.vcas_axi_full.ARREADY <= sum_continuationAllocationSide.vcas_axi_full.ARREADY @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.axi_mgmt_vcas <= sum_continuationAllocationSide.axi_mgmt_vcas @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[0].TDATA <= continuationAllocationSide.io.contOut[0].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[0].TVALID <= continuationAllocationSide.io.contOut[0].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[0].TREADY <= sum_continuationAllocationSide.contOut[0].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[1].TDATA <= continuationAllocationSide.io.contOut[1].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[1].TVALID <= continuationAllocationSide.io.contOut[1].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[1].TREADY <= sum_continuationAllocationSide.contOut[1].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[2].TDATA <= continuationAllocationSide.io.contOut[2].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[2].TVALID <= continuationAllocationSide.io.contOut[2].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[2].TREADY <= sum_continuationAllocationSide.contOut[2].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[3].TDATA <= continuationAllocationSide.io.contOut[3].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[3].TVALID <= continuationAllocationSide.io.contOut[3].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[3].TREADY <= sum_continuationAllocationSide.contOut[3].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[4].TDATA <= continuationAllocationSide.io.contOut[4].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[4].TVALID <= continuationAllocationSide.io.contOut[4].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[4].TREADY <= sum_continuationAllocationSide.contOut[4].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[5].TDATA <= continuationAllocationSide.io.contOut[5].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[5].TVALID <= continuationAllocationSide.io.contOut[5].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[5].TREADY <= sum_continuationAllocationSide.contOut[5].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[6].TDATA <= continuationAllocationSide.io.contOut[6].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[6].TVALID <= continuationAllocationSide.io.contOut[6].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[6].TREADY <= sum_continuationAllocationSide.contOut[6].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[7].TDATA <= continuationAllocationSide.io.contOut[7].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[7].TVALID <= continuationAllocationSide.io.contOut[7].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[7].TREADY <= sum_continuationAllocationSide.contOut[7].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[8].TDATA <= continuationAllocationSide.io.contOut[8].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[8].TVALID <= continuationAllocationSide.io.contOut[8].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[8].TREADY <= sum_continuationAllocationSide.contOut[8].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[9].TDATA <= continuationAllocationSide.io.contOut[9].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[9].TVALID <= continuationAllocationSide.io.contOut[9].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[9].TREADY <= sum_continuationAllocationSide.contOut[9].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[10].TDATA <= continuationAllocationSide.io.contOut[10].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[10].TVALID <= continuationAllocationSide.io.contOut[10].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[10].TREADY <= sum_continuationAllocationSide.contOut[10].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[11].TDATA <= continuationAllocationSide.io.contOut[11].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[11].TVALID <= continuationAllocationSide.io.contOut[11].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[11].TREADY <= sum_continuationAllocationSide.contOut[11].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[12].TDATA <= continuationAllocationSide.io.contOut[12].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[12].TVALID <= continuationAllocationSide.io.contOut[12].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[12].TREADY <= sum_continuationAllocationSide.contOut[12].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[13].TDATA <= continuationAllocationSide.io.contOut[13].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[13].TVALID <= continuationAllocationSide.io.contOut[13].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[13].TREADY <= sum_continuationAllocationSide.contOut[13].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[14].TDATA <= continuationAllocationSide.io.contOut[14].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[14].TVALID <= continuationAllocationSide.io.contOut[14].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[14].TREADY <= sum_continuationAllocationSide.contOut[14].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[15].TDATA <= continuationAllocationSide.io.contOut[15].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[15].TVALID <= continuationAllocationSide.io.contOut[15].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[15].TREADY <= sum_continuationAllocationSide.contOut[15].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[16].TDATA <= continuationAllocationSide.io.contOut[16].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[16].TVALID <= continuationAllocationSide.io.contOut[16].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[16].TREADY <= sum_continuationAllocationSide.contOut[16].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[17].TDATA <= continuationAllocationSide.io.contOut[17].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[17].TVALID <= continuationAllocationSide.io.contOut[17].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[17].TREADY <= sum_continuationAllocationSide.contOut[17].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[18].TDATA <= continuationAllocationSide.io.contOut[18].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[18].TVALID <= continuationAllocationSide.io.contOut[18].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[18].TREADY <= sum_continuationAllocationSide.contOut[18].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[19].TDATA <= continuationAllocationSide.io.contOut[19].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[19].TVALID <= continuationAllocationSide.io.contOut[19].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[19].TREADY <= sum_continuationAllocationSide.contOut[19].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[20].TDATA <= continuationAllocationSide.io.contOut[20].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[20].TVALID <= continuationAllocationSide.io.contOut[20].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[20].TREADY <= sum_continuationAllocationSide.contOut[20].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[21].TDATA <= continuationAllocationSide.io.contOut[21].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[21].TVALID <= continuationAllocationSide.io.contOut[21].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[21].TREADY <= sum_continuationAllocationSide.contOut[21].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[22].TDATA <= continuationAllocationSide.io.contOut[22].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[22].TVALID <= continuationAllocationSide.io.contOut[22].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[22].TREADY <= sum_continuationAllocationSide.contOut[22].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[23].TDATA <= continuationAllocationSide.io.contOut[23].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[23].TVALID <= continuationAllocationSide.io.contOut[23].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[23].TREADY <= sum_continuationAllocationSide.contOut[23].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[24].TDATA <= continuationAllocationSide.io.contOut[24].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[24].TVALID <= continuationAllocationSide.io.contOut[24].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[24].TREADY <= sum_continuationAllocationSide.contOut[24].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[25].TDATA <= continuationAllocationSide.io.contOut[25].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[25].TVALID <= continuationAllocationSide.io.contOut[25].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[25].TREADY <= sum_continuationAllocationSide.contOut[25].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[26].TDATA <= continuationAllocationSide.io.contOut[26].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[26].TVALID <= continuationAllocationSide.io.contOut[26].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[26].TREADY <= sum_continuationAllocationSide.contOut[26].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[27].TDATA <= continuationAllocationSide.io.contOut[27].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[27].TVALID <= continuationAllocationSide.io.contOut[27].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[27].TREADY <= sum_continuationAllocationSide.contOut[27].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[28].TDATA <= continuationAllocationSide.io.contOut[28].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[28].TVALID <= continuationAllocationSide.io.contOut[28].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[28].TREADY <= sum_continuationAllocationSide.contOut[28].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[29].TDATA <= continuationAllocationSide.io.contOut[29].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[29].TVALID <= continuationAllocationSide.io.contOut[29].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[29].TREADY <= sum_continuationAllocationSide.contOut[29].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[30].TDATA <= continuationAllocationSide.io.contOut[30].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[30].TVALID <= continuationAllocationSide.io.contOut[30].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[30].TREADY <= sum_continuationAllocationSide.contOut[30].TREADY @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[31].TDATA <= continuationAllocationSide.io.contOut[31].TDATA @[fullSysGen.scala 280:42]
    sum_continuationAllocationSide.contOut[31].TVALID <= continuationAllocationSide.io.contOut[31].TVALID @[fullSysGen.scala 280:42]
    continuationAllocationSide.io.contOut[31].TREADY <= sum_continuationAllocationSide.contOut[31].TREADY @[fullSysGen.scala 280:42]
    inst syncSide of syncSide @[fullSysGen.scala 282:30]
    syncSide.clock <= clock
    syncSide.reset <= reset
    syncSide.io.axi_full_argRoute[0].BRESP <= sum_syncSide.axi_full_argRoute[0].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].BID <= sum_syncSide.axi_full_argRoute[0].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].BVALID <= sum_syncSide.axi_full_argRoute[0].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].BREADY <= syncSide.io.axi_full_argRoute[0].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].WLAST <= syncSide.io.axi_full_argRoute[0].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].WSTRB <= syncSide.io.axi_full_argRoute[0].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].WDATA <= syncSide.io.axi_full_argRoute[0].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].WID <= syncSide.io.axi_full_argRoute[0].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].WVALID <= syncSide.io.axi_full_argRoute[0].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].WREADY <= sum_syncSide.axi_full_argRoute[0].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWREGION <= syncSide.io.axi_full_argRoute[0].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWQOS <= syncSide.io.axi_full_argRoute[0].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWPROT <= syncSide.io.axi_full_argRoute[0].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWCACHE <= syncSide.io.axi_full_argRoute[0].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWLOCK <= syncSide.io.axi_full_argRoute[0].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWBURST <= syncSide.io.axi_full_argRoute[0].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWSIZE <= syncSide.io.axi_full_argRoute[0].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWLEN <= syncSide.io.axi_full_argRoute[0].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWADDR <= syncSide.io.axi_full_argRoute[0].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWID <= syncSide.io.axi_full_argRoute[0].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].AWVALID <= syncSide.io.axi_full_argRoute[0].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].AWREADY <= sum_syncSide.axi_full_argRoute[0].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].RLAST <= sum_syncSide.axi_full_argRoute[0].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].RRESP <= sum_syncSide.axi_full_argRoute[0].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].RDATA <= sum_syncSide.axi_full_argRoute[0].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].RID <= sum_syncSide.axi_full_argRoute[0].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].RVALID <= sum_syncSide.axi_full_argRoute[0].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].RREADY <= syncSide.io.axi_full_argRoute[0].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARREGION <= syncSide.io.axi_full_argRoute[0].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARQOS <= syncSide.io.axi_full_argRoute[0].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARPROT <= syncSide.io.axi_full_argRoute[0].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARCACHE <= syncSide.io.axi_full_argRoute[0].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARLOCK <= syncSide.io.axi_full_argRoute[0].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARBURST <= syncSide.io.axi_full_argRoute[0].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARSIZE <= syncSide.io.axi_full_argRoute[0].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARLEN <= syncSide.io.axi_full_argRoute[0].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARADDR <= syncSide.io.axi_full_argRoute[0].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARID <= syncSide.io.axi_full_argRoute[0].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[0].ARVALID <= syncSide.io.axi_full_argRoute[0].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[0].ARREADY <= sum_syncSide.axi_full_argRoute[0].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].BRESP <= sum_syncSide.axi_full_argRoute[1].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].BID <= sum_syncSide.axi_full_argRoute[1].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].BVALID <= sum_syncSide.axi_full_argRoute[1].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].BREADY <= syncSide.io.axi_full_argRoute[1].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].WLAST <= syncSide.io.axi_full_argRoute[1].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].WSTRB <= syncSide.io.axi_full_argRoute[1].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].WDATA <= syncSide.io.axi_full_argRoute[1].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].WID <= syncSide.io.axi_full_argRoute[1].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].WVALID <= syncSide.io.axi_full_argRoute[1].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].WREADY <= sum_syncSide.axi_full_argRoute[1].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWREGION <= syncSide.io.axi_full_argRoute[1].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWQOS <= syncSide.io.axi_full_argRoute[1].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWPROT <= syncSide.io.axi_full_argRoute[1].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWCACHE <= syncSide.io.axi_full_argRoute[1].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWLOCK <= syncSide.io.axi_full_argRoute[1].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWBURST <= syncSide.io.axi_full_argRoute[1].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWSIZE <= syncSide.io.axi_full_argRoute[1].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWLEN <= syncSide.io.axi_full_argRoute[1].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWADDR <= syncSide.io.axi_full_argRoute[1].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWID <= syncSide.io.axi_full_argRoute[1].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].AWVALID <= syncSide.io.axi_full_argRoute[1].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].AWREADY <= sum_syncSide.axi_full_argRoute[1].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].RLAST <= sum_syncSide.axi_full_argRoute[1].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].RRESP <= sum_syncSide.axi_full_argRoute[1].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].RDATA <= sum_syncSide.axi_full_argRoute[1].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].RID <= sum_syncSide.axi_full_argRoute[1].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].RVALID <= sum_syncSide.axi_full_argRoute[1].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].RREADY <= syncSide.io.axi_full_argRoute[1].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARREGION <= syncSide.io.axi_full_argRoute[1].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARQOS <= syncSide.io.axi_full_argRoute[1].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARPROT <= syncSide.io.axi_full_argRoute[1].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARCACHE <= syncSide.io.axi_full_argRoute[1].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARLOCK <= syncSide.io.axi_full_argRoute[1].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARBURST <= syncSide.io.axi_full_argRoute[1].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARSIZE <= syncSide.io.axi_full_argRoute[1].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARLEN <= syncSide.io.axi_full_argRoute[1].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARADDR <= syncSide.io.axi_full_argRoute[1].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARID <= syncSide.io.axi_full_argRoute[1].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[1].ARVALID <= syncSide.io.axi_full_argRoute[1].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[1].ARREADY <= sum_syncSide.axi_full_argRoute[1].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].BRESP <= sum_syncSide.axi_full_argRoute[2].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].BID <= sum_syncSide.axi_full_argRoute[2].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].BVALID <= sum_syncSide.axi_full_argRoute[2].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].BREADY <= syncSide.io.axi_full_argRoute[2].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].WLAST <= syncSide.io.axi_full_argRoute[2].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].WSTRB <= syncSide.io.axi_full_argRoute[2].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].WDATA <= syncSide.io.axi_full_argRoute[2].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].WID <= syncSide.io.axi_full_argRoute[2].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].WVALID <= syncSide.io.axi_full_argRoute[2].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].WREADY <= sum_syncSide.axi_full_argRoute[2].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWREGION <= syncSide.io.axi_full_argRoute[2].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWQOS <= syncSide.io.axi_full_argRoute[2].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWPROT <= syncSide.io.axi_full_argRoute[2].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWCACHE <= syncSide.io.axi_full_argRoute[2].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWLOCK <= syncSide.io.axi_full_argRoute[2].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWBURST <= syncSide.io.axi_full_argRoute[2].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWSIZE <= syncSide.io.axi_full_argRoute[2].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWLEN <= syncSide.io.axi_full_argRoute[2].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWADDR <= syncSide.io.axi_full_argRoute[2].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWID <= syncSide.io.axi_full_argRoute[2].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].AWVALID <= syncSide.io.axi_full_argRoute[2].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].AWREADY <= sum_syncSide.axi_full_argRoute[2].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].RLAST <= sum_syncSide.axi_full_argRoute[2].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].RRESP <= sum_syncSide.axi_full_argRoute[2].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].RDATA <= sum_syncSide.axi_full_argRoute[2].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].RID <= sum_syncSide.axi_full_argRoute[2].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].RVALID <= sum_syncSide.axi_full_argRoute[2].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].RREADY <= syncSide.io.axi_full_argRoute[2].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARREGION <= syncSide.io.axi_full_argRoute[2].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARQOS <= syncSide.io.axi_full_argRoute[2].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARPROT <= syncSide.io.axi_full_argRoute[2].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARCACHE <= syncSide.io.axi_full_argRoute[2].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARLOCK <= syncSide.io.axi_full_argRoute[2].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARBURST <= syncSide.io.axi_full_argRoute[2].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARSIZE <= syncSide.io.axi_full_argRoute[2].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARLEN <= syncSide.io.axi_full_argRoute[2].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARADDR <= syncSide.io.axi_full_argRoute[2].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARID <= syncSide.io.axi_full_argRoute[2].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[2].ARVALID <= syncSide.io.axi_full_argRoute[2].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[2].ARREADY <= sum_syncSide.axi_full_argRoute[2].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].BRESP <= sum_syncSide.axi_full_argRoute[3].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].BID <= sum_syncSide.axi_full_argRoute[3].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].BVALID <= sum_syncSide.axi_full_argRoute[3].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].BREADY <= syncSide.io.axi_full_argRoute[3].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].WLAST <= syncSide.io.axi_full_argRoute[3].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].WSTRB <= syncSide.io.axi_full_argRoute[3].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].WDATA <= syncSide.io.axi_full_argRoute[3].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].WID <= syncSide.io.axi_full_argRoute[3].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].WVALID <= syncSide.io.axi_full_argRoute[3].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].WREADY <= sum_syncSide.axi_full_argRoute[3].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWREGION <= syncSide.io.axi_full_argRoute[3].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWQOS <= syncSide.io.axi_full_argRoute[3].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWPROT <= syncSide.io.axi_full_argRoute[3].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWCACHE <= syncSide.io.axi_full_argRoute[3].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWLOCK <= syncSide.io.axi_full_argRoute[3].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWBURST <= syncSide.io.axi_full_argRoute[3].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWSIZE <= syncSide.io.axi_full_argRoute[3].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWLEN <= syncSide.io.axi_full_argRoute[3].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWADDR <= syncSide.io.axi_full_argRoute[3].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWID <= syncSide.io.axi_full_argRoute[3].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].AWVALID <= syncSide.io.axi_full_argRoute[3].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].AWREADY <= sum_syncSide.axi_full_argRoute[3].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].RLAST <= sum_syncSide.axi_full_argRoute[3].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].RRESP <= sum_syncSide.axi_full_argRoute[3].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].RDATA <= sum_syncSide.axi_full_argRoute[3].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].RID <= sum_syncSide.axi_full_argRoute[3].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].RVALID <= sum_syncSide.axi_full_argRoute[3].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].RREADY <= syncSide.io.axi_full_argRoute[3].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARREGION <= syncSide.io.axi_full_argRoute[3].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARQOS <= syncSide.io.axi_full_argRoute[3].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARPROT <= syncSide.io.axi_full_argRoute[3].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARCACHE <= syncSide.io.axi_full_argRoute[3].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARLOCK <= syncSide.io.axi_full_argRoute[3].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARBURST <= syncSide.io.axi_full_argRoute[3].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARSIZE <= syncSide.io.axi_full_argRoute[3].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARLEN <= syncSide.io.axi_full_argRoute[3].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARADDR <= syncSide.io.axi_full_argRoute[3].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARID <= syncSide.io.axi_full_argRoute[3].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[3].ARVALID <= syncSide.io.axi_full_argRoute[3].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[3].ARREADY <= sum_syncSide.axi_full_argRoute[3].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].BRESP <= sum_syncSide.axi_full_argRoute[4].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].BID <= sum_syncSide.axi_full_argRoute[4].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].BVALID <= sum_syncSide.axi_full_argRoute[4].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].BREADY <= syncSide.io.axi_full_argRoute[4].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].WLAST <= syncSide.io.axi_full_argRoute[4].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].WSTRB <= syncSide.io.axi_full_argRoute[4].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].WDATA <= syncSide.io.axi_full_argRoute[4].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].WID <= syncSide.io.axi_full_argRoute[4].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].WVALID <= syncSide.io.axi_full_argRoute[4].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].WREADY <= sum_syncSide.axi_full_argRoute[4].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWREGION <= syncSide.io.axi_full_argRoute[4].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWQOS <= syncSide.io.axi_full_argRoute[4].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWPROT <= syncSide.io.axi_full_argRoute[4].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWCACHE <= syncSide.io.axi_full_argRoute[4].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWLOCK <= syncSide.io.axi_full_argRoute[4].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWBURST <= syncSide.io.axi_full_argRoute[4].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWSIZE <= syncSide.io.axi_full_argRoute[4].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWLEN <= syncSide.io.axi_full_argRoute[4].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWADDR <= syncSide.io.axi_full_argRoute[4].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWID <= syncSide.io.axi_full_argRoute[4].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].AWVALID <= syncSide.io.axi_full_argRoute[4].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].AWREADY <= sum_syncSide.axi_full_argRoute[4].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].RLAST <= sum_syncSide.axi_full_argRoute[4].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].RRESP <= sum_syncSide.axi_full_argRoute[4].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].RDATA <= sum_syncSide.axi_full_argRoute[4].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].RID <= sum_syncSide.axi_full_argRoute[4].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].RVALID <= sum_syncSide.axi_full_argRoute[4].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].RREADY <= syncSide.io.axi_full_argRoute[4].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARREGION <= syncSide.io.axi_full_argRoute[4].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARQOS <= syncSide.io.axi_full_argRoute[4].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARPROT <= syncSide.io.axi_full_argRoute[4].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARCACHE <= syncSide.io.axi_full_argRoute[4].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARLOCK <= syncSide.io.axi_full_argRoute[4].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARBURST <= syncSide.io.axi_full_argRoute[4].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARSIZE <= syncSide.io.axi_full_argRoute[4].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARLEN <= syncSide.io.axi_full_argRoute[4].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARADDR <= syncSide.io.axi_full_argRoute[4].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARID <= syncSide.io.axi_full_argRoute[4].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[4].ARVALID <= syncSide.io.axi_full_argRoute[4].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[4].ARREADY <= sum_syncSide.axi_full_argRoute[4].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].BRESP <= sum_syncSide.axi_full_argRoute[5].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].BID <= sum_syncSide.axi_full_argRoute[5].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].BVALID <= sum_syncSide.axi_full_argRoute[5].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].BREADY <= syncSide.io.axi_full_argRoute[5].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].WLAST <= syncSide.io.axi_full_argRoute[5].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].WSTRB <= syncSide.io.axi_full_argRoute[5].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].WDATA <= syncSide.io.axi_full_argRoute[5].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].WID <= syncSide.io.axi_full_argRoute[5].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].WVALID <= syncSide.io.axi_full_argRoute[5].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].WREADY <= sum_syncSide.axi_full_argRoute[5].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWREGION <= syncSide.io.axi_full_argRoute[5].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWQOS <= syncSide.io.axi_full_argRoute[5].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWPROT <= syncSide.io.axi_full_argRoute[5].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWCACHE <= syncSide.io.axi_full_argRoute[5].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWLOCK <= syncSide.io.axi_full_argRoute[5].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWBURST <= syncSide.io.axi_full_argRoute[5].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWSIZE <= syncSide.io.axi_full_argRoute[5].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWLEN <= syncSide.io.axi_full_argRoute[5].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWADDR <= syncSide.io.axi_full_argRoute[5].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWID <= syncSide.io.axi_full_argRoute[5].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].AWVALID <= syncSide.io.axi_full_argRoute[5].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].AWREADY <= sum_syncSide.axi_full_argRoute[5].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].RLAST <= sum_syncSide.axi_full_argRoute[5].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].RRESP <= sum_syncSide.axi_full_argRoute[5].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].RDATA <= sum_syncSide.axi_full_argRoute[5].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].RID <= sum_syncSide.axi_full_argRoute[5].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].RVALID <= sum_syncSide.axi_full_argRoute[5].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].RREADY <= syncSide.io.axi_full_argRoute[5].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARREGION <= syncSide.io.axi_full_argRoute[5].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARQOS <= syncSide.io.axi_full_argRoute[5].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARPROT <= syncSide.io.axi_full_argRoute[5].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARCACHE <= syncSide.io.axi_full_argRoute[5].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARLOCK <= syncSide.io.axi_full_argRoute[5].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARBURST <= syncSide.io.axi_full_argRoute[5].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARSIZE <= syncSide.io.axi_full_argRoute[5].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARLEN <= syncSide.io.axi_full_argRoute[5].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARADDR <= syncSide.io.axi_full_argRoute[5].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARID <= syncSide.io.axi_full_argRoute[5].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[5].ARVALID <= syncSide.io.axi_full_argRoute[5].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[5].ARREADY <= sum_syncSide.axi_full_argRoute[5].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].BRESP <= sum_syncSide.axi_full_argRoute[6].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].BID <= sum_syncSide.axi_full_argRoute[6].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].BVALID <= sum_syncSide.axi_full_argRoute[6].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].BREADY <= syncSide.io.axi_full_argRoute[6].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].WLAST <= syncSide.io.axi_full_argRoute[6].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].WSTRB <= syncSide.io.axi_full_argRoute[6].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].WDATA <= syncSide.io.axi_full_argRoute[6].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].WID <= syncSide.io.axi_full_argRoute[6].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].WVALID <= syncSide.io.axi_full_argRoute[6].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].WREADY <= sum_syncSide.axi_full_argRoute[6].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWREGION <= syncSide.io.axi_full_argRoute[6].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWQOS <= syncSide.io.axi_full_argRoute[6].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWPROT <= syncSide.io.axi_full_argRoute[6].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWCACHE <= syncSide.io.axi_full_argRoute[6].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWLOCK <= syncSide.io.axi_full_argRoute[6].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWBURST <= syncSide.io.axi_full_argRoute[6].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWSIZE <= syncSide.io.axi_full_argRoute[6].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWLEN <= syncSide.io.axi_full_argRoute[6].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWADDR <= syncSide.io.axi_full_argRoute[6].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWID <= syncSide.io.axi_full_argRoute[6].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].AWVALID <= syncSide.io.axi_full_argRoute[6].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].AWREADY <= sum_syncSide.axi_full_argRoute[6].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].RLAST <= sum_syncSide.axi_full_argRoute[6].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].RRESP <= sum_syncSide.axi_full_argRoute[6].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].RDATA <= sum_syncSide.axi_full_argRoute[6].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].RID <= sum_syncSide.axi_full_argRoute[6].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].RVALID <= sum_syncSide.axi_full_argRoute[6].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].RREADY <= syncSide.io.axi_full_argRoute[6].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARREGION <= syncSide.io.axi_full_argRoute[6].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARQOS <= syncSide.io.axi_full_argRoute[6].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARPROT <= syncSide.io.axi_full_argRoute[6].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARCACHE <= syncSide.io.axi_full_argRoute[6].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARLOCK <= syncSide.io.axi_full_argRoute[6].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARBURST <= syncSide.io.axi_full_argRoute[6].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARSIZE <= syncSide.io.axi_full_argRoute[6].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARLEN <= syncSide.io.axi_full_argRoute[6].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARADDR <= syncSide.io.axi_full_argRoute[6].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARID <= syncSide.io.axi_full_argRoute[6].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[6].ARVALID <= syncSide.io.axi_full_argRoute[6].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[6].ARREADY <= sum_syncSide.axi_full_argRoute[6].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].BRESP <= sum_syncSide.axi_full_argRoute[7].BRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].BID <= sum_syncSide.axi_full_argRoute[7].BID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].BVALID <= sum_syncSide.axi_full_argRoute[7].BVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].BREADY <= syncSide.io.axi_full_argRoute[7].BREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].WLAST <= syncSide.io.axi_full_argRoute[7].WLAST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].WSTRB <= syncSide.io.axi_full_argRoute[7].WSTRB @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].WDATA <= syncSide.io.axi_full_argRoute[7].WDATA @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].WID <= syncSide.io.axi_full_argRoute[7].WID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].WVALID <= syncSide.io.axi_full_argRoute[7].WVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].WREADY <= sum_syncSide.axi_full_argRoute[7].WREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWREGION <= syncSide.io.axi_full_argRoute[7].AWREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWQOS <= syncSide.io.axi_full_argRoute[7].AWQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWPROT <= syncSide.io.axi_full_argRoute[7].AWPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWCACHE <= syncSide.io.axi_full_argRoute[7].AWCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWLOCK <= syncSide.io.axi_full_argRoute[7].AWLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWBURST <= syncSide.io.axi_full_argRoute[7].AWBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWSIZE <= syncSide.io.axi_full_argRoute[7].AWSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWLEN <= syncSide.io.axi_full_argRoute[7].AWLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWADDR <= syncSide.io.axi_full_argRoute[7].AWADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWID <= syncSide.io.axi_full_argRoute[7].AWID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].AWVALID <= syncSide.io.axi_full_argRoute[7].AWVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].AWREADY <= sum_syncSide.axi_full_argRoute[7].AWREADY @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].RLAST <= sum_syncSide.axi_full_argRoute[7].RLAST @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].RRESP <= sum_syncSide.axi_full_argRoute[7].RRESP @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].RDATA <= sum_syncSide.axi_full_argRoute[7].RDATA @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].RID <= sum_syncSide.axi_full_argRoute[7].RID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].RVALID <= sum_syncSide.axi_full_argRoute[7].RVALID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].RREADY <= syncSide.io.axi_full_argRoute[7].RREADY @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARREGION <= syncSide.io.axi_full_argRoute[7].ARREGION @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARQOS <= syncSide.io.axi_full_argRoute[7].ARQOS @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARPROT <= syncSide.io.axi_full_argRoute[7].ARPROT @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARCACHE <= syncSide.io.axi_full_argRoute[7].ARCACHE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARLOCK <= syncSide.io.axi_full_argRoute[7].ARLOCK @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARBURST <= syncSide.io.axi_full_argRoute[7].ARBURST @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARSIZE <= syncSide.io.axi_full_argRoute[7].ARSIZE @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARLEN <= syncSide.io.axi_full_argRoute[7].ARLEN @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARADDR <= syncSide.io.axi_full_argRoute[7].ARADDR @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARID <= syncSide.io.axi_full_argRoute[7].ARID @[fullSysGen.scala 296:24]
    sum_syncSide.axi_full_argRoute[7].ARVALID <= syncSide.io.axi_full_argRoute[7].ARVALID @[fullSysGen.scala 296:24]
    syncSide.io.axi_full_argRoute[7].ARREADY <= sum_syncSide.axi_full_argRoute[7].ARREADY @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[0] <= sum_syncSide.addrIn[0] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[1] <= sum_syncSide.addrIn[1] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[2] <= sum_syncSide.addrIn[2] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[3] <= sum_syncSide.addrIn[3] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[4] <= sum_syncSide.addrIn[4] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[5] <= sum_syncSide.addrIn[5] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[6] <= sum_syncSide.addrIn[6] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[7] <= sum_syncSide.addrIn[7] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[8] <= sum_syncSide.addrIn[8] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[9] <= sum_syncSide.addrIn[9] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[10] <= sum_syncSide.addrIn[10] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[11] <= sum_syncSide.addrIn[11] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[12] <= sum_syncSide.addrIn[12] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[13] <= sum_syncSide.addrIn[13] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[14] <= sum_syncSide.addrIn[14] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[15] <= sum_syncSide.addrIn[15] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[16] <= sum_syncSide.addrIn[16] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[17] <= sum_syncSide.addrIn[17] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[18] <= sum_syncSide.addrIn[18] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[19] <= sum_syncSide.addrIn[19] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[20] <= sum_syncSide.addrIn[20] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[21] <= sum_syncSide.addrIn[21] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[22] <= sum_syncSide.addrIn[22] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[23] <= sum_syncSide.addrIn[23] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[24] <= sum_syncSide.addrIn[24] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[25] <= sum_syncSide.addrIn[25] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[26] <= sum_syncSide.addrIn[26] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[27] <= sum_syncSide.addrIn[27] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[28] <= sum_syncSide.addrIn[28] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[29] <= sum_syncSide.addrIn[29] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[30] <= sum_syncSide.addrIn[30] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[31] <= sum_syncSide.addrIn[31] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[32] <= sum_syncSide.addrIn[32] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[33] <= sum_syncSide.addrIn[33] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[34] <= sum_syncSide.addrIn[34] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[35] <= sum_syncSide.addrIn[35] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[36] <= sum_syncSide.addrIn[36] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[37] <= sum_syncSide.addrIn[37] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[38] <= sum_syncSide.addrIn[38] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[39] <= sum_syncSide.addrIn[39] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[40] <= sum_syncSide.addrIn[40] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[41] <= sum_syncSide.addrIn[41] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[42] <= sum_syncSide.addrIn[42] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[43] <= sum_syncSide.addrIn[43] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[44] <= sum_syncSide.addrIn[44] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[45] <= sum_syncSide.addrIn[45] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[46] <= sum_syncSide.addrIn[46] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[47] <= sum_syncSide.addrIn[47] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[48] <= sum_syncSide.addrIn[48] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[49] <= sum_syncSide.addrIn[49] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[50] <= sum_syncSide.addrIn[50] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[51] <= sum_syncSide.addrIn[51] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[52] <= sum_syncSide.addrIn[52] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[53] <= sum_syncSide.addrIn[53] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[54] <= sum_syncSide.addrIn[54] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[55] <= sum_syncSide.addrIn[55] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[56] <= sum_syncSide.addrIn[56] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[57] <= sum_syncSide.addrIn[57] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[58] <= sum_syncSide.addrIn[58] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[59] <= sum_syncSide.addrIn[59] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[60] <= sum_syncSide.addrIn[60] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[61] <= sum_syncSide.addrIn[61] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[62] <= sum_syncSide.addrIn[62] @[fullSysGen.scala 296:24]
    syncSide.io.addrIn[63] <= sum_syncSide.addrIn[63] @[fullSysGen.scala 296:24]
    syncSide.connStealNtw[0] <= stealSide.connSyncSide[0] @[fullSysGen.scala 298:39]
    syncSide.connStealNtw[1] <= stealSide.connSyncSide[1] @[fullSysGen.scala 298:39]
    syncSide.connStealNtw[2] <= stealSide.connSyncSide[2] @[fullSysGen.scala 298:39]
    syncSide.connStealNtw[3] <= stealSide.connSyncSide[3] @[fullSysGen.scala 298:39]
    inst stealSide_1 of stealSide_1 @[fullSysGen.scala 228:29]
    stealSide_1.clock <= clock
    stealSide_1.reset <= reset
    stealSide_1.io.taskIn[0] <= fib_stealSide.taskIn[0] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[1] <= fib_stealSide.taskIn[1] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[2] <= fib_stealSide.taskIn[2] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[3] <= fib_stealSide.taskIn[3] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[4] <= fib_stealSide.taskIn[4] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[5] <= fib_stealSide.taskIn[5] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[6] <= fib_stealSide.taskIn[6] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[7] <= fib_stealSide.taskIn[7] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[8] <= fib_stealSide.taskIn[8] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[9] <= fib_stealSide.taskIn[9] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[10] <= fib_stealSide.taskIn[10] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[11] <= fib_stealSide.taskIn[11] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[12] <= fib_stealSide.taskIn[12] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[13] <= fib_stealSide.taskIn[13] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[14] <= fib_stealSide.taskIn[14] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[15] <= fib_stealSide.taskIn[15] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[16] <= fib_stealSide.taskIn[16] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[17] <= fib_stealSide.taskIn[17] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[18] <= fib_stealSide.taskIn[18] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[19] <= fib_stealSide.taskIn[19] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[20] <= fib_stealSide.taskIn[20] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[21] <= fib_stealSide.taskIn[21] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[22] <= fib_stealSide.taskIn[22] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[23] <= fib_stealSide.taskIn[23] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[24] <= fib_stealSide.taskIn[24] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[25] <= fib_stealSide.taskIn[25] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[26] <= fib_stealSide.taskIn[26] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[27] <= fib_stealSide.taskIn[27] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[28] <= fib_stealSide.taskIn[28] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[29] <= fib_stealSide.taskIn[29] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[30] <= fib_stealSide.taskIn[30] @[fullSysGen.scala 246:23]
    stealSide_1.io.taskIn[31] <= fib_stealSide.taskIn[31] @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[0].TDATA <= stealSide_1.io.taskOut[0].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[0].TVALID <= stealSide_1.io.taskOut[0].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[0].TREADY <= fib_stealSide.taskOut[0].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[1].TDATA <= stealSide_1.io.taskOut[1].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[1].TVALID <= stealSide_1.io.taskOut[1].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[1].TREADY <= fib_stealSide.taskOut[1].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[2].TDATA <= stealSide_1.io.taskOut[2].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[2].TVALID <= stealSide_1.io.taskOut[2].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[2].TREADY <= fib_stealSide.taskOut[2].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[3].TDATA <= stealSide_1.io.taskOut[3].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[3].TVALID <= stealSide_1.io.taskOut[3].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[3].TREADY <= fib_stealSide.taskOut[3].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[4].TDATA <= stealSide_1.io.taskOut[4].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[4].TVALID <= stealSide_1.io.taskOut[4].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[4].TREADY <= fib_stealSide.taskOut[4].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[5].TDATA <= stealSide_1.io.taskOut[5].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[5].TVALID <= stealSide_1.io.taskOut[5].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[5].TREADY <= fib_stealSide.taskOut[5].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[6].TDATA <= stealSide_1.io.taskOut[6].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[6].TVALID <= stealSide_1.io.taskOut[6].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[6].TREADY <= fib_stealSide.taskOut[6].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[7].TDATA <= stealSide_1.io.taskOut[7].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[7].TVALID <= stealSide_1.io.taskOut[7].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[7].TREADY <= fib_stealSide.taskOut[7].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[8].TDATA <= stealSide_1.io.taskOut[8].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[8].TVALID <= stealSide_1.io.taskOut[8].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[8].TREADY <= fib_stealSide.taskOut[8].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[9].TDATA <= stealSide_1.io.taskOut[9].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[9].TVALID <= stealSide_1.io.taskOut[9].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[9].TREADY <= fib_stealSide.taskOut[9].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[10].TDATA <= stealSide_1.io.taskOut[10].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[10].TVALID <= stealSide_1.io.taskOut[10].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[10].TREADY <= fib_stealSide.taskOut[10].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[11].TDATA <= stealSide_1.io.taskOut[11].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[11].TVALID <= stealSide_1.io.taskOut[11].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[11].TREADY <= fib_stealSide.taskOut[11].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[12].TDATA <= stealSide_1.io.taskOut[12].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[12].TVALID <= stealSide_1.io.taskOut[12].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[12].TREADY <= fib_stealSide.taskOut[12].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[13].TDATA <= stealSide_1.io.taskOut[13].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[13].TVALID <= stealSide_1.io.taskOut[13].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[13].TREADY <= fib_stealSide.taskOut[13].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[14].TDATA <= stealSide_1.io.taskOut[14].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[14].TVALID <= stealSide_1.io.taskOut[14].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[14].TREADY <= fib_stealSide.taskOut[14].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[15].TDATA <= stealSide_1.io.taskOut[15].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[15].TVALID <= stealSide_1.io.taskOut[15].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[15].TREADY <= fib_stealSide.taskOut[15].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[16].TDATA <= stealSide_1.io.taskOut[16].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[16].TVALID <= stealSide_1.io.taskOut[16].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[16].TREADY <= fib_stealSide.taskOut[16].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[17].TDATA <= stealSide_1.io.taskOut[17].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[17].TVALID <= stealSide_1.io.taskOut[17].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[17].TREADY <= fib_stealSide.taskOut[17].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[18].TDATA <= stealSide_1.io.taskOut[18].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[18].TVALID <= stealSide_1.io.taskOut[18].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[18].TREADY <= fib_stealSide.taskOut[18].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[19].TDATA <= stealSide_1.io.taskOut[19].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[19].TVALID <= stealSide_1.io.taskOut[19].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[19].TREADY <= fib_stealSide.taskOut[19].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[20].TDATA <= stealSide_1.io.taskOut[20].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[20].TVALID <= stealSide_1.io.taskOut[20].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[20].TREADY <= fib_stealSide.taskOut[20].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[21].TDATA <= stealSide_1.io.taskOut[21].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[21].TVALID <= stealSide_1.io.taskOut[21].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[21].TREADY <= fib_stealSide.taskOut[21].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[22].TDATA <= stealSide_1.io.taskOut[22].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[22].TVALID <= stealSide_1.io.taskOut[22].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[22].TREADY <= fib_stealSide.taskOut[22].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[23].TDATA <= stealSide_1.io.taskOut[23].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[23].TVALID <= stealSide_1.io.taskOut[23].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[23].TREADY <= fib_stealSide.taskOut[23].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[24].TDATA <= stealSide_1.io.taskOut[24].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[24].TVALID <= stealSide_1.io.taskOut[24].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[24].TREADY <= fib_stealSide.taskOut[24].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[25].TDATA <= stealSide_1.io.taskOut[25].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[25].TVALID <= stealSide_1.io.taskOut[25].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[25].TREADY <= fib_stealSide.taskOut[25].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[26].TDATA <= stealSide_1.io.taskOut[26].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[26].TVALID <= stealSide_1.io.taskOut[26].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[26].TREADY <= fib_stealSide.taskOut[26].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[27].TDATA <= stealSide_1.io.taskOut[27].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[27].TVALID <= stealSide_1.io.taskOut[27].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[27].TREADY <= fib_stealSide.taskOut[27].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[28].TDATA <= stealSide_1.io.taskOut[28].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[28].TVALID <= stealSide_1.io.taskOut[28].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[28].TREADY <= fib_stealSide.taskOut[28].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[29].TDATA <= stealSide_1.io.taskOut[29].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[29].TVALID <= stealSide_1.io.taskOut[29].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[29].TREADY <= fib_stealSide.taskOut[29].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[30].TDATA <= stealSide_1.io.taskOut[30].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[30].TVALID <= stealSide_1.io.taskOut[30].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[30].TREADY <= fib_stealSide.taskOut[30].TREADY @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[31].TDATA <= stealSide_1.io.taskOut[31].TDATA @[fullSysGen.scala 246:23]
    fib_stealSide.taskOut[31].TVALID <= stealSide_1.io.taskOut[31].TVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.taskOut[31].TREADY <= fib_stealSide.taskOut[31].TREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].BRESP <= fib_stealSide.vss_axi_full[0].BRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].BID <= fib_stealSide.vss_axi_full[0].BID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].BVALID <= fib_stealSide.vss_axi_full[0].BVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].BREADY <= stealSide_1.io.vss_axi_full[0].BREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].WLAST <= stealSide_1.io.vss_axi_full[0].WLAST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].WSTRB <= stealSide_1.io.vss_axi_full[0].WSTRB @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].WDATA <= stealSide_1.io.vss_axi_full[0].WDATA @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].WID <= stealSide_1.io.vss_axi_full[0].WID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].WVALID <= stealSide_1.io.vss_axi_full[0].WVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].WREADY <= fib_stealSide.vss_axi_full[0].WREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWREGION <= stealSide_1.io.vss_axi_full[0].AWREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWQOS <= stealSide_1.io.vss_axi_full[0].AWQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWPROT <= stealSide_1.io.vss_axi_full[0].AWPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWCACHE <= stealSide_1.io.vss_axi_full[0].AWCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWLOCK <= stealSide_1.io.vss_axi_full[0].AWLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWBURST <= stealSide_1.io.vss_axi_full[0].AWBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWSIZE <= stealSide_1.io.vss_axi_full[0].AWSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWLEN <= stealSide_1.io.vss_axi_full[0].AWLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWADDR <= stealSide_1.io.vss_axi_full[0].AWADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWID <= stealSide_1.io.vss_axi_full[0].AWID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].AWVALID <= stealSide_1.io.vss_axi_full[0].AWVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].AWREADY <= fib_stealSide.vss_axi_full[0].AWREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].RLAST <= fib_stealSide.vss_axi_full[0].RLAST @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].RRESP <= fib_stealSide.vss_axi_full[0].RRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].RDATA <= fib_stealSide.vss_axi_full[0].RDATA @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].RID <= fib_stealSide.vss_axi_full[0].RID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].RVALID <= fib_stealSide.vss_axi_full[0].RVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].RREADY <= stealSide_1.io.vss_axi_full[0].RREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARREGION <= stealSide_1.io.vss_axi_full[0].ARREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARQOS <= stealSide_1.io.vss_axi_full[0].ARQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARPROT <= stealSide_1.io.vss_axi_full[0].ARPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARCACHE <= stealSide_1.io.vss_axi_full[0].ARCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARLOCK <= stealSide_1.io.vss_axi_full[0].ARLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARBURST <= stealSide_1.io.vss_axi_full[0].ARBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARSIZE <= stealSide_1.io.vss_axi_full[0].ARSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARLEN <= stealSide_1.io.vss_axi_full[0].ARLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARADDR <= stealSide_1.io.vss_axi_full[0].ARADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARID <= stealSide_1.io.vss_axi_full[0].ARID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[0].ARVALID <= stealSide_1.io.vss_axi_full[0].ARVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[0].ARREADY <= fib_stealSide.vss_axi_full[0].ARREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].BRESP <= fib_stealSide.vss_axi_full[1].BRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].BID <= fib_stealSide.vss_axi_full[1].BID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].BVALID <= fib_stealSide.vss_axi_full[1].BVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].BREADY <= stealSide_1.io.vss_axi_full[1].BREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].WLAST <= stealSide_1.io.vss_axi_full[1].WLAST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].WSTRB <= stealSide_1.io.vss_axi_full[1].WSTRB @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].WDATA <= stealSide_1.io.vss_axi_full[1].WDATA @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].WID <= stealSide_1.io.vss_axi_full[1].WID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].WVALID <= stealSide_1.io.vss_axi_full[1].WVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].WREADY <= fib_stealSide.vss_axi_full[1].WREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWREGION <= stealSide_1.io.vss_axi_full[1].AWREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWQOS <= stealSide_1.io.vss_axi_full[1].AWQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWPROT <= stealSide_1.io.vss_axi_full[1].AWPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWCACHE <= stealSide_1.io.vss_axi_full[1].AWCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWLOCK <= stealSide_1.io.vss_axi_full[1].AWLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWBURST <= stealSide_1.io.vss_axi_full[1].AWBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWSIZE <= stealSide_1.io.vss_axi_full[1].AWSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWLEN <= stealSide_1.io.vss_axi_full[1].AWLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWADDR <= stealSide_1.io.vss_axi_full[1].AWADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWID <= stealSide_1.io.vss_axi_full[1].AWID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].AWVALID <= stealSide_1.io.vss_axi_full[1].AWVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].AWREADY <= fib_stealSide.vss_axi_full[1].AWREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].RLAST <= fib_stealSide.vss_axi_full[1].RLAST @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].RRESP <= fib_stealSide.vss_axi_full[1].RRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].RDATA <= fib_stealSide.vss_axi_full[1].RDATA @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].RID <= fib_stealSide.vss_axi_full[1].RID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].RVALID <= fib_stealSide.vss_axi_full[1].RVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].RREADY <= stealSide_1.io.vss_axi_full[1].RREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARREGION <= stealSide_1.io.vss_axi_full[1].ARREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARQOS <= stealSide_1.io.vss_axi_full[1].ARQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARPROT <= stealSide_1.io.vss_axi_full[1].ARPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARCACHE <= stealSide_1.io.vss_axi_full[1].ARCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARLOCK <= stealSide_1.io.vss_axi_full[1].ARLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARBURST <= stealSide_1.io.vss_axi_full[1].ARBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARSIZE <= stealSide_1.io.vss_axi_full[1].ARSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARLEN <= stealSide_1.io.vss_axi_full[1].ARLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARADDR <= stealSide_1.io.vss_axi_full[1].ARADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARID <= stealSide_1.io.vss_axi_full[1].ARID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[1].ARVALID <= stealSide_1.io.vss_axi_full[1].ARVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[1].ARREADY <= fib_stealSide.vss_axi_full[1].ARREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].BRESP <= fib_stealSide.vss_axi_full[2].BRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].BID <= fib_stealSide.vss_axi_full[2].BID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].BVALID <= fib_stealSide.vss_axi_full[2].BVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].BREADY <= stealSide_1.io.vss_axi_full[2].BREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].WLAST <= stealSide_1.io.vss_axi_full[2].WLAST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].WSTRB <= stealSide_1.io.vss_axi_full[2].WSTRB @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].WDATA <= stealSide_1.io.vss_axi_full[2].WDATA @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].WID <= stealSide_1.io.vss_axi_full[2].WID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].WVALID <= stealSide_1.io.vss_axi_full[2].WVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].WREADY <= fib_stealSide.vss_axi_full[2].WREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWREGION <= stealSide_1.io.vss_axi_full[2].AWREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWQOS <= stealSide_1.io.vss_axi_full[2].AWQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWPROT <= stealSide_1.io.vss_axi_full[2].AWPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWCACHE <= stealSide_1.io.vss_axi_full[2].AWCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWLOCK <= stealSide_1.io.vss_axi_full[2].AWLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWBURST <= stealSide_1.io.vss_axi_full[2].AWBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWSIZE <= stealSide_1.io.vss_axi_full[2].AWSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWLEN <= stealSide_1.io.vss_axi_full[2].AWLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWADDR <= stealSide_1.io.vss_axi_full[2].AWADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWID <= stealSide_1.io.vss_axi_full[2].AWID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].AWVALID <= stealSide_1.io.vss_axi_full[2].AWVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].AWREADY <= fib_stealSide.vss_axi_full[2].AWREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].RLAST <= fib_stealSide.vss_axi_full[2].RLAST @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].RRESP <= fib_stealSide.vss_axi_full[2].RRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].RDATA <= fib_stealSide.vss_axi_full[2].RDATA @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].RID <= fib_stealSide.vss_axi_full[2].RID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].RVALID <= fib_stealSide.vss_axi_full[2].RVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].RREADY <= stealSide_1.io.vss_axi_full[2].RREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARREGION <= stealSide_1.io.vss_axi_full[2].ARREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARQOS <= stealSide_1.io.vss_axi_full[2].ARQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARPROT <= stealSide_1.io.vss_axi_full[2].ARPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARCACHE <= stealSide_1.io.vss_axi_full[2].ARCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARLOCK <= stealSide_1.io.vss_axi_full[2].ARLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARBURST <= stealSide_1.io.vss_axi_full[2].ARBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARSIZE <= stealSide_1.io.vss_axi_full[2].ARSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARLEN <= stealSide_1.io.vss_axi_full[2].ARLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARADDR <= stealSide_1.io.vss_axi_full[2].ARADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARID <= stealSide_1.io.vss_axi_full[2].ARID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[2].ARVALID <= stealSide_1.io.vss_axi_full[2].ARVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[2].ARREADY <= fib_stealSide.vss_axi_full[2].ARREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].BRESP <= fib_stealSide.vss_axi_full[3].BRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].BID <= fib_stealSide.vss_axi_full[3].BID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].BVALID <= fib_stealSide.vss_axi_full[3].BVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].BREADY <= stealSide_1.io.vss_axi_full[3].BREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].WLAST <= stealSide_1.io.vss_axi_full[3].WLAST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].WSTRB <= stealSide_1.io.vss_axi_full[3].WSTRB @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].WDATA <= stealSide_1.io.vss_axi_full[3].WDATA @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].WID <= stealSide_1.io.vss_axi_full[3].WID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].WVALID <= stealSide_1.io.vss_axi_full[3].WVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].WREADY <= fib_stealSide.vss_axi_full[3].WREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWREGION <= stealSide_1.io.vss_axi_full[3].AWREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWQOS <= stealSide_1.io.vss_axi_full[3].AWQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWPROT <= stealSide_1.io.vss_axi_full[3].AWPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWCACHE <= stealSide_1.io.vss_axi_full[3].AWCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWLOCK <= stealSide_1.io.vss_axi_full[3].AWLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWBURST <= stealSide_1.io.vss_axi_full[3].AWBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWSIZE <= stealSide_1.io.vss_axi_full[3].AWSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWLEN <= stealSide_1.io.vss_axi_full[3].AWLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWADDR <= stealSide_1.io.vss_axi_full[3].AWADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWID <= stealSide_1.io.vss_axi_full[3].AWID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].AWVALID <= stealSide_1.io.vss_axi_full[3].AWVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].AWREADY <= fib_stealSide.vss_axi_full[3].AWREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].RLAST <= fib_stealSide.vss_axi_full[3].RLAST @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].RRESP <= fib_stealSide.vss_axi_full[3].RRESP @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].RDATA <= fib_stealSide.vss_axi_full[3].RDATA @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].RID <= fib_stealSide.vss_axi_full[3].RID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].RVALID <= fib_stealSide.vss_axi_full[3].RVALID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].RREADY <= stealSide_1.io.vss_axi_full[3].RREADY @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARREGION <= stealSide_1.io.vss_axi_full[3].ARREGION @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARQOS <= stealSide_1.io.vss_axi_full[3].ARQOS @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARPROT <= stealSide_1.io.vss_axi_full[3].ARPROT @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARCACHE <= stealSide_1.io.vss_axi_full[3].ARCACHE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARLOCK <= stealSide_1.io.vss_axi_full[3].ARLOCK @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARBURST <= stealSide_1.io.vss_axi_full[3].ARBURST @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARSIZE <= stealSide_1.io.vss_axi_full[3].ARSIZE @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARLEN <= stealSide_1.io.vss_axi_full[3].ARLEN @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARADDR <= stealSide_1.io.vss_axi_full[3].ARADDR @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARID <= stealSide_1.io.vss_axi_full[3].ARID @[fullSysGen.scala 246:23]
    fib_stealSide.vss_axi_full[3].ARVALID <= stealSide_1.io.vss_axi_full[3].ARVALID @[fullSysGen.scala 246:23]
    stealSide_1.io.vss_axi_full[3].ARREADY <= fib_stealSide.vss_axi_full[3].ARREADY @[fullSysGen.scala 246:23]
    stealSide_1.io.axi_mgmt_vss[0] <= fib_stealSide.axi_mgmt_vss[0] @[fullSysGen.scala 246:23]
    stealSide_1.io.axi_mgmt_vss[1] <= fib_stealSide.axi_mgmt_vss[1] @[fullSysGen.scala 246:23]
    stealSide_1.io.axi_mgmt_vss[2] <= fib_stealSide.axi_mgmt_vss[2] @[fullSysGen.scala 246:23]
    stealSide_1.io.axi_mgmt_vss[3] <= fib_stealSide.axi_mgmt_vss[3] @[fullSysGen.scala 246:23]

