--
--	Conversion of Node-Elephant-Terminal.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 28 04:44:57 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \USBUART:dma_nrq_0\ : bit;
SIGNAL \USBUART:Net_1800\ : bit;
SIGNAL \USBUART:ept_int_0\ : bit;
SIGNAL \USBUART:dma_nrq_3\ : bit;
SIGNAL \USBUART:Net_1803\ : bit;
SIGNAL \USBUART:Net_1801\ : bit;
SIGNAL \USBUART:dma_nrq_1\ : bit;
SIGNAL \USBUART:dma_nrq_4\ : bit;
SIGNAL \USBUART:Net_1804\ : bit;
SIGNAL \USBUART:dma_nrq_5\ : bit;
SIGNAL \USBUART:Net_1805\ : bit;
SIGNAL \USBUART:dma_nrq_6\ : bit;
SIGNAL \USBUART:Net_1806\ : bit;
SIGNAL \USBUART:dma_nrq_7\ : bit;
SIGNAL \USBUART:Net_1807\ : bit;
SIGNAL \USBUART:Net_81\ : bit;
SIGNAL \USBUART:Net_79\ : bit;
SIGNAL \USBUART:ept_int_2\ : bit;
SIGNAL \USBUART:ept_int_1\ : bit;
SIGNAL \USBUART:Net_1784\ : bit;
SIGNAL \USBUART:dma_nrq_2\ : bit;
SIGNAL \USBUART:Net_1802\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \USBUART:ept_int_8\ : bit;
SIGNAL \USBUART:ept_int_7\ : bit;
SIGNAL \USBUART:ept_int_6\ : bit;
SIGNAL \USBUART:ept_int_5\ : bit;
SIGNAL \USBUART:ept_int_4\ : bit;
SIGNAL \USBUART:ept_int_3\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_req_7\ : bit;
SIGNAL \USBUART:dma_req_6\ : bit;
SIGNAL \USBUART:dma_req_5\ : bit;
SIGNAL \USBUART:dma_req_4\ : bit;
SIGNAL \USBUART:dma_req_3\ : bit;
SIGNAL \USBUART:dma_req_2\ : bit;
SIGNAL \USBUART:dma_req_1\ : bit;
SIGNAL \USBUART:dma_req_0\ : bit;
SIGNAL \USBUART:Net_824\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR:clock\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR:ch_addr_5\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR:ch_addr_4\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR:ch_addr_3\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR:ch_addr_2\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR:ch_addr_1\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR:ch_addr_0\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_101 : bit;
TERMINAL Net_100 : bit;
TERMINAL Net_99 : bit;
TERMINAL Net_98 : bit;
TERMINAL Net_97 : bit;
TERMINAL Net_96 : bit;
TERMINAL Net_95 : bit;
TERMINAL Net_94 : bit;
TERMINAL Net_93 : bit;
TERMINAL Net_92 : bit;
TERMINAL Net_91 : bit;
TERMINAL Net_90 : bit;
TERMINAL Net_89 : bit;
TERMINAL Net_88 : bit;
TERMINAL Net_87 : bit;
TERMINAL Net_86 : bit;
TERMINAL Net_85 : bit;
TERMINAL Net_83 : bit;
TERMINAL Net_81 : bit;
TERMINAL Net_80 : bit;
TERMINAL Net_78 : bit;
TERMINAL Net_76 : bit;
TERMINAL Net_75 : bit;
TERMINAL Net_73 : bit;
TERMINAL Net_71 : bit;
TERMINAL Net_70 : bit;
TERMINAL Net_68 : bit;
TERMINAL Net_66 : bit;
TERMINAL Net_65 : bit;
TERMINAL Net_63 : bit;
TERMINAL Net_61 : bit;
TERMINAL Net_60 : bit;
TERMINAL Net_58 : bit;
TERMINAL Net_56 : bit;
TERMINAL Net_55 : bit;
TERMINAL Net_53 : bit;
TERMINAL Net_51 : bit;
TERMINAL Net_50 : bit;
TERMINAL Net_48 : bit;
TERMINAL Net_46 : bit;
TERMINAL Net_45 : bit;
TERMINAL Net_43 : bit;
TERMINAL Net_41 : bit;
TERMINAL Net_40 : bit;
TERMINAL Net_38 : bit;
TERMINAL Net_36 : bit;
TERMINAL Net_35 : bit;
TERMINAL Net_33 : bit;
TERMINAL Net_31 : bit;
TERMINAL Net_30 : bit;
TERMINAL Net_28 : bit;
TERMINAL Net_26 : bit;
TERMINAL Net_25 : bit;
TERMINAL Net_23 : bit;
TERMINAL Net_21 : bit;
TERMINAL Net_20 : bit;
TERMINAL Net_18 : bit;
TERMINAL Net_16 : bit;
TERMINAL Net_15 : bit;
TERMINAL Net_13 : bit;
TERMINAL Net_11 : bit;
TERMINAL Net_10 : bit;
TERMINAL Net_8 : bit;
TERMINAL Net_7 : bit;
TERMINAL \ADC_SAR:V_single\ : bit;
TERMINAL \ADC_SAR:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR:Net_2803\ : bit;
TERMINAL \ADC_SAR:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR:SAR:soc\ : bit;
SIGNAL \ADC_SAR:SAR:Net_252\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \ADC_SAR:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR:Net_3830\ : bit;
TERMINAL \ADC_SAR:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR:SAR:Net_376\ : bit;
SIGNAL \ADC_SAR:SAR:Net_381\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR:Net_3710\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR:Net_3935\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \ADC_SAR:soc_out\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR:Net_3874\ : bit;
SIGNAL \ADC_SAR:Net_3698\ : bit;
SIGNAL \ADC_SAR:nrq\ : bit;
SIGNAL \ADC_SAR:Net_3905\ : bit;
SIGNAL \ADC_SAR:Net_3867\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR:MODIN1_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR:MODIN1_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR:MODIN1_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR:MODIN1_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR:MODIN1_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR:MODIN1_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR:MODIN2_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR:MODIN2_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR:MODIN2_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR:MODIN2_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR:MODIN2_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR:MODIN2_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Throttle_1_net_0 : bit;
SIGNAL tmpFB_0__Throttle_1_net_0 : bit;
SIGNAL tmpIO_0__Throttle_1_net_0 : bit;
TERMINAL tmpSIOVREF__Throttle_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Throttle_1_net_0 : bit;
SIGNAL tmpOE__Throttle_2_net_0 : bit;
SIGNAL tmpFB_0__Throttle_2_net_0 : bit;
SIGNAL tmpIO_0__Throttle_2_net_0 : bit;
TERMINAL tmpSIOVREF__Throttle_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Throttle_2_net_0 : bit;
SIGNAL tmpOE__Brake_1_net_0 : bit;
SIGNAL tmpFB_0__Brake_1_net_0 : bit;
SIGNAL tmpIO_0__Brake_1_net_0 : bit;
TERMINAL tmpSIOVREF__Brake_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Brake_1_net_0 : bit;
SIGNAL tmpOE__Brake_2_net_0 : bit;
SIGNAL tmpFB_0__Brake_2_net_0 : bit;
SIGNAL tmpIO_0__Brake_2_net_0 : bit;
TERMINAL tmpSIOVREF__Brake_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Brake_2_net_0 : bit;
SIGNAL tmpOE__Steering_net_0 : bit;
SIGNAL tmpFB_0__Steering_net_0 : bit;
SIGNAL tmpIO_0__Steering_net_0 : bit;
TERMINAL tmpSIOVREF__Steering_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Steering_net_0 : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\ADC_SAR:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (\ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR:bSAR_SEQ:load_period\
	OR Net_5);

\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_6 and \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR:Net_3935\);

\ADC_SAR:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR:bSAR_SEQ:nrq_reg\ and \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\));

\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_81\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_79\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_1\);
\USBUART:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBUART:Net_1784\,
		dig_domain_out=>open);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_1,
		arb_int=>\USBUART:Net_79\,
		usb_int=>\USBUART:Net_81\,
		ept_int=>(\USBUART:ept_int_8\, \USBUART:ept_int_7\, \USBUART:ept_int_6\, \USBUART:ept_int_5\,
			\USBUART:ept_int_4\, \USBUART:ept_int_3\, \USBUART:ept_int_2\, \USBUART:ept_int_1\,
			\USBUART:ept_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_req_7\, \USBUART:dma_req_6\, \USBUART:dma_req_5\, \USBUART:dma_req_4\,
			\USBUART:dma_req_3\, \USBUART:dma_req_2\, \USBUART:dma_req_1\, \USBUART:dma_req_0\),
		dma_termin=>\USBUART:Net_824\);
\USBUART:ord_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_95\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ept_int_3\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac8fb70c-7191-4547-91f8-16d96c1410fe/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\ADC_SAR:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_101, Net_100, Net_99, Net_98,
			Net_97, Net_96, Net_95, Net_94,
			Net_93, Net_92, Net_91, Net_90,
			Net_89, Net_88, Net_87, Net_86,
			Net_85, Net_83, Net_81, Net_80,
			Net_78, Net_76, Net_75, Net_73,
			Net_71, Net_70, Net_68, Net_66,
			Net_65, Net_63, Net_61, Net_60,
			Net_58, Net_56, Net_55, Net_53,
			Net_51, Net_50, Net_48, Net_46,
			Net_45, Net_43, Net_41, Net_40,
			Net_38, Net_36, Net_35, Net_33,
			Net_31, Net_30, Net_28, Net_26,
			Net_25, Net_23, Net_21, Net_20,
			Net_18, Net_16, Net_15, Net_13,
			Net_11, Net_10, Net_8, Net_7),
		hw_ctrl_en=>(\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR:V_single\);
\ADC_SAR:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_248\,
		signal2=>\ADC_SAR:SAR:Net_235\);
\ADC_SAR:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR:Net_2803\,
		vminus=>\ADC_SAR:SAR:Net_126\,
		ext_pin=>\ADC_SAR:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR:SAR:Net_257\,
		vref=>\ADC_SAR:SAR:Net_248\,
		clock=>\ADC_SAR:clock\,
		pump_clock=>\ADC_SAR:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR:SAR:Net_252\,
		next_out=>Net_5,
		data_out=>(\ADC_SAR:SAR:Net_207_11\, \ADC_SAR:SAR:Net_207_10\, \ADC_SAR:SAR:Net_207_9\, \ADC_SAR:SAR:Net_207_8\,
			\ADC_SAR:SAR:Net_207_7\, \ADC_SAR:SAR:Net_207_6\, \ADC_SAR:SAR:Net_207_5\, \ADC_SAR:SAR:Net_207_4\,
			\ADC_SAR:SAR:Net_207_3\, \ADC_SAR:SAR:Net_207_2\, \ADC_SAR:SAR:Net_207_1\, \ADC_SAR:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR:Net_3830\);
\ADC_SAR:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_215\,
		signal2=>\ADC_SAR:SAR:Net_209\);
\ADC_SAR:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_126\,
		signal2=>\ADC_SAR:SAR:Net_149\);
\ADC_SAR:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_209\);
\ADC_SAR:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_257\,
		signal2=>\ADC_SAR:SAR:Net_149\);
\ADC_SAR:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_255\);
\ADC_SAR:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR:SAR:Net_235\);
\ADC_SAR:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_368\);
\ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_2803\,
		signal2=>\ADC_SAR:V_single\);
\ADC_SAR:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR:clock\,
		enable=>\ADC_SAR:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR:bSAR_SEQ:clk_fin\);
\ADC_SAR:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR:clock\,
		enable=>one,
		clock_out=>\ADC_SAR:bSAR_SEQ:clk_ctrl\);
\ADC_SAR:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR:bSAR_SEQ:control_7\, \ADC_SAR:bSAR_SEQ:control_6\, \ADC_SAR:bSAR_SEQ:control_5\, \ADC_SAR:bSAR_SEQ:control_4\,
			\ADC_SAR:bSAR_SEQ:control_3\, \ADC_SAR:bSAR_SEQ:control_2\, \ADC_SAR:bSAR_SEQ:load_period\, \ADC_SAR:bSAR_SEQ:enable\));
\ADC_SAR:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000100",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR:bSAR_SEQ:count_6\, \ADC_SAR:ch_addr_5\, \ADC_SAR:ch_addr_4\, \ADC_SAR:ch_addr_3\,
			\ADC_SAR:ch_addr_2\, \ADC_SAR:ch_addr_1\, \ADC_SAR:ch_addr_0\),
		tc=>\ADC_SAR:bSAR_SEQ:cnt_tc\);
\ADC_SAR:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_6));
\ADC_SAR:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bda26351-3478-4497-9caa-9874c2c3f1e8/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR:clock\,
		dig_domain_out=>open);
\ADC_SAR:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR:Net_3698\);
\ADC_SAR:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR:nrq\);
\ADC_SAR:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bda26351-3478-4497-9caa-9874c2c3f1e8/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_6);
\ADC_SAR:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR:Net_3710\,
		sc_in=>\ADC_SAR:nrq\,
		sc_out=>\ADC_SAR:Net_3935\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\);
Throttle_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"552faf00-97dc-47bf-ad14-15574b2c6e9b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Throttle_1_net_0),
		analog=>Net_7,
		io=>(tmpIO_0__Throttle_1_net_0),
		siovref=>(tmpSIOVREF__Throttle_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Throttle_1_net_0);
Throttle_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cfbe7271-0a50-41b2-aff3-ec347b473bd4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Throttle_2_net_0),
		analog=>Net_8,
		io=>(tmpIO_0__Throttle_2_net_0),
		siovref=>(tmpSIOVREF__Throttle_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Throttle_2_net_0);
Brake_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8462fadf-c638-452e-b800-d2164d9468fb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Brake_1_net_0),
		analog=>Net_10,
		io=>(tmpIO_0__Brake_1_net_0),
		siovref=>(tmpSIOVREF__Brake_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Brake_1_net_0);
Brake_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8c7c9da-f16f-4f23-9365-6f053191e3fc",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Brake_2_net_0),
		analog=>Net_11,
		io=>(tmpIO_0__Brake_2_net_0),
		siovref=>(tmpSIOVREF__Brake_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Brake_2_net_0);
Steering:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25d42c6b-6c59-4156-ad24-7e17357e5ff3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Steering_net_0),
		analog=>Net_13,
		io=>(tmpIO_0__Steering_net_0),
		siovref=>(tmpSIOVREF__Steering_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Steering_net_0);
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_5\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_4\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_3\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_2\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_1\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_0\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>Net_6);
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR:Net_3710\,
		q=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR:bSAR_SEQ:nrq_reg\);

END R_T_L;
