ARM MP+PPO773
"Fre DMBdWW Rfe DpAddrdR PosRW PosWR"
Cycle=Rfe DpAddrdR PosRW PosWR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRW DMBdWW DpAddrdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe DpAddrdR PosRW PosWR
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1               ;
 MOV R0, #2    | LDR R0, [%y1]    ;
 STR R0, [%x0] | EOR R1,R0,R0     ;
 DMB           | LDR R2, [R1,%x1] ;
 MOV R1, #1    | MOV R3, #1       ;
 STR R1, [%y0] | STR R3, [%x1]    ;
               | LDR R4, [%x1]    ;
exists
(x=2 /\ 1:R0=1 /\ 1:R4=1)
