

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Tue Nov  8 11:11:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  6.081 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       12|       13|  0.120 us|  0.130 us|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       12|       12|         7|          2|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%br_ln9 = br void %rewind_header" [./source/lab4_z1.c:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void, i2 %i, void %.split, i2 0, void"   --->   Operation 14 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'firstVector_arr_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr"   --->   Operation 16 'load' 'firstVector_arr_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_1 = getelementptr i16 %firstVector_arr, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'firstVector_arr_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%firstVector_arr_load_1 = load i2 %firstVector_arr_addr_1"   --->   Operation 18 'load' 'firstVector_arr_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %i1" [./source/lab4_z1.c:9]   --->   Operation 19 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 20 'getelementptr' 'secondVector_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 21 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 22 'getelementptr' 'resultVecror_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 23 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.93ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i1, i2 3" [./source/lab4_z1.c:9]   --->   Operation 24 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %rewind_header, void" [./source/lab4_z1.c:9]   --->   Operation 25 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 26 [1/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr"   --->   Operation 26 'load' 'firstVector_arr_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 27 [1/2] (2.15ns)   --->   "%firstVector_arr_load_1 = load i2 %firstVector_arr_addr_1"   --->   Operation 27 'load' 'firstVector_arr_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_2 = getelementptr i16 %firstVector_arr, i64 0, i64 2"   --->   Operation 28 'getelementptr' 'firstVector_arr_addr_2' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.15ns)   --->   "%firstVector_arr_load_2 = load i2 %firstVector_arr_addr_2"   --->   Operation 29 'load' 'firstVector_arr_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_3 = getelementptr i16 %firstVector_arr, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'firstVector_arr_addr_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.15ns)   --->   "%firstVector_arr_load_3 = load i2 %firstVector_arr_addr_3"   --->   Operation 31 'load' 'firstVector_arr_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 32 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 33 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%i = add i2 %i1, i2 1" [./source/lab4_z1.c:9]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln17 = br void %rewind_header" [./source/lab4_z1.c:17]   --->   Operation 35 'br' 'br_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln9_rewind = phi i17 0, void, i17 %sext_ln9_phi, void %.split, i17 0, void" [./source/lab4_z1.c:9]   --->   Operation 36 'phi' 'sext_ln9_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_2_cast_phi, void %.split, i17 0, void"   --->   Operation 37 'phi' 'firstVector_arr_load_2_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_1_cast_phi, void %.split, i17 0, void"   --->   Operation 38 'phi' 'firstVector_arr_load_1_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_cast_phi, void %.split, i17 0, void"   --->   Operation 39 'phi' 'firstVector_arr_load_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast = sext i16 %firstVector_arr_load"   --->   Operation 45 'sext' 'firstVector_arr_load_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast = sext i16 %firstVector_arr_load_1"   --->   Operation 46 'sext' 'firstVector_arr_load_1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (2.15ns)   --->   "%firstVector_arr_load_2 = load i2 %firstVector_arr_addr_2"   --->   Operation 47 'load' 'firstVector_arr_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast = sext i16 %firstVector_arr_load_2"   --->   Operation 48 'sext' 'firstVector_arr_load_2_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.15ns)   --->   "%firstVector_arr_load_3 = load i2 %firstVector_arr_addr_3"   --->   Operation 49 'load' 'firstVector_arr_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %firstVector_arr_load_3" [./source/lab4_z1.c:9]   --->   Operation 50 'sext' 'sext_ln9' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln9 = br void %.split" [./source/lab4_z1.c:9]   --->   Operation 51 'br' 'br_ln9' <Predicate = (do_init)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln9_phi = phi i17 %sext_ln9, void %rewind_init, i17 %sext_ln9_rewind, void %rewind_header" [./source/lab4_z1.c:9]   --->   Operation 52 'phi' 'sext_ln9_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast_phi = phi i17 %firstVector_arr_load_2_cast, void %rewind_init, i17 %firstVector_arr_load_2_cast_rewind, void %rewind_header"   --->   Operation 53 'phi' 'firstVector_arr_load_2_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast_phi = phi i17 %firstVector_arr_load_1_cast, void %rewind_init, i17 %firstVector_arr_load_1_cast_rewind, void %rewind_header"   --->   Operation 54 'phi' 'firstVector_arr_load_1_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast_phi = phi i17 %firstVector_arr_load_cast, void %rewind_init, i17 %firstVector_arr_load_cast_rewind, void %rewind_header"   --->   Operation 55 'phi' 'firstVector_arr_load_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i16 %secondVector_arr_load" [./source/lab4_z1.c:14]   --->   Operation 56 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "%tmp4 = add i17 %firstVector_arr_load_1_cast_phi, i17 %firstVector_arr_load_cast_phi"   --->   Operation 57 'add' 'tmp4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4"   --->   Operation 58 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.18ns)   --->   "%tmp5 = add i17 %firstVector_arr_load_2_cast_phi, i17 %sext_ln9_phi" [./source/lab4_z1.c:9]   --->   Operation 59 'add' 'tmp5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5" [./source/lab4_z1.c:9]   --->   Operation 60 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp2 = add i18 %tmp5_cast, i18 %tmp4_cast" [./source/lab4_z1.c:9]   --->   Operation 61 'add' 'tmp2' <Predicate = true> <Delay = 2.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%tmp2_cast = sext i18 %tmp2" [./source/lab4_z1.c:9]   --->   Operation 62 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 63 'mul' 'tmp3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 64 [2/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 65 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %resultVecror_arr_load, i32 %tmp3" [./source/lab4_z1.c:14]   --->   Operation 66 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.25>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.c:6]   --->   Operation 68 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.c:6]   --->   Operation 69 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %resultVecror_arr_load, i32 %tmp3" [./source/lab4_z1.c:14]   --->   Operation 70 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 71 [1/1] (2.15ns)   --->   "%store_ln14 = store i32 %add_ln14, i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 71 'store' 'store_ln14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%return_ln17 = return void @_ssdm_op_Return" [./source/lab4_z1.c:17]   --->   Operation 72 'return' 'return_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [9]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('firstVector_arr_addr') [21]  (0 ns)
	'load' operation ('firstVector_arr_load') on array 'firstVector_arr' [22]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('firstVector_arr_load') on array 'firstVector_arr' [22]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('firstVector_arr_load_2') on array 'firstVector_arr' [28]  (2.15 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'phi' operation ('sext_ln9_phi', ./source/lab4_z1.c:9) with incoming values : ('sext_ln9', ./source/lab4_z1.c:9) [35]  (0 ns)
	'add' operation ('tmp5', ./source/lab4_z1.c:9) [50]  (2.18 ns)
	'add' operation of DSP[55] ('tmp2', ./source/lab4_z1.c:9) [52]  (2.45 ns)
	'mul' operation of DSP[55] ('tmp3', ./source/lab4_z1.c:9) [54]  (1.45 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[55] ('tmp3', ./source/lab4_z1.c:9) [54]  (1.45 ns)

 <State 7>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[55] ('tmp3', ./source/lab4_z1.c:9) [54]  (0 ns)
	'add' operation of DSP[55] ('add_ln14', ./source/lab4_z1.c:14) [55]  (2.1 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'add' operation of DSP[55] ('add_ln14', ./source/lab4_z1.c:14) [55]  (2.1 ns)
	'store' operation ('store_ln14', ./source/lab4_z1.c:14) of variable 'add_ln14', ./source/lab4_z1.c:14 on array 'resultVecror_arr' [56]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
