// Seed: 4168587567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_22;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5,
    output tri1 id_6,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output wand id_10,
    output tri id_11,
    input wire id_12,
    output wor id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wor id_16,
    output wire id_17,
    input wand id_18,
    output supply0 id_19,
    input tri0 id_20,
    input tri id_21,
    input tri1 id_22,
    output tri1 id_23,
    output tri1 id_24,
    output wire id_25,
    input uwire id_26,
    output wor id_27,
    input wire id_28,
    input wand id_29,
    input uwire id_30,
    input wire id_31,
    output supply0 id_32,
    output supply1 id_33,
    output tri id_34,
    input tri id_35,
    input supply1 id_36
    , id_49,
    output tri0 id_37,
    output wor id_38,
    output tri1 id_39,
    output supply0 id_40,
    input uwire id_41,
    input tri id_42,
    output tri1 id_43,
    output wor id_44,
    input uwire id_45,
    output tri0 id_46,
    output tri id_47
);
  wire id_50;
  assign id_7 = id_8;
  wire id_51;
  module_0 modCall_1 (
      id_51,
      id_51,
      id_51,
      id_50,
      id_50,
      id_51,
      id_51,
      id_51,
      id_50,
      id_50,
      id_51,
      id_51,
      id_49,
      id_49,
      id_50,
      id_49,
      id_49,
      id_51,
      id_51,
      id_51,
      id_49
  );
  logic id_52, id_53;
endmodule
