
/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/../vpr/vpr k6_frac_N10_mem32K_40nm.xml mkSMAdapter4B --route --blif_file mkSMAdapter4B.pre-vpr.blif --route_chan_width 72 --cluster_seed_type timing --max_router_iterations 100 --nodisp --gen_postsynthesis_netlist off --sdc_file /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/mkSMAdapter4B.sdc

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: mkSMAdapter4B.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.03 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.03 seconds.
Swept away 156 nets with no fanout.
WARNING(2): logical_block top^wciS0_MFlag~0 #62 has no fanout.
Removing input.
WARNING(3): logical_block top^wciS0_MFlag~1 #63 has no fanout.
Removing input.
WARNING(4): logical_block top^wmiM_SRespLast #100 has no fanout.
Removing input.
Net is a constant generator: top^wciS0_SFlag~1.
WARNING(5): logical_block #1539 with output top^wciS0_SFlag~1 has only 0 pin.
WARNING(6): Block contains output -- may be a constant generator.
Net is a constant generator: gnd.
WARNING(7): logical_block #3392 with output gnd has only 0 pin.
WARNING(8): Block contains output -- may be a constant generator.
Net is a constant generator: n908.
WARNING(9): logical_block #3394 with output n908 has only 0 pin.
WARNING(10): Block contains output -- may be a constant generator.
Net is a constant generator: n1263.
WARNING(11): logical_block #3427 with output n1263 has only 0 pin.
WARNING(12): Block contains output -- may be a constant generator.
Net is a constant generator: n1268.
WARNING(13): logical_block #3428 with output n1268 has only 0 pin.
WARNING(14): Block contains output -- may be a constant generator.
Net is a constant generator: n3993.
WARNING(15): logical_block #3586 with output n3993 has only 0 pin.
WARNING(16): Block contains output -- may be a constant generator.
Net is a constant generator: n3998.
WARNING(17): logical_block #3587 with output n3998 has only 0 pin.
WARNING(18): Block contains output -- may be a constant generator.
Net is a constant generator: n4013.
WARNING(19): logical_block #3588 with output n4013 has only 0 pin.
WARNING(20): Block contains output -- may be a constant generator.
Net is a constant generator: n4018.
WARNING(21): logical_block #3589 with output n4018 has only 0 pin.
WARNING(22): Block contains output -- may be a constant generator.
Net is a constant generator: n4023.
WARNING(23): logical_block #3590 with output n4023 has only 0 pin.
WARNING(24): Block contains output -- may be a constant generator.
Net is a constant generator: n4053.
WARNING(25): logical_block #3591 with output n4053 has only 0 pin.
WARNING(26): Block contains output -- may be a constant generator.
Net is a constant generator: n5963.
WARNING(27): logical_block #3642 with output n5963 has only 0 pin.
WARNING(28): Block contains output -- may be a constant generator.
Net is a constant generator: n5968.
WARNING(29): logical_block #3643 with output n5968 has only 0 pin.
WARNING(30): Block contains output -- may be a constant generator.
Net is a constant generator: n5973.
WARNING(31): logical_block #3644 with output n5973 has only 0 pin.
WARNING(32): Block contains output -- may be a constant generator.
Net is a constant generator: n5978.
WARNING(33): logical_block #3645 with output n5978 has only 0 pin.
WARNING(34): Block contains output -- may be a constant generator.
Net is a constant generator: n5983.
WARNING(35): logical_block #3646 with output n5983 has only 0 pin.
WARNING(36): Block contains output -- may be a constant generator.
Net is a constant generator: n6033.
WARNING(37): logical_block #3647 with output n6033 has only 0 pin.
WARNING(38): Block contains output -- may be a constant generator.
Net is a constant generator: n6038.
WARNING(39): logical_block #3648 with output n6038 has only 0 pin.
WARNING(40): Block contains output -- may be a constant generator.
Net is a constant generator: n6043.
WARNING(41): logical_block #3649 with output n6043 has only 0 pin.
WARNING(42): Block contains output -- may be a constant generator.
Net is a constant generator: n6048.
WARNING(43): logical_block #3650 with output n6048 has only 0 pin.
WARNING(44): Block contains output -- may be a constant generator.
Net is a constant generator: n6053.
WARNING(45): logical_block #3651 with output n6053 has only 0 pin.
WARNING(46): Block contains output -- may be a constant generator.
Net is a constant generator: n6058.
WARNING(47): logical_block #3652 with output n6058 has only 0 pin.
WARNING(48): Block contains output -- may be a constant generator.
Net is a constant generator: n6063.
WARNING(49): logical_block #3653 with output n6063 has only 0 pin.
WARNING(50): Block contains output -- may be a constant generator.
Net is a constant generator: n6073.
WARNING(51): logical_block #3654 with output n6073 has only 0 pin.
WARNING(52): Block contains output -- may be a constant generator.
Net is a constant generator: n6293.
WARNING(53): logical_block #3658 with output n6293 has only 0 pin.
WARNING(54): Block contains output -- may be a constant generator.
Net is a constant generator: n6298.
WARNING(55): logical_block #3659 with output n6298 has only 0 pin.
WARNING(56): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 146 LUT buffers.
Sweeped away 149 nodes.
BLIF circuit stats:
	26 LUTs of size 0
	4 LUTs of size 1
	254 LUTs of size 2
	155 LUTs of size 3
	257 LUTs of size 4
	445 LUTs of size 5
	836 LUTs of size 6
	195 of type input
	205 of type output
	983 of type latch
	1977 of type names
	153 of type dual_port_ram
	0 of type single_port_ram
	0 of type multiply
Timing analysis: ON
Circuit netlist file: mkSMAdapter4B.net
Circuit placement file: mkSMAdapter4B.place
Circuit routing file: mkSMAdapter4B.route
Circuit SDC file: /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/mkSMAdapter4B.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: DISABLED
Router: ENABLED
RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 72
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 100
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'mkSMAdapter4B.net'.
n6058 is a constant generator.
n6293 is a constant generator.
n6063 is a constant generator.
n1268 is a constant generator.
n6298 is a constant generator.
n3998 is a constant generator.
n4013 is a constant generator.
n1263 is a constant generator.
n908 is a constant generator.
gnd is a constant generator.
top^wciS0_SFlag~1 is a constant generator.
n6073 is a constant generator.
n6048 is a constant generator.
n6043 is a constant generator.
n6038 is a constant generator.
n6033 is a constant generator.
n5983 is a constant generator.
n5978 is a constant generator.
n5973 is a constant generator.
n5968 is a constant generator.
n5963 is a constant generator.
n4053 is a constant generator.
n4023 is a constant generator.
n4018 is a constant generator.
n3993 is a constant generator.
n6053 is a constant generator.

Netlist num_nets: 1597
Netlist num_blocks: 570
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 165.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 5.
Netlist inputs pins: 195
Netlist output pins: 205

Auto-sizing FPGA at x = 24 y = 24
Auto-sizing FPGA at x = 12 y = 12
Auto-sizing FPGA at x = 18 y = 18
Auto-sizing FPGA at x = 15 y = 15
Auto-sizing FPGA at x = 16 y = 16
Auto-sizing FPGA at x = 17 y = 17
Auto-sizing FPGA at x = 17 y = 17
FPGA auto-sized to x = 18 y = 18
The circuit will be mapped into a 18 x 18 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 8	blocks of type: <EMPTY>
	Netlist      400	blocks of type: io
	Architecture 576	blocks of type: io
	Netlist      165	blocks of type: clb
	Architecture 234	blocks of type: clb
	Netlist      0	blocks of type: mult_36
	Architecture 8	blocks of type: mult_36
	Netlist      5	blocks of type: memory
	Architecture 9	blocks of type: memory


SDC file '/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/mkSMAdapter4B.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Build rr_graph took 0.15 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 21059, total available wire length 49248, ratio 0.427611
Critical path: 5.64627 ns
Routing iteration took 0.04 seconds.

Routing iteration: 2
Critical path: 5.64627 ns
Routing iteration took 0.04 seconds.

Routing iteration: 3
Critical path: 5.64627 ns
Routing iteration took 0.05 seconds.

Routing iteration: 4
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 5
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 6
Critical path: 5.64516 ns
Routing iteration took 0.05 seconds.

Routing iteration: 7
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 8
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 9
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 10
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 11
Critical path: 5.64516 ns
Routing iteration took 0.03 seconds.

Routing iteration: 12
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 13
Critical path: 5.64516 ns
Routing iteration took 0.03 seconds.

Routing iteration: 14
Critical path: 5.64516 ns
Routing iteration took 0.04 seconds.

Routing iteration: 15
Critical path: 5.64516 ns
Routing iteration took 0.03 seconds.

Routing iteration: 16
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -61655423
Circuit successfully routed with a channel width factor of 72.


Average number of bends per net: 2.07147  Maximum # of bends: 67

Number of routed nets (nonglobal): 1595
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 22911, average net length: 14.3643
	Maximum net length: 349

Wirelength results in terms of physical segments...
	Total wiring segments used: 6058, average wire segments per net: 3.79812
	Maximum segments used by a net: 92
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	41	24.3333  	72
1	24	13.2222  	72
2	37	18.3333  	72
3	37	22.8333  	72
4	45	28.4444  	72
5	55	36.6111  	72
6	62	41.7222  	72
7	59	40.6667  	72
8	61	45.1111  	72
9	62	46.6667  	72
10	64	45.2222  	72
11	62	42.1111  	72
12	60	42.6111  	72
13	64	36.2778  	72
14	58	33.9444  	72
15	60	32.5000  	72
16	50	23.9444  	72
17	45	20.2222  	72
18	55	28.9444  	72

Y - Directed channels: i	max occ	av_occ		capacity
0	48	24.1667  	72
1	19	7.22222  	72
2	27	12.6111  	72
3	42	25.6111  	72
4	50	34.6111  	72
5	50	33.4444  	72
6	51	37.3333  	72
7	62	49.9444  	72
8	61	48.8333  	72
9	66	52.9444  	72
10	68	57.0556  	72
11	60	45.0000  	72
12	65	43.8333  	72
13	48	34.7778  	72
14	42	25.8333  	72
15	47	29.6111  	72
16	38	21.3333  	72
17	41	24.3889  	72
18	56	40.5556  	72

Total tracks in x-direction: 1368, in y-direction: 1368

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.07112e+07
	Total used logic block area: 1.16325e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 2.63503e+06, per logic tile: 8132.81

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.422

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.422

Nets on critical path: 4 normal, 0 global.
Total logic delay: 3.87e-09 (s), total net delay: 1.77516e-09 (s)
Final critical path: 5.64516 ns
f_max: 177.143 MHz

Least slack in design: -5.64516 ns

Routing took 0.82 seconds.
The entire flow of VPR took 1.24 seconds.
