============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:34:28 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[21]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     634                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_109_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1080    (-,-) 
  g37289__3772/Y  -       A1->Y  R     AOI21X1        1  0.5    17    24    1104    (-,-) 
  g37282__2703/Y  -       A1->Y  F     OAI211X1       1  0.5    29    27    1131    (-,-) 
  g37271__8757/Y  -       B->Y   R     XNOR2X1        1  0.0     4    35    1167    (-,-) 
  PROD_RESULT[21] -       -      R     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[31]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     634                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1 
  output_delay             133             counter.sdc_line_14_99_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[4]            -       -      F     (arrival)     15  7.6     0     0     533    (-,-) 
  g38866/Y        -       A->Y   R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y   F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y   R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y   F     NAND2X2        3  1.1    17    19     611    (-,-) 
  g39131/Y        -       AN->Y  F     NAND2BX1       1  0.8    20    26     637    (-,-) 
  g38325__9906/Y  -       B->Y   R     NAND2X2        6  2.4    18    14     651    (-,-) 
  fopt39005/Y     -       A->Y   F     INVX1          1  0.9    10    12     664    (-,-) 
  g38178__5019/Y  -       A1->Y  R     OAI21X2        4  1.2    25    17     681    (-,-) 
  g37936__1474/Y  -       A->Y   F     XOR2XL         3  1.0    14    45     726    (-,-) 
  g37912/Y        -       A->Y   R     INVXL          1  0.6    10    12     738    (-,-) 
  g37797__1840/Y  -       S0->Y  R     MXI2XL         1  0.6    26    23     761    (-,-) 
  g37718__5703/Y  -       B->Y   F     XOR2XL         5  1.2    16    39     800    (-,-) 
  g37659__2391/Y  -       B->Y   R     NAND2XL        1  0.5    15    12     813    (-,-) 
  g37609__1786/Y  -       A1->Y  F     AOI21X1        2  0.7    21    21     834    (-,-) 
  g37538__5795/Y  -       S0->Y  F     MXI2XL         1  0.5    24    24     857    (-,-) 
  g39047/Y        -       B->Y   R     XNOR2XL        1  0.7    11    35     892    (-,-) 
  g37370__5953/CO -       CI->CO R     ADDFX1         2  0.8    11    39     931    (-,-) 
  g37354__2250/Y  -       A->Y   F     XNOR2X1        3  0.6     8    44     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     994    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1079    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37273__9682/Y  -       A2->Y  F     AOI31X1        1  0.3    25    25    1141    (-,-) 
  g37268__3772/Y  -       A->Y   F     OR2XL          1  0.0     3    25    1167    (-,-) 
  PROD_RESULT[31] -       -      F     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: MET (0 ps) Late External Delay Assertion at pin PROD_RESULT[20]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_110_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1080    (-,-) 
  g37279__8780/Y  -       A1N->Y F     OAI2BB1X1      2  0.8    18    29    1109    (-,-) 
  g37264__6083/Y  -       A1N->Y F     OAI2BB1X1      1  0.5    14    24    1133    (-,-) 
  g37255__1786/Y  -       B->Y   R     XNOR2X1        1  0.0     4    34    1166    (-,-) 
  PROD_RESULT[20] -       -      R     (port)         -    -     -     0    1166    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: MET (3 ps) Late External Delay Assertion at pin PROD_RESULT[28]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     630                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_102_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[4]            -       -      F     (arrival)     15  7.6     0     0     533    (-,-) 
  g38866/Y        -       A->Y   R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y   F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y   R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y   F     NAND2X2        3  1.1    17    19     611    (-,-) 
  g39131/Y        -       AN->Y  F     NAND2BX1       1  0.8    20    26     637    (-,-) 
  g38325__9906/Y  -       B->Y   R     NAND2X2        6  2.4    18    14     651    (-,-) 
  fopt39005/Y     -       A->Y   F     INVX1          1  0.9    10    12     664    (-,-) 
  g38178__5019/Y  -       A1->Y  R     OAI21X2        4  1.2    25    17     681    (-,-) 
  g37936__1474/Y  -       A->Y   F     XOR2XL         3  1.0    14    45     726    (-,-) 
  g37912/Y        -       A->Y   R     INVXL          1  0.6    10    12     738    (-,-) 
  g37797__1840/Y  -       S0->Y  R     MXI2XL         1  0.6    26    23     761    (-,-) 
  g37718__5703/Y  -       B->Y   F     XOR2XL         5  1.2    16    39     800    (-,-) 
  g37659__2391/Y  -       B->Y   R     NAND2XL        1  0.5    15    12     813    (-,-) 
  g37609__1786/Y  -       A1->Y  F     AOI21X1        2  0.7    21    21     834    (-,-) 
  g37538__5795/Y  -       S0->Y  F     MXI2XL         1  0.5    24    24     857    (-,-) 
  g39047/Y        -       B->Y   R     XNOR2XL        1  0.7    11    35     892    (-,-) 
  g37370__5953/CO -       CI->CO R     ADDFX1         2  0.8    11    39     931    (-,-) 
  g37354__2250/Y  -       A->Y   F     XNOR2X1        3  0.6     8    44     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     994    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1079    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  fopt39038/Y     -       A->Y   F     INVXL          2  0.6     9    11    1128    (-,-) 
  g39141/Y        -       A->Y   R     XNOR2XL        1  0.0     3    36    1163    (-,-) 
  PROD_RESULT[28] -       -      R     (port)         -    -     -     0    1163    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[30]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     627                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_100_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[4]            -       -      F     (arrival)     15  7.6     0     0     533    (-,-) 
  g38866/Y        -       A->Y   R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y   F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y   R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y   F     NAND2X2        3  1.1    17    19     611    (-,-) 
  g39131/Y        -       AN->Y  F     NAND2BX1       1  0.8    20    26     637    (-,-) 
  g38325__9906/Y  -       B->Y   R     NAND2X2        6  2.4    18    14     651    (-,-) 
  fopt39005/Y     -       A->Y   F     INVX1          1  0.9    10    12     664    (-,-) 
  g38178__5019/Y  -       A1->Y  R     OAI21X2        4  1.2    25    17     681    (-,-) 
  g37936__1474/Y  -       A->Y   F     XOR2XL         3  1.0    14    45     726    (-,-) 
  g37912/Y        -       A->Y   R     INVXL          1  0.6    10    12     738    (-,-) 
  g37797__1840/Y  -       S0->Y  R     MXI2XL         1  0.6    26    23     761    (-,-) 
  g37718__5703/Y  -       B->Y   F     XOR2XL         5  1.2    16    39     800    (-,-) 
  g37659__2391/Y  -       B->Y   R     NAND2XL        1  0.5    15    12     813    (-,-) 
  g37609__1786/Y  -       A1->Y  F     AOI21X1        2  0.7    21    21     834    (-,-) 
  g37538__5795/Y  -       S0->Y  F     MXI2XL         1  0.5    24    24     857    (-,-) 
  g39047/Y        -       B->Y   R     XNOR2XL        1  0.7    11    35     892    (-,-) 
  g37370__5953/CO -       CI->CO R     ADDFX1         2  0.8    11    39     931    (-,-) 
  g37354__2250/Y  -       A->Y   F     XNOR2X1        3  0.6     8    44     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     994    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1079    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37274__7118/Y  -       A1N->Y R     OAI2BB1X1      1  0.6    14    27    1144    (-,-) 
  g37266__1474/Y  -       S0->Y  R     MXI2XL         1  0.0    14    16    1160    (-,-) 
  PROD_RESULT[30] -       -      R     (port)         -    -     -     0    1160    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[27]
          Group: I2O
     Startpoint: (F) A[7]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_8_1   
  output_delay             133             counter.sdc_line_14_103_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[7]            -       -     F     (arrival)     12  6.6     0     0     533    (-,-) 
  g38854/Y        -       A->Y  R     NOR2X1         1  0.5    12    12     546    (-,-) 
  g38788/Y        -       B->Y  F     NAND2X1        1  0.5    13    14     560    (-,-) 
  g38733/Y        -       A->Y  R     NOR2X1         1  0.9    19    19     579    (-,-) 
  g38700/Y        -       B->Y  F     NAND2X2        3  2.3    24    21     600    (-,-) 
  g38639/Y        -       B->Y  R     NAND2X4       13  7.0    22    16     616    (-,-) 
  g38499/Y        -       A1->Y F     OAI21X2        2  0.8    19    19     635    (-,-) 
  g38456__5795/Y  -       B->Y  R     NOR2X1         2  1.1    22    20     655    (-,-) 
  g38440/Y        -       A->Y  F     INVXL          2  0.6    11    14     670    (-,-) 
  g38388__8780/Y  -       B->Y  R     NOR2X1         3  1.1    21    18     687    (-,-) 
  g38137__2703/Y  -       A1->Y R     OA21X1         3  0.9    10    32     719    (-,-) 
  g39084/Y        -       A->Y  F     XNOR2X1        3  1.3    13    47     765    (-,-) 
  g37809__2900/Y  -       S0->Y F     MXI2X1         2  1.1    27    28     793    (-,-) 
  g37788/Y        -       A->Y  R     INVX1          2  1.2    14    16     809    (-,-) 
  g37584__1309/S  -       CI->S F     ADDFX1         1  0.7    12    62     871    (-,-) 
  g37465__9682/S  -       CI->S R     ADDFX1         1  0.7    10    63     934    (-,-) 
  g37387__4547/S  -       CI->S F     ADDFX1         2  0.7    12    61     995    (-,-) 
  g37368__1474/Y  -       B->Y  R     XNOR2X1        3  0.9    10    37    1032    (-,-) 
  g37339__7118/Y  -       B->Y  R     OR2XL          1  0.3     6    15    1046    (-,-) 
  g37293__1474/Y  -       A->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37261__6877/Y  -       A1->Y F     OAI21X1        1  0.5    19    22    1142    (-,-) 
  g37257__8780/Y  -       S0->Y F     MXI2XL         1  0.0    14    18    1160    (-,-) 
  PROD_RESULT[27] -       -     F     (port)         -    -     -     0    1160    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (7 ps) Late External Delay Assertion at pin PROD_RESULT[26]
          Group: I2O
     Startpoint: (F) A[7]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     626                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_8_1   
  output_delay             133             counter.sdc_line_14_104_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[7]            -       -     F     (arrival)     12  6.6     0     0     533    (-,-) 
  g38854/Y        -       A->Y  R     NOR2X1         1  0.5    12    12     546    (-,-) 
  g38788/Y        -       B->Y  F     NAND2X1        1  0.5    13    14     560    (-,-) 
  g38733/Y        -       A->Y  R     NOR2X1         1  0.9    19    19     579    (-,-) 
  g38700/Y        -       B->Y  F     NAND2X2        3  2.3    24    21     600    (-,-) 
  g38639/Y        -       B->Y  R     NAND2X4       13  7.0    22    16     616    (-,-) 
  g38499/Y        -       A1->Y F     OAI21X2        2  0.8    19    19     635    (-,-) 
  g38456__5795/Y  -       B->Y  R     NOR2X1         2  1.1    22    20     655    (-,-) 
  g38440/Y        -       A->Y  F     INVXL          2  0.6    11    14     670    (-,-) 
  g38388__8780/Y  -       B->Y  R     NOR2X1         3  1.1    21    18     687    (-,-) 
  g38137__2703/Y  -       A1->Y R     OA21X1         3  0.9    10    32     719    (-,-) 
  g39084/Y        -       A->Y  F     XNOR2X1        3  1.3    13    47     765    (-,-) 
  g37809__2900/Y  -       S0->Y F     MXI2X1         2  1.1    27    28     793    (-,-) 
  g37788/Y        -       A->Y  R     INVX1          2  1.2    14    16     809    (-,-) 
  g37584__1309/S  -       CI->S F     ADDFX1         1  0.7    12    62     871    (-,-) 
  g37465__9682/S  -       CI->S R     ADDFX1         1  0.7    10    63     934    (-,-) 
  g37387__4547/S  -       CI->S F     ADDFX1         2  0.7    12    61     995    (-,-) 
  g37368__1474/Y  -       B->Y  R     XNOR2X1        3  0.9    10    37    1032    (-,-) 
  g37339__7118/Y  -       B->Y  R     OR2XL          1  0.3     6    15    1046    (-,-) 
  g37293__1474/Y  -       A->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37256__2683/Y  -       A1->Y F     OAI21X1        1  0.5    17    22    1142    (-,-) 
  g37254__4296/Y  -       S0->Y F     MXI2XL         1  0.0    14    18    1159    (-,-) 
  PROD_RESULT[26] -       -     F     (port)         -    -     -     0    1159    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (13 ps) Late External Delay Assertion at pin PROD_RESULT[23]
          Group: I2O
     Startpoint: (F) B[5]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     621                  
             Slack:=      13                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_26_1  
  output_delay             133             counter.sdc_line_14_107_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  B[5]            -       -     F     (arrival)      6  2.4     0     0     533    (-,-) 
  g38837/Y        -       A->Y  R     NOR2X1         4  1.8    29    22     555    (-,-) 
  g38805/Y        -       A->Y  F     NOR2X1         3  1.1    16    19     574    (-,-) 
  g38678/Y        -       B->Y  R     NAND2X1        7  2.3    21    18     592    (-,-) 
  g38661/Y        -       A->Y  F     INVX1          9  3.2    25    22     614    (-,-) 
  g38415/Y        -       A1->Y R     AOI222X1       1  0.5    43    46     660    (-,-) 
  g38302__2900/Y  -       B0->Y F     OAI2BB1X1      4  1.1    24    30     689    (-,-) 
  g38278/Y        -       A->Y  R     INVXL          1  0.3     8    13     702    (-,-) 
  g38120__8780/Y  -       B->Y  F     MXI2XL         1  0.3    19    18     721    (-,-) 
  g39088/Y        -       A->Y  R     XNOR2X1        1  0.6     8    43     764    (-,-) 
  g37801__1857/Y  -       B->Y  F     XNOR2X1        2  0.6     8    31     795    (-,-) 
  g37653__1786/Y  -       A->Y  R     CLKXOR2X1      3  1.6    15    45     840    (-,-) 
  g37540__1786/Y  -       S0->Y R     MXI2XL         1  0.6    26    24     864    (-,-) 
  g37482__2703/Y  -       S0->Y R     MXI2XL         1  0.6    27    25     889    (-,-) 
  g37429__5019/Y  -       S0->Y R     MXI2XL         2  0.9    34    29     917    (-,-) 
  g37394__1309/Y  -       B->Y  F     XNOR2XL        3  0.9    13    33     950    (-,-) 
  g37362__7114/Y  -       B->Y  R     NOR2X1         2  0.8    17    16     967    (-,-) 
  g37350__2391/Y  -       C->Y  R     AND3XL         1  0.3     7    32     999    (-,-) 
  g37319__3772/Y  -       B->Y  F     NAND2XL        1  0.4    16    13    1012    (-,-) 
  g37309__2250/Y  -       B->Y  R     NAND2X1        2  1.0    14    13    1025    (-,-) 
  g37303__7675/Y  -       B->Y  F     NOR2X1         3  1.1    13    12    1037    (-,-) 
  g37286__2683/Y  -       A1->Y R     OAI21X1        2  1.1    26    22    1060    (-,-) 
  g37278__1840/Y  -       A2->Y F     AOI31X1        2  0.8    34    34    1094    (-,-) 
  g37262__7114/Y  -       A1->Y R     OAI21XL        1  0.6    27    29    1123    (-,-) 
  g37258__2900/Y  -       B->Y  F     XNOR2X1        1  0.0     4    31    1154    (-,-) 
  PROD_RESULT[23] -       -     F     (port)         -    -     -     0    1154    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (14 ps) Late External Delay Assertion at pin PROD_RESULT[29]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     620                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_101_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[4]            -       -      F     (arrival)     15  7.6     0     0     533    (-,-) 
  g38866/Y        -       A->Y   R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y   F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y   R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y   F     NAND2X2        3  1.1    17    19     611    (-,-) 
  g39131/Y        -       AN->Y  F     NAND2BX1       1  0.8    20    26     637    (-,-) 
  g38325__9906/Y  -       B->Y   R     NAND2X2        6  2.4    18    14     651    (-,-) 
  fopt39005/Y     -       A->Y   F     INVX1          1  0.9    10    12     664    (-,-) 
  g38178__5019/Y  -       A1->Y  R     OAI21X2        4  1.2    25    17     681    (-,-) 
  g37936__1474/Y  -       A->Y   F     XOR2XL         3  1.0    14    45     726    (-,-) 
  g37912/Y        -       A->Y   R     INVXL          1  0.6    10    12     738    (-,-) 
  g37797__1840/Y  -       S0->Y  R     MXI2XL         1  0.6    26    23     761    (-,-) 
  g37718__5703/Y  -       B->Y   F     XOR2XL         5  1.2    16    39     800    (-,-) 
  g37659__2391/Y  -       B->Y   R     NAND2XL        1  0.5    15    12     813    (-,-) 
  g37609__1786/Y  -       A1->Y  F     AOI21X1        2  0.7    21    21     834    (-,-) 
  g37538__5795/Y  -       S0->Y  F     MXI2XL         1  0.5    24    24     857    (-,-) 
  g39047/Y        -       B->Y   R     XNOR2XL        1  0.7    11    35     892    (-,-) 
  g37370__5953/CO -       CI->CO R     ADDFX1         2  0.8    11    39     931    (-,-) 
  g37354__2250/Y  -       A->Y   F     XNOR2X1        3  0.6     8    44     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     994    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1079    (-,-) 
  g37288__5019/Y  -       A1N->Y F     OAI2BB1X1      1  0.8    18    25    1104    (-,-) 
  g37284__7344/Y  -       B->Y   R     NAND2X2        4  1.6    13    12    1116    (-,-) 
  g37267__5953/Y  -       A1->Y  F     AOI21X1        1  0.5    18    19    1135    (-,-) 
  g37259__4547/Y  -       S0->Y  F     MXI2XL         1  0.0    13    18    1153    (-,-) 
  PROD_RESULT[29] -       -      F     (port)         -    -     -     0    1153    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (14 ps) Late External Delay Assertion at pin PROD_RESULT[25]
          Group: I2O
     Startpoint: (F) A[7]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     619                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_8_1   
  output_delay             133             counter.sdc_line_14_105_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[7]            -       -     F     (arrival)     12  6.6     0     0     533    (-,-) 
  g38854/Y        -       A->Y  R     NOR2X1         1  0.5    12    12     546    (-,-) 
  g38788/Y        -       B->Y  F     NAND2X1        1  0.5    13    14     560    (-,-) 
  g38733/Y        -       A->Y  R     NOR2X1         1  0.9    19    19     579    (-,-) 
  g38700/Y        -       B->Y  F     NAND2X2        3  2.3    24    21     600    (-,-) 
  g38639/Y        -       B->Y  R     NAND2X4       13  7.0    22    16     616    (-,-) 
  g38499/Y        -       A1->Y F     OAI21X2        2  0.8    19    19     635    (-,-) 
  g38456__5795/Y  -       B->Y  R     NOR2X1         2  1.1    22    20     655    (-,-) 
  g38440/Y        -       A->Y  F     INVXL          2  0.6    11    14     670    (-,-) 
  g38388__8780/Y  -       B->Y  R     NOR2X1         3  1.1    21    18     687    (-,-) 
  g38137__2703/Y  -       A1->Y R     OA21X1         3  0.9    10    32     719    (-,-) 
  g39084/Y        -       A->Y  F     XNOR2X1        3  1.3    13    47     765    (-,-) 
  g37809__2900/Y  -       S0->Y F     MXI2X1         2  1.1    27    28     793    (-,-) 
  g37788/Y        -       A->Y  R     INVX1          2  1.2    14    16     809    (-,-) 
  g37584__1309/S  -       CI->S F     ADDFX1         1  0.7    12    62     871    (-,-) 
  g37465__9682/S  -       CI->S R     ADDFX1         1  0.7    10    63     934    (-,-) 
  g37387__4547/S  -       CI->S F     ADDFX1         2  0.7    12    61     995    (-,-) 
  g37368__1474/Y  -       B->Y  R     XNOR2X1        3  0.9    10    37    1032    (-,-) 
  g37339__7118/Y  -       B->Y  R     OR2XL          1  0.3     6    15    1046    (-,-) 
  g37293__1474/Y  -       A->Y  R     OR2XL          2  0.8    12    19    1066    (-,-) 
  g37287__1857/Y  -       C->Y  F     NAND3X1        2  0.9    30    24    1090    (-,-) 
  g37269__5703/Y  -       A1->Y R     AOI21X1        3  1.6    30    30    1120    (-,-) 
  g37263__2391/Y  -       B->Y  F     XOR2XL         1  0.0     3    33    1152    (-,-) 
  PROD_RESULT[25] -       -     F     (port)         -    -     -     0    1152    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (34 ps) Late External Delay Assertion at pin PROD_RESULT[19]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     600                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_111_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1080    (-,-) 
  g37279__8780/Y  -       A1N->Y F     OAI2BB1X1      2  0.8    18    29    1109    (-,-) 
  g37272__5795/Y  -       B->Y   R     XOR2XL         1  0.0     3    24    1133    (-,-) 
  PROD_RESULT[19] -       -      R     (port)         -    -     -     0    1133    (-,-) 
#-----------------------------------------------------------------------------------------



Path 12: MET (37 ps) Late External Delay Assertion at pin PROD_RESULT[18]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     596                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_112_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37296__4547/Y  -       A1->Y  F     OAI211X1       3  1.0    38    34    1080    (-,-) 
  fopt/Y          -       A->Y   F     CLKBUFX2       1  0.5     6    27    1107    (-,-) 
  g37290__9906/Y  -       B->Y   R     XOR2XL         1  0.0     3    23    1130    (-,-) 
  PROD_RESULT[18] -       -      R     (port)         -    -     -     0    1130    (-,-) 
#-----------------------------------------------------------------------------------------



Path 13: MET (42 ps) Late External Delay Assertion at pin PROD_RESULT[22]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     592                  
             Slack:=      42                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_108_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37286__2683/Y  -       A1->Y  F     OAI21X1        2  0.9    23    23    1068    (-,-) 
  g37278__1840/Y  -       A2->Y  R     AOI31X1        2  0.9    25    24    1093    (-,-) 
  g37270__2250/Y  -       B->Y   F     XOR2XL         1  0.0     3    32    1125    (-,-) 
  PROD_RESULT[22] -       -      F     (port)         -    -     -     0    1125    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (44 ps) Late External Delay Assertion at pin PROD_RESULT[24]
          Group: I2O
     Startpoint: (F) A[4]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     590                  
             Slack:=      44                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_11_1  
  output_delay             133             counter.sdc_line_14_106_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[4]            -       -      F     (arrival)     15  7.6     0     0     533    (-,-) 
  g38866/Y        -       A->Y   R     NOR2X2         2  1.0    12    13     546    (-,-) 
  g38791/Y        -       B->Y   F     NAND2X1        1  0.9    18    17     563    (-,-) 
  g38635/Y        -       A->Y   R     NOR3X2         2  1.4    27    29     592    (-,-) 
  g38575/Y        -       B->Y   F     NAND2X2        3  1.1    17    19     611    (-,-) 
  g39131/Y        -       AN->Y  F     NAND2BX1       1  0.8    20    26     637    (-,-) 
  g38325__9906/Y  -       B->Y   R     NAND2X2        6  2.4    18    14     651    (-,-) 
  fopt39005/Y     -       A->Y   F     INVX1          1  0.9    10    12     664    (-,-) 
  g38178__5019/Y  -       A1->Y  R     OAI21X2        4  1.2    25    17     681    (-,-) 
  g37936__1474/Y  -       A->Y   F     XOR2XL         3  1.0    14    45     726    (-,-) 
  g37912/Y        -       A->Y   R     INVXL          1  0.6    10    12     738    (-,-) 
  g37797__1840/Y  -       S0->Y  R     MXI2XL         1  0.6    26    23     761    (-,-) 
  g37718__5703/Y  -       B->Y   F     XOR2XL         5  1.2    16    39     800    (-,-) 
  g37659__2391/Y  -       B->Y   R     NAND2XL        1  0.5    15    12     813    (-,-) 
  g37609__1786/Y  -       A1->Y  F     AOI21X1        2  0.7    21    21     834    (-,-) 
  g37538__5795/Y  -       S0->Y  F     MXI2XL         1  0.5    24    24     857    (-,-) 
  g39047/Y        -       B->Y   R     XNOR2XL        1  0.7    11    35     892    (-,-) 
  g37370__5953/CO -       CI->CO R     ADDFX1         2  0.8    11    39     931    (-,-) 
  g37354__2250/Y  -       A->Y   F     XNOR2X1        3  0.6     8    44     975    (-,-) 
  g37332__2703/Y  -       B->Y   R     NOR2XL         2  0.8    24    18     994    (-,-) 
  g37316__2683/Y  -       AN->Y  R     NOR2BX1        3  1.3    26    31    1024    (-,-) 
  g37297__1309/Y  -       A2->Y  F     AOI31X1        1  0.2    24    28    1052    (-,-) 
  g37293__1474/Y  -       B->Y   F     OR2XL          2  0.7    10    27    1079    (-,-) 
  g37287__1857/Y  -       C->Y   R     NAND3X1        2  1.1    18    12    1092    (-,-) 
  g37280__5266/Y  -       B->Y   F     XOR2XL         1  0.0     3    31    1123    (-,-) 
  PROD_RESULT[24] -       -      F     (port)         -    -     -     0    1123    (-,-) 
#-----------------------------------------------------------------------------------------



Path 15: MET (48 ps) Late External Delay Assertion at pin PROD_RESULT[15]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     586                  
             Slack:=      48                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_115_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  fopt39006/Y     -       A->Y   F     CLKBUFX2       2  0.8     7    25    1016    (-,-) 
  g37301__5795/Y  -       A1N->Y F     OAI2BB1X1      2  0.9    19    25    1042    (-,-) 
  g37285__9682/Y  -       A1->Y  R     AOI21X1        2  1.1    24    23    1065    (-,-) 
  g37265__5266/Y  -       A1->Y  F     OAI21X1        1  0.5    18    20    1085    (-,-) 
  g37260__2900/Y  -       B->Y   R     XNOR2X1        1  0.0     4    34    1119    (-,-) 
  PROD_RESULT[15] -       -      R     (port)         -    -     -     0    1119    (-,-) 
#-----------------------------------------------------------------------------------------



Path 16: MET (68 ps) Late External Delay Assertion at pin PROD_RESULT[16]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     565                  
             Slack:=      68                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_114_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  fopt39035/Y     -       A->Y   R     CLKBUFX2       1  0.6     6    23    1068    (-,-) 
  g37295__9682/Y  -       B->Y   F     XOR2XL         1  0.0     3    30    1098    (-,-) 
  PROD_RESULT[16] -       -      F     (port)         -    -     -     0    1098    (-,-) 
#-----------------------------------------------------------------------------------------



Path 17: MET (70 ps) Late External Delay Assertion at pin PROD_RESULT[14]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     564                  
             Slack:=      70                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_116_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  fopt39006/Y     -       A->Y   F     CLKBUFX2       2  0.8     7    25    1016    (-,-) 
  g37301__5795/Y  -       A1N->Y F     OAI2BB1X1      2  0.9    19    25    1042    (-,-) 
  g37285__9682/Y  -       A1->Y  R     AOI21X1        2  1.1    24    23    1065    (-,-) 
  g37276__7114/Y  -       B->Y   F     XOR2XL         1  0.0     3    32    1097    (-,-) 
  PROD_RESULT[14] -       -      F     (port)         -    -     -     0    1097    (-,-) 
#-----------------------------------------------------------------------------------------



Path 18: MET (73 ps) Late External Delay Assertion at pin PROD_RESULT[17]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     560                  
             Slack:=      73                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_113_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y   R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y   F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y   F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y   R     INVX2          6  2.8    17    18     638    (-,-) 
  g38525/Y        -       A1->Y  F     OAI21XL        1  0.4    20    19     656    (-,-) 
  g38320__5019/Y  -       B0->Y  R     AOI21X1        2  0.8    22    21     678    (-,-) 
  g38284/Y        -       A->Y   F     INVX1          4  1.8    16    17     695    (-,-) 
  g38193__2391/Y  -       B->Y   R     XNOR2X1        2  0.6     8    36     731    (-,-) 
  g38182/Y        -       A->Y   F     INVXL          1  0.3     5     8     738    (-,-) 
  g37983__1309/Y  -       B->Y   R     MXI2XL         1  0.6    28    22     760    (-,-) 
  g37879__7114/Y  -       B->Y   F     CLKXOR2X1      4  1.2    12    42     802    (-,-) 
  g39117/Y        -       AN->Y  F     NOR2BX1        2  0.8    13    21     823    (-,-) 
  g39071/Y        -       B->Y   R     XNOR2XL        1  0.6    10    33     856    (-,-) 
  g37649__3772/Y  -       S0->Y  R     MXI2XL         2  0.9    32    27     882    (-,-) 
  g37574__6877/Y  -       B->Y   F     XNOR2X1        2  0.8    10    35     917    (-,-) 
  g37413__7114/Y  -       B->Y   R     XOR2XL         3  1.1    16    30     947    (-,-) 
  g37378__5795/Y  -       A1N->Y R     AOI2BB1X1      1  0.5    14    22     969    (-,-) 
  g37333__5795/Y  -       B0->Y  F     OAI31X1        2  0.6    22    23     992    (-,-) 
  g37319__3772/Y  -       A->Y   R     NAND2XL        1  0.5    13    16    1008    (-,-) 
  g37309__2250/Y  -       B->Y   F     NAND2X1        2  0.8    17    17    1024    (-,-) 
  g37303__7675/Y  -       B->Y   R     NOR2X1         3  1.3    24    21    1045    (-,-) 
  g37286__2683/Y  -       A1->Y  F     OAI21X1        2  0.9    23    23    1068    (-,-) 
  g37281__4296/Y  -       B->Y   R     XOR2XL         1  0.0     3    25    1093    (-,-) 
  PROD_RESULT[17] -       -      R     (port)         -    -     -     0    1093    (-,-) 
#-----------------------------------------------------------------------------------------



Path 19: MET (94 ps) Late External Delay Assertion at pin PROD_RESULT[13]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     540                  
             Slack:=      94                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_117_1 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  A[1]            -       -      F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38799/Y        -       A->Y   R     NOR3X4         1  0.5    14    19     552    (-,-) 
  g38734/Y        -       B->Y   F     NAND2X1        1  0.8    17    17     569    (-,-) 
  g38704/Y        -       B->Y   R     NOR2X2         3  1.4    17    16     585    (-,-) 
  fopt39042/Y     -       A->Y   R     CLKBUFX2       1  0.9     7    22     607    (-,-) 
  g38508/Y        -       A->Y   F     NOR2X2         7  3.6    18    15     622    (-,-) 
  fopt39014/Y     -       A->Y   R     INVX3          9  3.7    13    13     635    (-,-) 
  fopt39011/Y     -       A->Y   F     INVX1          2  0.8     8    11     646    (-,-) 
  g38405/Y        -       A1->Y  R     AOI22X1        1  0.5    22    22     667    (-,-) 
  g38352__2250/Y  -       B0->Y  F     OAI2BB1X1      2  0.9    20    22     689    (-,-) 
  g38211__7114/Y  -       B->Y   R     XNOR2X1        3  0.9    10    38     727    (-,-) 
  g38103__1309/Y  -       B->Y   F     NAND2XL        2  0.7    21    17     744    (-,-) 
  g38004__5266/Y  -       AN->Y  F     NOR2BX1        1  0.2     8    20     764    (-,-) 
  g37977__5266/Y  -       B->Y   R     NOR2XL         1  0.5    19    15     779    (-,-) 
  g37839__2900/Y  -       B0->Y  F     AOI21X1        2  0.9    22    14     792    (-,-) 
  g37751__5266/Y  -       B->Y   F     XNOR2X1        2  0.7     9    33     826    (-,-) 
  g39059/Y        -       A->Y   R     XNOR2XL        2  0.9    14    41     867    (-,-) 
  g39050/Y        -       B->Y   F     XOR2XL         2  0.9    13    36     903    (-,-) 
  g37418__7118/Y  -       B->Y   R     XOR2XL         2  1.1    16    30     933    (-,-) 
  g37352__2900/Y  -       B0->Y  F     AOI22X1        3  1.2    36    23     956    (-,-) 
  g37333__5795/Y  -       A2->Y  R     OAI31X1        2  0.6    33    33     989    (-,-) 
  fopt39006/Y     -       A->Y   R     CLKBUFX2       2  0.9     7    25    1014    (-,-) 
  g37301__5795/Y  -       A1N->Y R     OAI2BB1X1      2  1.1    15    28    1042    (-,-) 
  g37291__4547/Y  -       B->Y   F     XOR2XL         1  0.0     3    31    1073    (-,-) 
  PROD_RESULT[13] -       -      F     (port)         -    -     -     0    1073    (-,-) 
#-----------------------------------------------------------------------------------------



Path 20: MET (123 ps) Late External Delay Assertion at pin PROD_RESULT[12]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     511                  
             Slack:=     123                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_118_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[1]            -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38799/Y        -       A->Y  R     NOR3X4         1  0.5    14    19     552    (-,-) 
  g38734/Y        -       B->Y  F     NAND2X1        1  0.8    17    17     569    (-,-) 
  g38704/Y        -       B->Y  R     NOR2X2         3  1.4    17    16     585    (-,-) 
  fopt39042/Y     -       A->Y  R     CLKBUFX2       1  0.9     7    22     607    (-,-) 
  g38508/Y        -       A->Y  F     NOR2X2         7  3.6    18    15     622    (-,-) 
  fopt39014/Y     -       A->Y  R     INVX3          9  3.7    13    13     635    (-,-) 
  fopt39011/Y     -       A->Y  F     INVX1          2  0.8     8    11     646    (-,-) 
  g38405/Y        -       A1->Y R     AOI22X1        1  0.5    22    22     667    (-,-) 
  g38352__2250/Y  -       B0->Y F     OAI2BB1X1      2  0.9    20    22     689    (-,-) 
  g38211__7114/Y  -       B->Y  R     XNOR2X1        3  0.9    10    38     727    (-,-) 
  g38103__1309/Y  -       B->Y  F     NAND2XL        2  0.7    21    17     744    (-,-) 
  g38004__5266/Y  -       AN->Y F     NOR2BX1        1  0.2     8    20     764    (-,-) 
  g37977__5266/Y  -       B->Y  R     NOR2XL         1  0.5    19    15     779    (-,-) 
  g37839__2900/Y  -       B0->Y F     AOI21X1        2  0.9    22    14     792    (-,-) 
  g37751__5266/Y  -       B->Y  F     XNOR2X1        2  0.7     9    33     826    (-,-) 
  g39059/Y        -       A->Y  R     XNOR2XL        2  0.9    14    41     867    (-,-) 
  g39050/Y        -       B->Y  F     XOR2XL         2  0.9    13    36     903    (-,-) 
  g37418__7118/Y  -       B->Y  R     XOR2XL         2  1.1    16    30     933    (-,-) 
  g37352__2900/Y  -       B0->Y F     AOI22X1        3  1.2    36    23     956    (-,-) 
  g37333__5795/Y  -       A2->Y R     OAI31X1        2  0.6    33    33     989    (-,-) 
  fopt39006/Y     -       A->Y  R     CLKBUFX2       2  0.9     7    25    1014    (-,-) 
  g37311__1840/Y  -       B->Y  F     XOR2XL         1  0.0     3    30    1044    (-,-) 
  PROD_RESULT[12] -       -     F     (port)         -    -     -     0    1044    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (141 ps) Late External Delay Assertion at pin PROD_RESULT[11]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     493                  
             Slack:=     141                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_119_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[1]            -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y  F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y  F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y  R     INVX2          6  2.8    17    18     638    (-,-) 
  g38526/Y        -       A1->Y F     OAI21X1        1  0.5    19    18     656    (-,-) 
  g39164/Y        -       B0->Y R     AOI2BB1X1      3  1.1    22    22     678    (-,-) 
  g38368/Y        -       A->Y  F     INVX1          2  1.0    11    14     692    (-,-) 
  g38260__5953/Y  -       S0->Y F     MXI2XL         1  0.5    24    22     715    (-,-) 
  g39093/Y        -       B->Y  R     XNOR2X1        1  0.5     7    36     751    (-,-) 
  g37877__6083/Y  -       A1->Y F     AOI21X1        4  1.4    28    23     774    (-,-) 
  g37745__1840/Y  -       S0->Y F     MXI2XL         1  0.5    24    24     799    (-,-) 
  g37678__4296/Y  -       B->Y  R     XNOR2X1        2  0.9    10    38     837    (-,-) 
  g37577__5266/Y  -       B->Y  F     XOR2XL         2  0.8    12    35     872    (-,-) 
  g37510__6877/Y  -       A->Y  R     XNOR2X1        2  0.8     9    43     915    (-,-) 
  g37405__8757/Y  -       B0->Y F     OAI22X1        2  0.7    25    23     938    (-,-) 
  g37352__2900/Y  -       B1->Y R     AOI22X1        3  1.4    34    28     967    (-,-) 
  g37308__2391/Y  -       A1->Y F     OAI21XL        1  0.5    21    25     992    (-,-) 
  g37300__2683/Y  -       B->Y  R     XNOR2X1        1  0.0     4    34    1026    (-,-) 
  PROD_RESULT[11] -       -     R     (port)         -    -     -     0    1026    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (167 ps) Late External Delay Assertion at pin PROD_RESULT[10]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     467                  
             Slack:=     167                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_120_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[1]            -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y        -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y        -       B->Y  F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y        -       B->Y  F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y        -       A->Y  R     INVX2          6  2.8    17    18     638    (-,-) 
  g38526/Y        -       A1->Y F     OAI21X1        1  0.5    19    18     656    (-,-) 
  g39164/Y        -       B0->Y R     AOI2BB1X1      3  1.1    22    22     678    (-,-) 
  g38368/Y        -       A->Y  F     INVX1          2  1.0    11    14     692    (-,-) 
  g38260__5953/Y  -       S0->Y F     MXI2XL         1  0.5    24    22     715    (-,-) 
  g39093/Y        -       B->Y  R     XNOR2X1        1  0.5     7    36     751    (-,-) 
  g37877__6083/Y  -       A1->Y F     AOI21X1        4  1.4    28    23     774    (-,-) 
  g37745__1840/Y  -       S0->Y F     MXI2XL         1  0.5    24    24     799    (-,-) 
  g37678__4296/Y  -       B->Y  R     XNOR2X1        2  0.9    10    38     837    (-,-) 
  g37577__5266/Y  -       B->Y  F     XOR2XL         2  0.8    12    35     872    (-,-) 
  g37510__6877/Y  -       A->Y  R     XNOR2X1        2  0.8     9    43     915    (-,-) 
  g37405__8757/Y  -       B0->Y F     OAI22X1        2  0.7    25    23     938    (-,-) 
  g37352__2900/Y  -       B1->Y R     AOI22X1        3  1.4    34    28     967    (-,-) 
  g37330__7675/Y  -       B->Y  F     XOR2XL         1  0.0     3    33    1000    (-,-) 
  PROD_RESULT[10] -       -     F     (port)         -    -     -     0    1000    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (191 ps) Late External Delay Assertion at pin PROD_RESULT[9]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     442                  
             Slack:=     191                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_121_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y       -       B->Y  F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y       -       B->Y  F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y       -       A->Y  R     INVX2          6  2.8    17    18     638    (-,-) 
  g38526/Y       -       A1->Y F     OAI21X1        1  0.5    19    18     656    (-,-) 
  g39164/Y       -       B0->Y R     AOI2BB1X1      3  1.1    22    22     678    (-,-) 
  g38368/Y       -       A->Y  F     INVX1          2  1.0    11    14     692    (-,-) 
  g38260__5953/Y -       S0->Y F     MXI2XL         1  0.5    24    22     715    (-,-) 
  g39093/Y       -       B->Y  R     XNOR2X1        1  0.5     7    36     751    (-,-) 
  g37877__6083/Y -       A1->Y F     AOI21X1        4  1.4    28    23     774    (-,-) 
  g37745__1840/Y -       S0->Y F     MXI2XL         1  0.5    24    24     799    (-,-) 
  g37678__4296/Y -       B->Y  R     XNOR2X1        2  0.9    10    38     837    (-,-) 
  g37577__5266/Y -       B->Y  F     XOR2XL         2  0.8    12    35     872    (-,-) 
  g37510__6877/Y -       A->Y  R     XNOR2X1        2  0.8     9    43     915    (-,-) 
  g37405__8757/Y -       B0->Y F     OAI22X1        2  0.7    25    23     938    (-,-) 
  g37373__1786/Y -       A->Y  R     XOR2XL         1  0.0     3    38     976    (-,-) 
  PROD_RESULT[9] -       -     R     (port)         -    -     -     0     976    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (214 ps) Late External Delay Assertion at pin PROD_RESULT[8]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     419                  
             Slack:=     214                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_122_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38724/Y       -       B->Y  F     NAND2X1        2  0.9    19    19     575    (-,-) 
  g38656/Y       -       B->Y  F     CLKXOR2X1     11  4.8    36    45     620    (-,-) 
  g38641/Y       -       A->Y  R     INVX2          6  2.8    17    18     638    (-,-) 
  g38526/Y       -       A1->Y F     OAI21X1        1  0.5    19    18     656    (-,-) 
  g39164/Y       -       B0->Y R     AOI2BB1X1      3  1.1    22    22     678    (-,-) 
  g38368/Y       -       A->Y  F     INVX1          2  1.0    11    14     692    (-,-) 
  g38260__5953/Y -       S0->Y F     MXI2XL         1  0.5    24    22     715    (-,-) 
  g39093/Y       -       B->Y  R     XNOR2X1        1  0.5     7    36     751    (-,-) 
  g37877__6083/Y -       A1->Y F     AOI21X1        4  1.4    28    23     774    (-,-) 
  g37745__1840/Y -       S0->Y F     MXI2XL         1  0.5    24    24     799    (-,-) 
  g37678__4296/Y -       B->Y  R     XNOR2X1        2  0.9    10    38     837    (-,-) 
  g37577__5266/Y -       B->Y  F     XOR2XL         2  0.8    12    35     872    (-,-) 
  g37510__6877/Y -       A->Y  R     XNOR2X1        2  0.8     9    43     915    (-,-) 
  g37427__2250/Y -       A->Y  F     XOR2XL         1  0.0     3    37     952    (-,-) 
  PROD_RESULT[8] -       -     F     (port)         -    -     -     0     952    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (255 ps) Late External Delay Assertion at pin PROD_RESULT[7]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     379                  
             Slack:=     255                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_123_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)     12 11.5     0     0     533    (-,-) 
  g38878/Y       -       A->Y  F     INVX2         10  4.2    15    12     545    (-,-) 
  g38857/Y       -       A->Y  R     NOR2X1         1  1.0    20    20     566    (-,-) 
  g38814/Y       -       B->Y  F     NOR2X2         8  3.5    18    17     582    (-,-) 
  g38713/Y       -       A->Y  R     INVX2          9  3.7    17    15     598    (-,-) 
  g38617/Y       -       A1->Y F     OAI22X1        1  0.3    22    23     620    (-,-) 
  g39171/Y       -       B0->Y R     AOI2BB1XL      1  0.5    18    21     641    (-,-) 
  g39170/Y       -       B0->Y F     OAI2BB1X1      5  1.4    25    24     666    (-,-) 
  g38465/Y       -       A->Y  R     INVXL          2  0.6    12    15     681    (-,-) 
  g38346__4296/Y -       B->Y  F     MXI2XL         1  0.3    19    20     701    (-,-) 
  g37930__9906/Y -       A->Y  R     XOR3XL         2  0.9    14    71     772    (-,-) 
  g37750__7344/Y -       B->Y  F     XNOR2X1        2  0.9    10    33     804    (-,-) 
  g37666__6877/Y -       B->Y  R     NAND2X1        2  1.0    13    11     816    (-,-) 
  g37620__2250/Y -       B->Y  F     NOR2X1         2  0.6    10    11     826    (-,-) 
  g37590__7675/Y -       B->Y  R     NOR2XL         1  0.6    20    16     843    (-,-) 
  g37547__7344/Y -       B->Y  F     XOR2XL         2  0.8    12    36     879    (-,-) 
  g37480__1840/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     912    (-,-) 
  PROD_RESULT[7] -       -     R     (port)         -    -     -     0     912    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (327 ps) Late External Delay Assertion at pin PROD_RESULT[6]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     306                  
             Slack:=     327                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_124_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38725/Y       -       B->Y  F     NAND2X1        3  1.2    23    21     577    (-,-) 
  g38512/Y       -       B->Y  F     CLKXOR2X1     10  3.1    24    40     616    (-,-) 
  g38493/Y       -       A->Y  R     INVX1          7  3.3    28    23     640    (-,-) 
  g38434/Y       -       A1->Y F     OAI221X1       1  0.7    40    40     680    (-,-) 
  g37998__1786/S -       CI->S R     ADDFX1         3  1.1    13    70     750    (-,-) 
  g37964__2703/Y -       B->Y  F     NAND2XL        2  0.7    21    18     769    (-,-) 
  g37908__2250/Y -       B->Y  R     NAND2XL        2  0.6    14    15     784    (-,-) 
  g37775__7344/Y -       A->Y  F     NAND2XL        1  0.3    14    16     799    (-,-) 
  g37643__6877/Y -       A->Y  R     XNOR2X1        1  0.0     4    40     840    (-,-) 
  PROD_RESULT[6] -       -     R     (port)         -    -     -     0     840    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (345 ps) Late External Delay Assertion at pin PROD_RESULT[5]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     288                  
             Slack:=     345                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_125_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[1]           -       -     F     (arrival)     12 10.1     0     0     533    (-,-) 
  g38807/Y       -       A->Y  R     NOR3X4         4  1.8    20    22     556    (-,-) 
  g38725/Y       -       B->Y  F     NAND2X1        3  1.2    23    21     577    (-,-) 
  g38512/Y       -       B->Y  F     CLKXOR2X1     10  3.1    24    40     616    (-,-) 
  g38493/Y       -       A->Y  R     INVX1          7  3.3    28    23     640    (-,-) 
  g38434/Y       -       A1->Y F     OAI221X1       1  0.7    40    40     680    (-,-) 
  g37998__1786/S -       CI->S R     ADDFX1         3  1.1    13    70     750    (-,-) 
  g37964__2703/Y -       B->Y  F     NAND2XL        2  0.7    21    18     769    (-,-) 
  g37908__2250/Y -       B->Y  R     NAND2XL        2  0.6    14    15     784    (-,-) 
  g37742__2703/Y -       A->Y  F     XOR2XL         1  0.0     3    38     822    (-,-) 
  PROD_RESULT[5] -       -     F     (port)         -    -     -     0     822    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (372 ps) Late External Delay Assertion at pin PROD_RESULT[4]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     261                  
             Slack:=     372                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_126_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     F     (arrival)      5  3.0     0     0     533    (-,-) 
  g38836/Y       -       A->Y  R     NAND2X1        2  1.0    10     9     543    (-,-) 
  g38819/Y       -       A->Y  F     INVX1          1  0.8     8    10     552    (-,-) 
  g38759/Y       -       B->Y  R     NOR2X2         3  1.7    17    15     567    (-,-) 
  g38727/Y       -       B->Y  F     NAND2X1        9  4.1    57    40     608    (-,-) 
  fopt38921/Y    -       A->Y  R     INVX1          7  2.1    26    28     636    (-,-) 
  fopt38919/Y    -       A->Y  F     INVXL          2  0.6    11    16     652    (-,-) 
  g38622/Y       -       B1->Y R     OAI222XL       1  0.6    52    26     678    (-,-) 
  g38228__6877/S -       A->S  F     ADDHX1         2  0.8    10    51     729    (-,-) 
  g38161__8757/Y -       AN->Y F     NOR2BX1        2  0.5     9    19     748    (-,-) 
  g37953__1474/Y -       B->Y  R     NOR2XL         1  0.6    20    16     764    (-,-) 
  g37858__4296/Y -       B->Y  F     XNOR2X1        1  0.0     4    30     794    (-,-) 
  PROD_RESULT[4] -       -     F     (port)         -    -     -     0     794    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (405 ps) Late External Delay Assertion at pin PROD_RESULT[3]
          Group: I2O
     Startpoint: (F) B[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     229                  
             Slack:=     405                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_127_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[1]           -       -     F     (arrival)      5  3.0     0     0     533    (-,-) 
  g38836/Y       -       A->Y  R     NAND2X1        2  1.0    10     9     543    (-,-) 
  g38819/Y       -       A->Y  F     INVX1          1  0.8     8    10     552    (-,-) 
  g38759/Y       -       B->Y  R     NOR2X2         3  1.7    17    15     567    (-,-) 
  g38727/Y       -       B->Y  F     NAND2X1        9  4.1    57    40     608    (-,-) 
  fopt38921/Y    -       A->Y  R     INVX1          7  2.1    26    28     636    (-,-) 
  fopt38919/Y    -       A->Y  F     INVXL          2  0.6    11    16     652    (-,-) 
  g38622/Y       -       B1->Y R     OAI222XL       1  0.6    52    26     678    (-,-) 
  g38228__6877/S -       A->S  F     ADDHX1         2  0.8    10    51     729    (-,-) 
  g38115__5266/Y -       B->Y  R     XNOR2X1        1  0.0     4    33     762    (-,-) 
  PROD_RESULT[3] -       -     R     (port)         -    -     -     0     762    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (467 ps) Late External Delay Assertion at pin PROD_RESULT[2]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     166                  
             Slack:=     467                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_15_1  
  output_delay             133             counter.sdc_line_14_128_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)     17 10.6     0     0     533    (-,-) 
  g38872/Y       -       A->Y  R     NOR2X6         6  3.2    12    14     547    (-,-) 
  g38699/Y       -       B->Y  F     NOR2X1         1  0.4     9    10     557    (-,-) 
  g38640/Y       -       B->Y  R     NOR2X1         7  3.6    52    35     592    (-,-) 
  g38625/Y       -       A->Y  F     INVX2         10  4.1    25    26     618    (-,-) 
  g38531/Y       -       B1->Y R     OAI222X1       2  0.8    52    29     647    (-,-) 
  g38457/Y       -       B->Y  F     NAND2X1        3  1.0    25    31     677    (-,-) 
  g38372__5703/Y -       B0->Y F     OA21X1         1  0.0     4    22     700    (-,-) 
  PROD_RESULT[2] -       -     F     (port)         -    -     -     0     700    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (533 ps) Late External Delay Assertion at pin PROD_RESULT[1]
          Group: I2O
     Startpoint: (F) B[0]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     101                  
             Slack:=     533                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1  
  output_delay             133             counter.sdc_line_14_129_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[0]           -       -     F     (arrival)      4  2.1     0     0     533    (-,-) 
  g38886/Y       -       A->Y  R     INVX1          2  1.0     8     7     541    (-,-) 
  g38847/Y       -       B->Y  F     NAND2X1       12  5.7    74    48     588    (-,-) 
  g38654/Y       -       A1->Y R     OAI222XL       1  0.0    46    46     634    (-,-) 
  PROD_RESULT[1] -       -     R     (port)         -    -     -     0     634    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (548 ps) Late External Delay Assertion at pin zero_flag
          Group: I2O
     Startpoint: (F) B[11]
          Clock: (R) VCLK
       Endpoint: (R) zero_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      86                  
             Slack:=     548                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_20_1 
  output_delay             133             counter.sdc_line_14_98_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  B[11]          -       -     F     (arrival)      7  3.3     0     0     533    (-,-) 
  g38843/Y       -       A->Y  R     NOR2X1         4  1.8    29    22     555    (-,-) 
  g38651/Y       -       A->Y  F     NAND4XL        1  0.3    35    39     594    (-,-) 
  g38495/Y       -       B->Y  R     NOR3XL         1  0.0    15    24     619    (-,-) 
  zero_flag      -       -     R     (port)         -    -     -     0     619    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (610 ps) Late External Delay Assertion at pin PROD_RESULT[0]
          Group: I2O
     Startpoint: (F) A[0]
          Clock: (R) VCLK
       Endpoint: (F) PROD_RESULT[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      23                  
             Slack:=     610                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_15_1  
  output_delay             133             counter.sdc_line_14_130_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  A[0]           -       -     F     (arrival)     17 10.6     0     0     533    (-,-) 
  g38895/Y       -       A->Y  R     INVX1          6  2.6    18    13     546    (-,-) 
  g38832/Y       -       B->Y  F     NOR2BX1        1  0.0     6    10     557    (-,-) 
  PROD_RESULT[0] -       -     F     (port)         -    -     -     0     557    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

