$date
	Mon Feb  6 10:59:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_1to8_tb $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$var reg 1 ) D $end
$var reg 3 * S [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1(
1)
b0 *
#10
0(
1'
b1 *
#15
1&
0'
b10 *
#20
0&
1%
b11 *
#25
1$
0%
b100 *
#30
0$
1#
b101 *
#35
0#
0)
b110 *
#40
b111 *
#45
