vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/clockTopLever.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/Chain1.cdf
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/Chain2.cdf
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/Chain3.cdf
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/DECODER.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/COUNTER_10.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/DIV_FREQUENCE.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/COUNTER6.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/COUNTER3.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/KEY_DELAY.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/output_files/COUNTER60.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Administrator/Desktop/test9/clockTopLever/db/clockTopLever.cbx.xml
design_name = clockTopLever
instance = comp, \Data_DSP[0]~output\, Data_DSP[0]~output, clockTopLever, 1
instance = comp, \Data_DSP[1]~output\, Data_DSP[1]~output, clockTopLever, 1
instance = comp, \Data_DSP[2]~output\, Data_DSP[2]~output, clockTopLever, 1
instance = comp, \Data_DSP[3]~output\, Data_DSP[3]~output, clockTopLever, 1
instance = comp, \Data_DSP[4]~output\, Data_DSP[4]~output, clockTopLever, 1
instance = comp, \Data_DSP[5]~output\, Data_DSP[5]~output, clockTopLever, 1
instance = comp, \Data_DSP[6]~output\, Data_DSP[6]~output, clockTopLever, 1
instance = comp, \Data_DSP[7]~output\, Data_DSP[7]~output, clockTopLever, 1
instance = comp, \E_pin1~output\, E_pin1~output, clockTopLever, 1
instance = comp, \E_pin2~output\, E_pin2~output, clockTopLever, 1
instance = comp, \E_pin3~output\, E_pin3~output, clockTopLever, 1
instance = comp, \E_pin4~output\, E_pin4~output, clockTopLever, 1
instance = comp, \clk_50MHZ~input\, clk_50MHZ~input, clockTopLever, 1
instance = comp, \clk_50MHZ~inputclkctrl\, clk_50MHZ~inputclkctrl, clockTopLever, 1
instance = comp, \u1|q_1us[0]~6\, u1|q_1us[0]~6, clockTopLever, 1
instance = comp, \u1|q_1us[0]\, u1|q_1us[0], clockTopLever, 1
instance = comp, \u1|q_1us[1]~8\, u1|q_1us[1]~8, clockTopLever, 1
instance = comp, \u1|q_1us[1]\, u1|q_1us[1], clockTopLever, 1
instance = comp, \u1|q_1us[2]~10\, u1|q_1us[2]~10, clockTopLever, 1
instance = comp, \u1|q_1us[2]\, u1|q_1us[2], clockTopLever, 1
instance = comp, \u1|q_1us[3]~12\, u1|q_1us[3]~12, clockTopLever, 1
instance = comp, \u1|q_1us[3]\, u1|q_1us[3], clockTopLever, 1
instance = comp, \u1|q_1us[4]~14\, u1|q_1us[4]~14, clockTopLever, 1
instance = comp, \u1|q_1us[4]\, u1|q_1us[4], clockTopLever, 1
instance = comp, \u1|q_1us[5]~16\, u1|q_1us[5]~16, clockTopLever, 1
instance = comp, \u1|q_1us[5]\, u1|q_1us[5], clockTopLever, 1
instance = comp, \u1|LessThan0~0\, u1|LessThan0~0, clockTopLever, 1
instance = comp, \u1|LessThan0~1\, u1|LessThan0~1, clockTopLever, 1
instance = comp, \u1|sig_1us~feeder\, u1|sig_1us~feeder, clockTopLever, 1
instance = comp, \u1|sig_1us\, u1|sig_1us, clockTopLever, 1
instance = comp, \u1|sig_1us~clkctrl\, u1|sig_1us~clkctrl, clockTopLever, 1
instance = comp, \u1|q_1ms[0]~10\, u1|q_1ms[0]~10, clockTopLever, 1
instance = comp, \u1|q_1ms[0]\, u1|q_1ms[0], clockTopLever, 1
instance = comp, \u1|q_1ms[1]~12\, u1|q_1ms[1]~12, clockTopLever, 1
instance = comp, \u1|q_1ms[1]\, u1|q_1ms[1], clockTopLever, 1
instance = comp, \u1|q_1ms[2]~14\, u1|q_1ms[2]~14, clockTopLever, 1
instance = comp, \u1|q_1ms[2]\, u1|q_1ms[2], clockTopLever, 1
instance = comp, \u1|q_1ms[3]~16\, u1|q_1ms[3]~16, clockTopLever, 1
instance = comp, \u1|q_1ms[3]\, u1|q_1ms[3], clockTopLever, 1
instance = comp, \u1|q_1ms[4]~18\, u1|q_1ms[4]~18, clockTopLever, 1
instance = comp, \u1|q_1ms[4]\, u1|q_1ms[4], clockTopLever, 1
instance = comp, \u1|q_1ms[5]~20\, u1|q_1ms[5]~20, clockTopLever, 1
instance = comp, \u1|q_1ms[5]\, u1|q_1ms[5], clockTopLever, 1
instance = comp, \u1|q_1ms[6]~22\, u1|q_1ms[6]~22, clockTopLever, 1
instance = comp, \u1|q_1ms[6]\, u1|q_1ms[6], clockTopLever, 1
instance = comp, \u1|q_1ms[7]~24\, u1|q_1ms[7]~24, clockTopLever, 1
instance = comp, \u1|q_1ms[7]\, u1|q_1ms[7], clockTopLever, 1
instance = comp, \u1|q_1ms[8]~26\, u1|q_1ms[8]~26, clockTopLever, 1
instance = comp, \u1|q_1ms[8]\, u1|q_1ms[8], clockTopLever, 1
instance = comp, \u1|q_1ms[9]~28\, u1|q_1ms[9]~28, clockTopLever, 1
instance = comp, \u1|q_1ms[9]\, u1|q_1ms[9], clockTopLever, 1
instance = comp, \u1|LessThan1~1\, u1|LessThan1~1, clockTopLever, 1
instance = comp, \u1|LessThan1~0\, u1|LessThan1~0, clockTopLever, 1
instance = comp, \u1|LessThan1~2\, u1|LessThan1~2, clockTopLever, 1
instance = comp, \u1|sig_1ms~feeder\, u1|sig_1ms~feeder, clockTopLever, 1
instance = comp, \u1|sig_1ms\, u1|sig_1ms, clockTopLever, 1
instance = comp, \u1|clk_ms\, u1|clk_ms, clockTopLever, 1
instance = comp, \u1|clk_ms~clkctrl\, u1|clk_ms~clkctrl, clockTopLever, 1
instance = comp, \MEMORY[0]~1\, MEMORY[0]~1, clockTopLever, 1
instance = comp, \MEMORY[0]\, MEMORY[0], clockTopLever, 1
instance = comp, \Add2~0\, Add2~0, clockTopLever, 1
instance = comp, \COUNTER_MID[1]\, COUNTER_MID[1], clockTopLever, 1
instance = comp, \Add2~2\, Add2~2, clockTopLever, 1
instance = comp, \COUNTER_MID[2]\, COUNTER_MID[2], clockTopLever, 1
instance = comp, \Add2~4\, Add2~4, clockTopLever, 1
instance = comp, \Add2~6\, Add2~6, clockTopLever, 1
instance = comp, \COUNTER_MID[4]\, COUNTER_MID[4], clockTopLever, 1
instance = comp, \Equal1~0\, Equal1~0, clockTopLever, 1
instance = comp, \Add2~8\, Add2~8, clockTopLever, 1
instance = comp, \COUNTER_MID[5]\, COUNTER_MID[5], clockTopLever, 1
instance = comp, \Add2~10\, Add2~10, clockTopLever, 1
instance = comp, \COUNTER_MID~1\, COUNTER_MID~1, clockTopLever, 1
instance = comp, \COUNTER_MID[6]\, COUNTER_MID[6], clockTopLever, 1
instance = comp, \Add2~12\, Add2~12, clockTopLever, 1
instance = comp, \COUNTER_MID~0\, COUNTER_MID~0, clockTopLever, 1
instance = comp, \COUNTER_MID[7]\, COUNTER_MID[7], clockTopLever, 1
instance = comp, \Equal1~1\, Equal1~1, clockTopLever, 1
instance = comp, \COUNTER_MID~2\, COUNTER_MID~2, clockTopLever, 1
instance = comp, \COUNTER_MID[3]\, COUNTER_MID[3], clockTopLever, 1
instance = comp, \LessThan1~0\, LessThan1~0, clockTopLever, 1
instance = comp, \SET_MODE~input\, SET_MODE~input, clockTopLever, 1
instance = comp, \u5|COUNT~2\, u5|COUNT~2, clockTopLever, 1
instance = comp, \u5|COUNT~3\, u5|COUNT~3, clockTopLever, 1
instance = comp, \u5|COUNT[1]\, u5|COUNT[1], clockTopLever, 1
instance = comp, \u5|COUNT~4\, u5|COUNT~4, clockTopLever, 1
instance = comp, \u5|COUNT~5\, u5|COUNT~5, clockTopLever, 1
instance = comp, \u5|COUNT[2]\, u5|COUNT[2], clockTopLever, 1
instance = comp, \u5|COUNT~6\, u5|COUNT~6, clockTopLever, 1
instance = comp, \u5|COUNT~7\, u5|COUNT~7, clockTopLever, 1
instance = comp, \u5|COUNT[0]\, u5|COUNT[0], clockTopLever, 1
instance = comp, \u5|COUNT~0\, u5|COUNT~0, clockTopLever, 1
instance = comp, \u5|COUNT~1\, u5|COUNT~1, clockTopLever, 1
instance = comp, \u5|COUNT[3]\, u5|COUNT[3], clockTopLever, 1
instance = comp, \u5|KEY_OUT~0\, u5|KEY_OUT~0, clockTopLever, 1
instance = comp, \u5|KEY_OUT~1\, u5|KEY_OUT~1, clockTopLever, 1
instance = comp, \u5|KEY_OUT\, u5|KEY_OUT, clockTopLever, 1
instance = comp, \RECODE~0\, RECODE~0, clockTopLever, 1
instance = comp, \Add0~0\, Add0~0, clockTopLever, 1
instance = comp, \VAR[0]\, VAR[0], clockTopLever, 1
instance = comp, \Add0~2\, Add0~2, clockTopLever, 1
instance = comp, \VAR[1]\, VAR[1], clockTopLever, 1
instance = comp, \Add0~4\, Add0~4, clockTopLever, 1
instance = comp, \VAR[2]\, VAR[2], clockTopLever, 1
instance = comp, \Add0~6\, Add0~6, clockTopLever, 1
instance = comp, \VAR[3]\, VAR[3], clockTopLever, 1
instance = comp, \Equal0~0\, Equal0~0, clockTopLever, 1
instance = comp, \Add0~14\, Add0~14, clockTopLever, 1
instance = comp, \Add0~16\, Add0~16, clockTopLever, 1
instance = comp, \VAR~3\, VAR~3, clockTopLever, 1
instance = comp, \VAR[8]\, VAR[8], clockTopLever, 1
instance = comp, \Add0~18\, Add0~18, clockTopLever, 1
instance = comp, \VAR~0\, VAR~0, clockTopLever, 1
instance = comp, \VAR[9]\, VAR[9], clockTopLever, 1
instance = comp, \Add0~20\, Add0~20, clockTopLever, 1
instance = comp, \VAR~1\, VAR~1, clockTopLever, 1
instance = comp, \VAR[10]\, VAR[10], clockTopLever, 1
instance = comp, \Add0~22\, Add0~22, clockTopLever, 1
instance = comp, \VAR[11]\, VAR[11], clockTopLever, 1
instance = comp, \Add0~24\, Add0~24, clockTopLever, 1
instance = comp, \VAR[12]\, VAR[12], clockTopLever, 1
instance = comp, \Equal0~2\, Equal0~2, clockTopLever, 1
instance = comp, \Equal0~3\, Equal0~3, clockTopLever, 1
instance = comp, \Add0~8\, Add0~8, clockTopLever, 1
instance = comp, \VAR~2\, VAR~2, clockTopLever, 1
instance = comp, \VAR[4]\, VAR[4], clockTopLever, 1
instance = comp, \Add0~10\, Add0~10, clockTopLever, 1
instance = comp, \VAR[5]\, VAR[5], clockTopLever, 1
instance = comp, \Add0~12\, Add0~12, clockTopLever, 1
instance = comp, \VAR[6]\, VAR[6], clockTopLever, 1
instance = comp, \VAR[7]\, VAR[7], clockTopLever, 1
instance = comp, \Equal0~1\, Equal0~1, clockTopLever, 1
instance = comp, \Add0~26\, Add0~26, clockTopLever, 1
instance = comp, \VAR~4\, VAR~4, clockTopLever, 1
instance = comp, \VAR[13]\, VAR[13], clockTopLever, 1
instance = comp, \counter[13]\, counter[13], clockTopLever, 1
instance = comp, \counter[4]\, counter[4], clockTopLever, 1
instance = comp, \counter[3]\, counter[3], clockTopLever, 1
instance = comp, \counter[2]\, counter[2], clockTopLever, 1
instance = comp, \counter[5]\, counter[5], clockTopLever, 1
instance = comp, \LessThan0~1\, LessThan0~1, clockTopLever, 1
instance = comp, \counter[11]\, counter[11], clockTopLever, 1
instance = comp, \counter[10]\, counter[10], clockTopLever, 1
instance = comp, \counter[9]\, counter[9], clockTopLever, 1
instance = comp, \counter[12]\, counter[12], clockTopLever, 1
instance = comp, \LessThan0~0\, LessThan0~0, clockTopLever, 1
instance = comp, \counter[8]\, counter[8], clockTopLever, 1
instance = comp, \counter[6]\, counter[6], clockTopLever, 1
instance = comp, \counter[7]\, counter[7], clockTopLever, 1
instance = comp, \LessThan0~2\, LessThan0~2, clockTopLever, 1
instance = comp, \LessThan0~3\, LessThan0~3, clockTopLever, 1
instance = comp, \RECODE[0]\, RECODE[0], clockTopLever, 1
instance = comp, \Equal3~0\, Equal3~0, clockTopLever, 1
instance = comp, \RECODE[1]\, RECODE[1], clockTopLever, 1
instance = comp, \Data_DSP~0\, Data_DSP~0, clockTopLever, 1
instance = comp, \Data_DSP~1\, Data_DSP~1, clockTopLever, 1
instance = comp, \MEMORY[1]~0\, MEMORY[1]~0, clockTopLever, 1
instance = comp, \MEMORY[1]\, MEMORY[1], clockTopLever, 1
instance = comp, \E_pin3~0\, E_pin3~0, clockTopLever, 1
instance = comp, \Data_DSP~2\, Data_DSP~2, clockTopLever, 1
instance = comp, \u1|sig_1ms~clkctrl\, u1|sig_1ms~clkctrl, clockTopLever, 1
instance = comp, \u1|q_10ms~0\, u1|q_10ms~0, clockTopLever, 1
instance = comp, \u1|q_10ms[0]\, u1|q_10ms[0], clockTopLever, 1
instance = comp, \u1|q_10ms~2\, u1|q_10ms~2, clockTopLever, 1
instance = comp, \u1|q_10ms[2]\, u1|q_10ms[2], clockTopLever, 1
instance = comp, \u1|q_10ms~3\, u1|q_10ms~3, clockTopLever, 1
instance = comp, \u1|q_10ms[3]\, u1|q_10ms[3], clockTopLever, 1
instance = comp, \u1|q_10ms~1\, u1|q_10ms~1, clockTopLever, 1
instance = comp, \u1|q_10ms[1]\, u1|q_10ms[1], clockTopLever, 1
instance = comp, \u1|LessThan2~0\, u1|LessThan2~0, clockTopLever, 1
instance = comp, \u1|sig_10ms\, u1|sig_10ms, clockTopLever, 1
instance = comp, \u1|sig_10ms~clkctrl\, u1|sig_10ms~clkctrl, clockTopLever, 1
instance = comp, \u1|q_1s[0]~7\, u1|q_1s[0]~7, clockTopLever, 1
instance = comp, \u1|q_1s[0]\, u1|q_1s[0], clockTopLever, 1
instance = comp, \u1|q_1s[1]~9\, u1|q_1s[1]~9, clockTopLever, 1
instance = comp, \u1|q_1s[1]\, u1|q_1s[1], clockTopLever, 1
instance = comp, \u1|q_1s[2]~11\, u1|q_1s[2]~11, clockTopLever, 1
instance = comp, \u1|q_1s[2]\, u1|q_1s[2], clockTopLever, 1
instance = comp, \u1|q_1s[3]~13\, u1|q_1s[3]~13, clockTopLever, 1
instance = comp, \u1|q_1s[3]\, u1|q_1s[3], clockTopLever, 1
instance = comp, \u1|q_1s[4]~15\, u1|q_1s[4]~15, clockTopLever, 1
instance = comp, \u1|q_1s[4]\, u1|q_1s[4], clockTopLever, 1
instance = comp, \u1|q_1s[5]~17\, u1|q_1s[5]~17, clockTopLever, 1
instance = comp, \u1|q_1s[5]\, u1|q_1s[5], clockTopLever, 1
instance = comp, \u1|q_1s[6]~19\, u1|q_1s[6]~19, clockTopLever, 1
instance = comp, \u1|q_1s[6]\, u1|q_1s[6], clockTopLever, 1
instance = comp, \u1|LessThan3~0\, u1|LessThan3~0, clockTopLever, 1
instance = comp, \u1|LessThan3~1\, u1|LessThan3~1, clockTopLever, 1
instance = comp, \u1|sig_1s~feeder\, u1|sig_1s~feeder, clockTopLever, 1
instance = comp, \u1|sig_1s\, u1|sig_1s, clockTopLever, 1
instance = comp, \u1|clk_second~feeder\, u1|clk_second~feeder, clockTopLever, 1
instance = comp, \u1|clk_second\, u1|clk_second, clockTopLever, 1
instance = comp, \Mux0~0\, Mux0~0, clockTopLever, 1
instance = comp, \rtl~0\, rtl~0, clockTopLever, 1
instance = comp, \rtl~0clkctrl\, rtl~0clkctrl, clockTopLever, 1
instance = comp, \u2|COUNTER_GE~2\, u2|COUNTER_GE~2, clockTopLever, 1
instance = comp, \C_RESET~input\, C_RESET~input, clockTopLever, 1
instance = comp, \C_RESET~inputclkctrl\, C_RESET~inputclkctrl, clockTopLever, 1
instance = comp, \u2|COUNTER_GE[2]\, u2|COUNTER_GE[2], clockTopLever, 1
instance = comp, \u2|COUNTER_GE~3\, u2|COUNTER_GE~3, clockTopLever, 1
instance = comp, \u2|COUNTER_GE[3]\, u2|COUNTER_GE[3], clockTopLever, 1
instance = comp, \u2|COUNTER_GE~1\, u2|COUNTER_GE~1, clockTopLever, 1
instance = comp, \u2|COUNTER_GE[1]\, u2|COUNTER_GE[1], clockTopLever, 1
instance = comp, \u2|COUNTER_GE~0\, u2|COUNTER_GE~0, clockTopLever, 1
instance = comp, \u2|COUNTER_GE[0]\, u2|COUNTER_GE[0], clockTopLever, 1
instance = comp, \u7|Mux6~0\, u7|Mux6~0, clockTopLever, 1
instance = comp, \u2|jin_wei~0\, u2|jin_wei~0, clockTopLever, 1
instance = comp, \u2|jin_wei\, u2|jin_wei, clockTopLever, 1
instance = comp, \u2|jin_wei~clkctrl\, u2|jin_wei~clkctrl, clockTopLever, 1
instance = comp, \u3|COUNTER_SHI~0\, u3|COUNTER_SHI~0, clockTopLever, 1
instance = comp, \u3|COUNTER_SHI[2]\, u3|COUNTER_SHI[2], clockTopLever, 1
instance = comp, \u3|COUNTER_SHI~2\, u3|COUNTER_SHI~2, clockTopLever, 1
instance = comp, \u3|COUNTER_SHI[1]\, u3|COUNTER_SHI[1], clockTopLever, 1
instance = comp, \u3|COUNTER_SHI~1\, u3|COUNTER_SHI~1, clockTopLever, 1
instance = comp, \u3|COUNTER_SHI[0]\, u3|COUNTER_SHI[0], clockTopLever, 1
instance = comp, \u8|Mux6~0\, u8|Mux6~0, clockTopLever, 1
instance = comp, \Mux1~1\, Mux1~1, clockTopLever, 1
instance = comp, \u3|jin_wei~0\, u3|jin_wei~0, clockTopLever, 1
instance = comp, \u3|jin_wei\, u3|jin_wei, clockTopLever, 1
instance = comp, \Mux1~0\, Mux1~0, clockTopLever, 1
instance = comp, \rtl~1\, rtl~1, clockTopLever, 1
instance = comp, \rtl~1clkctrl\, rtl~1clkctrl, clockTopLever, 1
instance = comp, \u4|COUNT_GE~3\, u4|COUNT_GE~3, clockTopLever, 1
instance = comp, \u4|COUNT_GE[3]\, u4|COUNT_GE[3], clockTopLever, 1
instance = comp, \u4|COUNT_GE~0\, u4|COUNT_GE~0, clockTopLever, 1
instance = comp, \u4|COUNT_GE[0]\, u4|COUNT_GE[0], clockTopLever, 1
instance = comp, \u4|COUNT_GE~1\, u4|COUNT_GE~1, clockTopLever, 1
instance = comp, \u4|COUNT_GE[1]\, u4|COUNT_GE[1], clockTopLever, 1
instance = comp, \u4|COUNT_GE~2\, u4|COUNT_GE~2, clockTopLever, 1
instance = comp, \u4|COUNT_GE[2]\, u4|COUNT_GE[2], clockTopLever, 1
instance = comp, \u9|Mux6~0\, u9|Mux6~0, clockTopLever, 1
instance = comp, \u4|COUNT_SHI~8\, u4|COUNT_SHI~8, clockTopLever, 1
instance = comp, \u4|LessThan0~0\, u4|LessThan0~0, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[2]\, u4|COUNT_SHI[2], clockTopLever, 1
instance = comp, \u4|COUNT_SHI[3]~2\, u4|COUNT_SHI[3]~2, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[3]~3\, u4|COUNT_SHI[3]~3, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[3]~4\, u4|COUNT_SHI[3]~4, clockTopLever, 1
instance = comp, \u4|COUNT_SHI~5\, u4|COUNT_SHI~5, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[0]\, u4|COUNT_SHI[0], clockTopLever, 1
instance = comp, \u4|COUNT_SHI~6\, u4|COUNT_SHI~6, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[1]\, u4|COUNT_SHI[1], clockTopLever, 1
instance = comp, \u4|Add1~0\, u4|Add1~0, clockTopLever, 1
instance = comp, \u4|COUNT_SHI~7\, u4|COUNT_SHI~7, clockTopLever, 1
instance = comp, \u4|COUNT_SHI[3]\, u4|COUNT_SHI[3], clockTopLever, 1
instance = comp, \u10|Mux6~0\, u10|Mux6~0, clockTopLever, 1
instance = comp, \Data_DSP~3\, Data_DSP~3, clockTopLever, 1
instance = comp, \Data_DSP~4\, Data_DSP~4, clockTopLever, 1
instance = comp, \u7|Mux5~0\, u7|Mux5~0, clockTopLever, 1
instance = comp, \u8|Mux5~0\, u8|Mux5~0, clockTopLever, 1
instance = comp, \u10|Mux5~0\, u10|Mux5~0, clockTopLever, 1
instance = comp, \u9|Mux5~0\, u9|Mux5~0, clockTopLever, 1
instance = comp, \Data_DSP~5\, Data_DSP~5, clockTopLever, 1
instance = comp, \Data_DSP~6\, Data_DSP~6, clockTopLever, 1
instance = comp, \u7|Mux4~0\, u7|Mux4~0, clockTopLever, 1
instance = comp, \u8|Mux4~0\, u8|Mux4~0, clockTopLever, 1
instance = comp, \u9|Mux4~0\, u9|Mux4~0, clockTopLever, 1
instance = comp, \u10|Mux4~0\, u10|Mux4~0, clockTopLever, 1
instance = comp, \Data_DSP~7\, Data_DSP~7, clockTopLever, 1
instance = comp, \Data_DSP~8\, Data_DSP~8, clockTopLever, 1
instance = comp, \u8|Mux3~0\, u8|Mux3~0, clockTopLever, 1
instance = comp, \u10|Mux3~0\, u10|Mux3~0, clockTopLever, 1
instance = comp, \u9|Mux3~0\, u9|Mux3~0, clockTopLever, 1
instance = comp, \Data_DSP~9\, Data_DSP~9, clockTopLever, 1
instance = comp, \u7|Mux3~0\, u7|Mux3~0, clockTopLever, 1
instance = comp, \Data_DSP~10\, Data_DSP~10, clockTopLever, 1
instance = comp, \u7|Mux2~0\, u7|Mux2~0, clockTopLever, 1
instance = comp, \u8|Mux2~0\, u8|Mux2~0, clockTopLever, 1
instance = comp, \u9|Mux2~0\, u9|Mux2~0, clockTopLever, 1
instance = comp, \u10|Mux2~0\, u10|Mux2~0, clockTopLever, 1
instance = comp, \Data_DSP~11\, Data_DSP~11, clockTopLever, 1
instance = comp, \Data_DSP~12\, Data_DSP~12, clockTopLever, 1
instance = comp, \u8|Mux1~0\, u8|Mux1~0, clockTopLever, 1
instance = comp, \u9|Mux1~0\, u9|Mux1~0, clockTopLever, 1
instance = comp, \u10|Mux1~0\, u10|Mux1~0, clockTopLever, 1
instance = comp, \Data_DSP~13\, Data_DSP~13, clockTopLever, 1
instance = comp, \u7|Mux1~0\, u7|Mux1~0, clockTopLever, 1
instance = comp, \Data_DSP~14\, Data_DSP~14, clockTopLever, 1
instance = comp, \u7|Mux0~0\, u7|Mux0~0, clockTopLever, 1
instance = comp, \u8|Mux0~0\, u8|Mux0~0, clockTopLever, 1
instance = comp, \u9|Mux0~0\, u9|Mux0~0, clockTopLever, 1
instance = comp, \u10|Mux0~0\, u10|Mux0~0, clockTopLever, 1
instance = comp, \Data_DSP~15\, Data_DSP~15, clockTopLever, 1
instance = comp, \Data_DSP~16\, Data_DSP~16, clockTopLever, 1
instance = comp, \u1|clk_us\, u1|clk_us, clockTopLever, 1
instance = comp, \E_pin1~2\, E_pin1~2, clockTopLever, 1
instance = comp, \E_pin1~4\, E_pin1~4, clockTopLever, 1
instance = comp, \E_pin1~3\, E_pin1~3, clockTopLever, 1
instance = comp, \E_pin1$latch\, E_pin1$latch, clockTopLever, 1
instance = comp, \E_pin2~0\, E_pin2~0, clockTopLever, 1
instance = comp, \E_pin2~1\, E_pin2~1, clockTopLever, 1
instance = comp, \E_pin2$latch\, E_pin2$latch, clockTopLever, 1
instance = comp, \E_pin3~1\, E_pin3~1, clockTopLever, 1
instance = comp, \E_pin3~2\, E_pin3~2, clockTopLever, 1
instance = comp, \E_pin3$latch\, E_pin3$latch, clockTopLever, 1
instance = comp, \E_pin4~0\, E_pin4~0, clockTopLever, 1
instance = comp, \E_pin4~1\, E_pin4~1, clockTopLever, 1
instance = comp, \E_pin4$latch\, E_pin4$latch, clockTopLever, 1
