{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743775280998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743775280999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  4 22:01:20 2025 " "Processing started: Fri Apr  4 22:01:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743775280999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775280999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775280999 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1743775281045 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1743775281045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743775282121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743775282121 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775286274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:27 Progress: Loading quartus_proj/soc_system.qsys " "2025.04.04.22:01:27 Progress: Loading quartus_proj/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775287756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:27 Progress: Reading input file " "2025.04.04.22:01:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775287920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:27 Progress: Adding avmm_sdram_read_wrapper_0 \[avmm_sdram_read_wrapper 1.0\] " "2025.04.04.22:01:27 Progress: Adding avmm_sdram_read_wrapper_0 \[avmm_sdram_read_wrapper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775287970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Parameterizing module avmm_sdram_read_wrapper_0 " "2025.04.04.22:01:28 Progress: Parameterizing module avmm_sdram_read_wrapper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\] " "2025.04.04.22:01:28 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Parameterizing module avmm_sdram_wrapper_0 " "2025.04.04.22:01:28 Progress: Parameterizing module avmm_sdram_wrapper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Adding clk_50m \[clock_source 23.1\] " "2025.04.04.22:01:28 Progress: Adding clk_50m \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Parameterizing module clk_50m " "2025.04.04.22:01:28 Progress: Parameterizing module clk_50m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.04.04.22:01:28 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Parameterizing module hps_0 " "2025.04.04.22:01:28 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:28 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\] " "2025.04.04.22:01:28 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775288966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Parameterizing module pio32_f2h_0 " "2025.04.04.22:01:29 Progress: Parameterizing module pio32_f2h_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\] " "2025.04.04.22:01:29 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Parameterizing module pio32_h2f_0 " "2025.04.04.22:01:29 Progress: Parameterizing module pio32_h2f_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Building connections " "2025.04.04.22:01:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Parameterizing connections " "2025.04.04.22:01:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:29 Progress: Validating " "2025.04.04.22:01:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775289075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.04.22:01:33 Progress: Done reading input file " "2025.04.04.22:01:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775293776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775294561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775294561 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775294561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775307206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775309015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775309015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775309138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775309138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_read_wrapper_0: \"soc_system\" instantiated avmm_sdram_read_wrapper \"avmm_sdram_read_wrapper_0\" " "Avmm_sdram_read_wrapper_0: \"soc_system\" instantiated avmm_sdram_read_wrapper \"avmm_sdram_read_wrapper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775310685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\" " "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775310685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775310686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311227 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\" " "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\" " "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775311937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\" " "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\" " "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\" " "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\" " "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\" " "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\" " "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775312360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775320932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775320937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775320939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 38 modules, 95 files " "Soc_system: Done \"soc_system\" with 38 modules, 95 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775320939 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775322331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_top " "Found entity 1: design_top" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read_intf " "Found entity 1: sdram_read_intf" {  } { { "../design_rtl/interface/sdram_read_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_mux " "Found entity 1: bram_mux" {  } { { "../design_rtl/interface/bram_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_intf " "Found entity 1: bram_intf" {  } { { "../design_rtl/interface/bram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst_intf " "Found entity 1: rf_ldst_intf" {  } { { "../design_rtl/interface/rf_ldst_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move_intf " "Found entity 1: rf_move_intf" {  } { { "../design_rtl/interface/rf_move_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rmio_intf " "Found entity 1: rmio_intf" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_intf " "Found entity 1: sdram_intf" {  } { { "../design_rtl/interface/sdram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read_mux " "Found entity 1: sdram_read_mux" {  } { { "../design_rtl/interface/sdram_read_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_wrapper " "Found entity 1: rf_wrapper" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move " "Found entity 1: rf_move" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ram " "Found entity 1: rf_ram" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst " "Found entity 1: rf_ldst" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eu_top " "Found entity 1: eu_top" {  } { { "../design_rtl/exec_unit/eu_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vvm " "Found entity 1: vvm" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stmm_wrapper " "Found entity 1: stmm_wrapper" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stmm_fetch " "Found entity 1: stmm_fetch" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StMM " "Found entity 1: StMM" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm_wrapper " "Found entity 1: layernorm_wrapper" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_path " "Found entity 1: gamma_path" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "avg_mul AVG_MUL layernorm.sv(88) " "Verilog HDL Declaration information at layernorm.sv(88): object \"avg_mul\" differs only in case from object \"AVG_MUL\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AVG_MUL layernorm.sv(102) " "HDL info at layernorm.sv(102): see declaration for object \"AVG_MUL\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 102 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_mean X_MEAN layernorm.sv(126) " "Verilog HDL Declaration information at layernorm.sv(126): object \"x_mean\" differs only in case from object \"X_MEAN\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X_MEAN layernorm.sv(229) " "HDL info at layernorm.sv(229): see declaration for object \"X_MEAN\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 229 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_mean SD_MEAN layernorm.sv(127) " "Verilog HDL Declaration information at layernorm.sv(127): object \"sd_mean\" differs only in case from object \"SD_MEAN\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SD_MEAN layernorm.sv(230) " "HDL info at layernorm.sv(230): see declaration for object \"SD_MEAN\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 230 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "store_y STORE_Y layernorm.sv(49) " "Verilog HDL Declaration information at layernorm.sv(49): object \"store_y\" differs only in case from object \"STORE_Y\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "STORE_Y layernorm.sv(234) " "HDL info at layernorm.sv(234): see declaration for object \"STORE_Y\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 234 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm " "Found entity 1: layernorm" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm_fetch " "Found entity 1: layernorm_fetch" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324479 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 saturate " "Found entity 1: saturate" {  } { { "../design_rtl/support/saturate.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324480 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tiny_npu.sv(117) " "Verilog HDL Module Instantiation warning at tiny_npu.sv(117): ignored dangling comma in List of Port Connections" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 117 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1743775324480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tiny_npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_npu " "Found entity 1: tiny_npu" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_512x1408 " "Found entity 1: ram_512x1408" {  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_int8 " "Found entity 1: mult_int8" {  } { { "../ip_cores/mult_int8.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_176x1408 " "Found entity 1: ram_176x1408" {  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 int18_to_fp16 " "Found entity 1: int18_to_fp16" {  } { { "../ip_cores/int18_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (int18_to_fp16) " "Found design unit 1: dspba_library_package (int18_to_fp16)" {  } { { "../ip_cores/int18_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int18_to_fp16_0002-normal " "Found design unit 1: int18_to_fp16_0002-normal" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324684 ""} { "Info" "ISGN_ENTITY_NAME" "1 int18_to_fp16_0002 " "Found entity 1: int18_to_fp16_0002" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp16_to_int16 " "Found entity 1: fp16_to_int16" {  } { { "../ip_cores/fp16_to_int16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp16_to_int16) " "Found design unit 1: dspba_library_package (fp16_to_int16)" {  } { { "../ip_cores/fp16_to_int16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp16_to_int16_0002-normal " "Found design unit 1: fp16_to_int16_0002-normal" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324686 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp16_to_int16_0002 " "Found entity 1: fp16_to_int16_0002" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fp16 " "Found entity 1: mult_fp16" {  } { { "../ip_cores/mult_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mult_fp16) " "Found design unit 1: dspba_library_package (mult_fp16)" {  } { { "../ip_cores/mult_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_fp16_0002-normal " "Found design unit 1: mult_fp16_0002-normal" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_fp16_0002 " "Found entity 1: mult_fp16_0002" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 int16_to_fp16 " "Found entity 1: int16_to_fp16" {  } { { "../ip_cores/int16_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (int16_to_fp16) " "Found design unit 1: dspba_library_package (int16_to_fp16)" {  } { { "../ip_cores/int16_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int16_to_fp16_0002-normal " "Found design unit 1: int16_to_fp16_0002-normal" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324690 ""} { "Info" "ISGN_ENTITY_NAME" "1 int16_to_fp16_0002 " "Found entity 1: int16_to_fp16_0002" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uint16_to_fp16 " "Found entity 1: uint16_to_fp16" {  } { { "../ip_cores/uint16_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (uint16_to_fp16) " "Found design unit 1: dspba_library_package (uint16_to_fp16)" {  } { { "../ip_cores/uint16_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uint16_to_fp16_0002-normal " "Found design unit 1: uint16_to_fp16_0002-normal" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324692 ""} { "Info" "ISGN_ENTITY_NAME" "1 uint16_to_fp16_0002 " "Found entity 1: uint16_to_fp16_0002" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "../ip_cores/rsqrt.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (rsqrt) " "Found design unit 1: dspba_library_package (rsqrt)" {  } { { "../ip_cores/rsqrt/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt_0002-normal " "Found design unit 1: rsqrt_0002-normal" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324694 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt_0002 " "Found entity 1: rsqrt_0002" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324707 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324710 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324710 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324710 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324710 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324712 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "byte_to_word_shift altera_merlin_burst_adapter_new.sv(360) " "HDL info at altera_merlin_burst_adapter_new.sv(360): see declaration for object \"byte_to_word_shift\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 360 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324716 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324720 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ADDR_INCR altera_wrap_burst_converter.sv(280) " "HDL info at altera_wrap_burst_converter.sv(280): see declaration for object \"ADDR_INCR\"" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 280 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_read_wrapper " "Found entity 1: avmm_sdram_read_wrapper" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_wrapper " "Found entity 1: avmm_sdram_wrapper" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_f2h.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/pio32_f2h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_f2h " "Found entity 1: pio32_f2h" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_h2f.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/pio32_h2f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_h2f " "Found entity 1: pio32_h2f" {  } { { "db/ip/soc_system/submodules/pio32_h2f.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_h2f.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324755 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_0_router.sv(53) " "HDL info at soc_system_mm_interconnect_0_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324755 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_0_router.sv(54) " "HDL info at soc_system_mm_interconnect_0_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324755 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_0_router_002.sv(53) " "HDL info at soc_system_mm_interconnect_0_router_002.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_0_router_002.sv(54) " "HDL info at soc_system_mm_interconnect_0_router_002.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324756 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_1_router.sv(53) " "HDL info at soc_system_mm_interconnect_1_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_1_router.sv(54) " "HDL info at soc_system_mm_interconnect_1_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324761 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_1_router_001.sv(53) " "HDL info at soc_system_mm_interconnect_1_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_1_router_001.sv(54) " "HDL info at soc_system_mm_interconnect_1_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324761 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324763 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_2_router.sv(53) " "HDL info at soc_system_mm_interconnect_2_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324763 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_2_router.sv(54) " "HDL info at soc_system_mm_interconnect_2_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324764 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324764 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel soc_system_mm_interconnect_2_router_001.sv(53) " "HDL info at soc_system_mm_interconnect_2_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1743775324764 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel soc_system_mm_interconnect_2_router_001.sv(54) " "HDL info at soc_system_mm_interconnect_2_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324765 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775324765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775324765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_npu " "Elaborating entity \"tiny_npu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743775324865 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SDRAM_W tiny_npu.sv(45) " "Verilog HDL or VHDL information at tiny_npu.sv(45): object \"SDRAM_W\" declared but not used" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775324865 "|tiny_npu"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "tiny_npu.sv(152) " "Verilog HDL or VHDL arithmetic warning at tiny_npu.sv(152): loss of carry in addition or borrow in subtraction" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 152 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775324872 "|tiny_npu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input KEY\[1\] tiny_npu.sv(32) " "input port \"KEY\[1\]\" at tiny_npu.sv(32) has no fan-out" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 32 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324874 "|tiny_npu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input SW tiny_npu.sv(39) " "input port \"SW\" at tiny_npu.sv(39) has no fan-out" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324874 "|tiny_npu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input FPGA_CLK2_50 tiny_npu.sv(10) " "input port \"FPGA_CLK2_50\" at tiny_npu.sv(10) has no fan-out" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 10 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324874 "|tiny_npu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input FPGA_CLK3_50 tiny_npu.sv(11) " "input port \"FPGA_CLK3_50\" at tiny_npu.sv(11) has no fan-out" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 11 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324874 "|tiny_npu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_intf sdram_intf:i_sdram_intf_bi_0 " "Elaborating entity \"sdram_intf\" for hierarchy \"sdram_intf:i_sdram_intf_bi_0\"" {  } { { "tiny_npu.sv" "i_sdram_intf_bi_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324888 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "sdram_intf " "Entity \"sdram_intf\" contains only dangling pins" {  } { { "tiny_npu.sv" "i_sdram_intf_bi_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 62 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775324889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read_intf sdram_read_intf:i_sdram_intf_read_0 " "Elaborating entity \"sdram_read_intf\" for hierarchy \"sdram_read_intf:i_sdram_intf_read_0\"" {  } { { "tiny_npu.sv" "i_sdram_intf_read_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324890 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "sdram_read_intf " "Entity \"sdram_read_intf\" contains only dangling pins" {  } { { "tiny_npu.sv" "i_sdram_intf_read_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 63 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775324891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "tiny_npu.sv" "u0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_sdram_read_wrapper soc_system:u0\|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0 " "Elaborating entity \"avmm_sdram_read_wrapper\" for hierarchy \"soc_system:u0\|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0\"" {  } { { "db/ip/soc_system/soc_system.v" "avmm_sdram_read_wrapper_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 avmm_sdram_read_wrapper.sv(42) " "Verilog HDL assignment warning at avmm_sdram_read_wrapper.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(61) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(61): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 61 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(63) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(63): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(64) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(64): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 64 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(65) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(65): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 65 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(71) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(71): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 71 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(77) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(77): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 77 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(84) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_read_wrapper.sv(85) " "Verilog HDL Assignment information at avmm_sdram_read_wrapper.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avmm_sdram_read_wrapper.sv(69) " "Verilog HDL Case Statement information at avmm_sdram_read_wrapper.sv(69): all case item expressions in this case statement are onehot" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775324921 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_sdram_wrapper soc_system:u0\|avmm_sdram_wrapper:avmm_sdram_wrapper_0 " "Elaborating entity \"avmm_sdram_wrapper\" for hierarchy \"soc_system:u0\|avmm_sdram_wrapper:avmm_sdram_wrapper_0\"" {  } { { "db/ip/soc_system/soc_system.v" "avmm_sdram_wrapper_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 avmm_sdram_wrapper.sv(56) " "Verilog HDL assignment warning at avmm_sdram_wrapper.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775324927 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(82) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(82): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 82 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(83) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(85) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(86) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(86): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 86 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(87) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(87): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 87 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(89) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(89): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 89 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(95) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(95): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 95 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(104) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(104): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 104 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(111) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(111): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 111 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(112) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(112): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(119) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(119): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(121) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(121): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 121 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(127) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(127): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 127 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(131) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(131): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 131 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avmm_sdram_wrapper.sv(132) " "Verilog HDL Assignment information at avmm_sdram_wrapper.sv(132): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 132 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avmm_sdram_wrapper.sv(93) " "Verilog HDL Case Statement information at avmm_sdram_wrapper.sv(93): all case item expressions in this case statement are onehot" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775324928 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775324995 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "IS_HHP_HPS hps_sdram_pll.sv(48) " "Verilog HDL or VHDL information at hps_sdram_pll.sv(48): object \"IS_HHP_HPS\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "GENERIC_PLL hps_sdram_pll.sv(52) " "Verilog HDL or VHDL information at hps_sdram_pll.sv(52): object \"GENERIC_PLL\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REF_CLK_PERIOD_PS hps_sdram_pll.sv(54) " "Verilog HDL or VHDL information at hps_sdram_pll.sv(54): object \"REF_CLK_PERIOD_PS\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input global_reset_n hps_sdram_pll.sv(82) " "input port \"global_reset_n\" at hps_sdram_pll.sv(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_ref_clk hps_sdram_pll.sv(83) " "input port \"pll_ref_clk\" at hps_sdram_pll.sv(83) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 83 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775324996 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325000 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "READ_VALID_FIFO_SIZE hps_sdram_p0.sv(188) " "Verilog HDL or VHDL information at hps_sdram_p0.sv(188): object \"READ_VALID_FIFO_SIZE\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 188 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325000 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "READ_FIFO_SIZE hps_sdram_p0.sv(191) " "Verilog HDL or VHDL information at hps_sdram_p0.sv(191): object \"READ_FIFO_SIZE\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 191 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325000 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DLL_OFFSET_CTRL_WIDTH hps_sdram_p0.sv(199) " "Verilog HDL or VHDL information at hps_sdram_p0.sv(199): object \"DLL_OFFSET_CTRL_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 199 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325000 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SIM_FILESET hps_sdram_p0.sv(217) " "Verilog HDL or VHDL information at hps_sdram_p0.sv(217): object \"SIM_FILESET\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 217 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325000 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "hps_sdram_p0.sv(405) " "Verilog HDL conditional expression warning at hps_sdram_p0.sv(405): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325001 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775325001 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MR1_ODS hps_sdram_p0_acv_hard_memphy.v(181) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(181): object \"MR1_ODS\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 181 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MR1_RTT hps_sdram_p0_acv_hard_memphy.v(182) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(182): object \"MR1_RTT\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 182 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MR2_RTT_WR hps_sdram_p0_acv_hard_memphy.v(183) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(183): object \"MR2_RTT_WR\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 183 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_PROTOCOL hps_sdram_p0_acv_hard_memphy.v(185) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(185): object \"TB_PROTOCOL\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 185 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_MEM_CLK_FREQ hps_sdram_p0_acv_hard_memphy.v(186) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(186): object \"TB_MEM_CLK_FREQ\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 186 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_RATE hps_sdram_p0_acv_hard_memphy.v(187) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(187): object \"TB_RATE\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 187 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325022 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_MEM_DQ_WIDTH hps_sdram_p0_acv_hard_memphy.v(188) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(188): object \"TB_MEM_DQ_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 188 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325023 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_MEM_DQS_WIDTH hps_sdram_p0_acv_hard_memphy.v(189) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(189): object \"TB_MEM_DQS_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 189 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325023 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TB_PLL_DLL_MASTER hps_sdram_p0_acv_hard_memphy.v(190) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(190): object \"TB_PLL_DLL_MASTER\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 190 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325023 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "FAST_SIM_CALIBRATION hps_sdram_p0_acv_hard_memphy.v(193) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(193): object \"FAST_SIM_CALIBRATION\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 193 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325023 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SEQ_CALIB_INIT hps_sdram_p0_acv_hard_memphy.v(432) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(432): object \"SEQ_CALIB_INIT\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 432 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325023 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "phy_ddio_ck_n hps_sdram_p0_acv_hard_memphy.v(395) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(395): object \"phy_ddio_ck_n\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 395 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325024 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "read_capture_clk hps_sdram_p0_acv_hard_memphy.v(416) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(416): object \"read_capture_clk\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 416 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325024 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743775325024 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "reset_n_resync_clk hps_sdram_p0_acv_hard_memphy.v(424) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_memphy.v(424): object \"reset_n_resync_clk\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 424 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325024 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325024 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743775325027 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775325027 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_afi_half_clk hps_sdram_p0_acv_hard_memphy.v(362) " "input port \"pll_afi_half_clk\" at hps_sdram_p0_acv_hard_memphy.v(362) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 362 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325028 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_addr_cmd_clk hps_sdram_p0_acv_hard_memphy.v(363) " "input port \"pll_addr_cmd_clk\" at hps_sdram_p0_acv_hard_memphy.v(363) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 363 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325028 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775325067 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775325067 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "phy_clk_addr_cmd hps_sdram_p0_acv_ldc.v(48) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_ldc.v(48): object \"phy_clk_addr_cmd\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325067 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "phy_clk_addr_cmd_cps hps_sdram_p0_acv_ldc.v(49) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_ldc.v(49): object \"phy_clk_addr_cmd_cps\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325067 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_dq_clk hps_sdram_p0_acv_ldc.v(35) " "input port \"pll_dq_clk\" at hps_sdram_p0_acv_ldc.v(35) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 35 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325067 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325070 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "FAST_SIM_MODEL hps_sdram_p0_acv_hard_io_pads.v(89) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(89): object \"FAST_SIM_MODEL\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325071 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AFI_DATA_MASK_WIDTH hps_sdram_p0_acv_hard_io_pads.v(114) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(114): object \"AFI_DATA_MASK_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325071 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DQDQS_DM_WIDTH hps_sdram_p0_acv_hard_io_pads.v(270) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(270): object \"DQDQS_DM_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 270 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325071 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_OF_DQDQS_WITH_DM hps_sdram_p0_acv_hard_io_pads.v(272) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(272): object \"NUM_OF_DQDQS_WITH_DM\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 272 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325071 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_phy_dq hps_sdram_p0_acv_hard_io_pads.v(196) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(196): object \"mem_phy_dq\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 196 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325072 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "read_bidir_dll_phy_delayctrl hps_sdram_p0_acv_hard_io_pads.v(197) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(197): object \"read_bidir_dll_phy_delayctrl\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 197 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325072 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bidir_read_dqs_bus_out hps_sdram_p0_acv_hard_io_pads.v(198) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(198): object \"bidir_read_dqs_bus_out\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 198 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325072 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bidir_read_dq_input_data_out_high hps_sdram_p0_acv_hard_io_pads.v(199) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(199): object \"bidir_read_dq_input_data_out_high\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 199 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325072 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "bidir_read_dq_input_data_out_low hps_sdram_p0_acv_hard_io_pads.v(200) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_io_pads.v(200): object \"bidir_read_dq_input_data_out_low\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 200 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325072 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input seq_read_latency_counter hps_sdram_p0_acv_hard_io_pads.v(172) " "input port \"seq_read_latency_counter\" at hps_sdram_p0_acv_hard_io_pads.v(172) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 172 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input seq_read_increment_vfifo_fr hps_sdram_p0_acv_hard_io_pads.v(173) " "input port \"seq_read_increment_vfifo_fr\" at hps_sdram_p0_acv_hard_io_pads.v(173) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 173 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input seq_read_increment_vfifo_hr hps_sdram_p0_acv_hard_io_pads.v(174) " "input port \"seq_read_increment_vfifo_hr\" at hps_sdram_p0_acv_hard_io_pads.v(174) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 174 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dmdout\[24..16\] hps_sdram_p0_acv_hard_io_pads.v(179) " "input port \"phy_ddio_dmdout\[24..16\]\" at hps_sdram_p0_acv_hard_io_pads.v(179) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 179 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqdout\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(180) " "input port \"phy_ddio_dqdout\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(180) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 180 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqdout\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(180) " "input port \"phy_ddio_dqdout\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(180) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 180 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqdout\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(180) " "input port \"phy_ddio_dqdout\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(180) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 180 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqdout\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(180) " "input port \"phy_ddio_dqdout\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(180) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 180 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqs_oe\[9..8\] hps_sdram_p0_acv_hard_io_pads.v(181) " "input port \"phy_ddio_dqs_oe\[9..8\]\" at hps_sdram_p0_acv_hard_io_pads.v(181) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 181 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqsdout\[19..16\] hps_sdram_p0_acv_hard_io_pads.v(182) " "input port \"phy_ddio_dqsdout\[19..16\]\" at hps_sdram_p0_acv_hard_io_pads.v(182) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 182 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqsb_oe hps_sdram_p0_acv_hard_io_pads.v(183) " "input port \"phy_ddio_dqsb_oe\" at hps_sdram_p0_acv_hard_io_pads.v(183) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 183 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_oct\[9..8\] hps_sdram_p0_acv_hard_io_pads.v(184) " "input port \"phy_ddio_dqslogic_oct\[9..8\]\" at hps_sdram_p0_acv_hard_io_pads.v(184) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 184 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_fiforeset\[4\] hps_sdram_p0_acv_hard_io_pads.v(185) " "input port \"phy_ddio_dqslogic_fiforeset\[4\]\" at hps_sdram_p0_acv_hard_io_pads.v(185) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 185 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_aclr_pstamble\[4\] hps_sdram_p0_acv_hard_io_pads.v(186) " "input port \"phy_ddio_dqslogic_aclr_pstamble\[4\]\" at hps_sdram_p0_acv_hard_io_pads.v(186) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 186 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_aclr_fifoctrl\[4\] hps_sdram_p0_acv_hard_io_pads.v(187) " "input port \"phy_ddio_dqslogic_aclr_fifoctrl\[4\]\" at hps_sdram_p0_acv_hard_io_pads.v(187) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 187 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325076 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_incwrptr\[9..8\] hps_sdram_p0_acv_hard_io_pads.v(188) " "input port \"phy_ddio_dqslogic_incwrptr\[9..8\]\" at hps_sdram_p0_acv_hard_io_pads.v(188) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 188 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_readlatency\[24..20\] hps_sdram_p0_acv_hard_io_pads.v(189) " "input port \"phy_ddio_dqslogic_readlatency\[24..20\]\" at hps_sdram_p0_acv_hard_io_pads.v(189) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 189 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_incrdataen\[9..8\] hps_sdram_p0_acv_hard_io_pads.v(192) " "input port \"phy_ddio_dqslogic_incrdataen\[9..8\]\" at hps_sdram_p0_acv_hard_io_pads.v(192) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqslogic_dqsena\[9..8\] hps_sdram_p0_acv_hard_io_pads.v(193) " "input port \"phy_ddio_dqslogic_dqsena\[9..8\]\" at hps_sdram_p0_acv_hard_io_pads.v(193) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 193 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqoe\[89..70\] hps_sdram_p0_acv_hard_io_pads.v(194) " "input port \"phy_ddio_dqoe\[89..70\]\" at hps_sdram_p0_acv_hard_io_pads.v(194) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 194 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqoe\[53..52\] hps_sdram_p0_acv_hard_io_pads.v(194) " "input port \"phy_ddio_dqoe\[53..52\]\" at hps_sdram_p0_acv_hard_io_pads.v(194) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 194 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqoe\[35..34\] hps_sdram_p0_acv_hard_io_pads.v(194) " "input port \"phy_ddio_dqoe\[35..34\]\" at hps_sdram_p0_acv_hard_io_pads.v(194) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 194 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_dqoe\[17..16\] hps_sdram_p0_acv_hard_io_pads.v(194) " "input port \"phy_ddio_dqoe\[17..16\]\" at hps_sdram_p0_acv_hard_io_pads.v(194) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 194 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_clk hps_sdram_p0_acv_hard_io_pads.v(148) " "input port \"avl_clk\" at hps_sdram_p0_acv_hard_io_pads.v(148) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 148 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_mem_clk hps_sdram_p0_acv_hard_io_pads.v(149) " "input port \"pll_mem_clk\" at hps_sdram_p0_acv_hard_io_pads.v(149) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 149 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_dqs_ena_clk hps_sdram_p0_acv_hard_io_pads.v(152) " "input port \"pll_dqs_ena_clk\" at hps_sdram_p0_acv_hard_io_pads.v(152) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 152 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_addr_cmd_clk hps_sdram_p0_acv_hard_io_pads.v(153) " "input port \"pll_addr_cmd_clk\" at hps_sdram_p0_acv_hard_io_pads.v(153) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 153 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325077 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325085 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "addr_cmd_clk hps_sdram_p0_acv_hard_addr_cmd_pads.v(135) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(135): object \"addr_cmd_clk\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325086 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "outputdelaysetting hps_sdram_p0_acv_hard_addr_cmd_pads.v(205) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(205): object \"outputdelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 205 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "outputenabledelaysetting hps_sdram_p0_acv_hard_addr_cmd_pads.v(206) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(206): object \"outputenabledelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 206 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "outputhalfratebypass hps_sdram_p0_acv_hard_addr_cmd_pads.v(207) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(207): object \"outputhalfratebypass\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 207 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "inputdelaysetting hps_sdram_p0_acv_hard_addr_cmd_pads.v(208) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(208): object \"inputdelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 208 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rfifo_clock_select hps_sdram_p0_acv_hard_addr_cmd_pads.v(210) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(210): object \"rfifo_clock_select\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 210 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rfifo_mode hps_sdram_p0_acv_hard_addr_cmd_pads.v(211) " "Verilog HDL or VHDL information at hps_sdram_p0_acv_hard_addr_cmd_pads.v(211): object \"rfifo_mode\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 211 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325087 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phy_ddio_ck\[3..2\] hps_sdram_p0_acv_hard_addr_cmd_pads.v(98) " "input port \"phy_ddio_ck\[3..2\]\" at hps_sdram_p0_acv_hard_addr_cmd_pads.v(98) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325089 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n hps_sdram_p0_acv_hard_addr_cmd_pads.v(81) " "input port \"reset_n\" at hps_sdram_p0_acv_hard_addr_cmd_pads.v(81) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325089 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n_afi_clk hps_sdram_p0_acv_hard_addr_cmd_pads.v(82) " "input port \"reset_n_afi_clk\" at hps_sdram_p0_acv_hard_addr_cmd_pads.v(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325089 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pll_afi_clk hps_sdram_p0_acv_hard_addr_cmd_pads.v(83) " "input port \"pll_afi_clk\" at hps_sdram_p0_acv_hard_addr_cmd_pads.v(83) has no fan-out" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 83 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325089 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775325181 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743775325181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775325202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775325202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325209 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL hps_sdram_p0_altdqdqs.v(101) " "Verilog HDL or VHDL information at hps_sdram_p0_altdqdqs.v(101): object \"ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL\" declared but not used" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325209 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "INPUT_FREQ altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(87) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(87): object \"INPUT_FREQ\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DELAY_CHAIN_BUFFER_MODE altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(89) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(89): object \"DELAY_CHAIN_BUFFER_MODE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DQS_PHASE_SETTING altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(90) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(90): object \"DQS_PHASE_SETTING\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DQS_ENABLE_PHASE_SETTING altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(93) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(93): object \"DQS_ENABLE_PHASE_SETTING\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_TERMINATION_CONTROL altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(97) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(97): object \"USE_TERMINATION_CONTROL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_DQS_ENABLE altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(99) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(99): object \"USE_DQS_ENABLE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_IO_CONFIG altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(100) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(100): object \"USE_IO_CONFIG\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_DQS_CONFIG altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(101) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(101): object \"USE_DQS_CONFIG\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_OFFSET_CTRL altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(103) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(103): object \"USE_OFFSET_CTRL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "HR_DDIO_OUT_HAS_THREE_REGS altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(104) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(104): object \"HR_DDIO_OUT_HAS_THREE_REGS\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fpga_width_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(127) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(127): object \"fpga_width_in\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DQS_ENABLE_PHASECTRL altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(132) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(132): object \"DQS_ENABLE_PHASECTRL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325215 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(141) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(141): object \"ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CALIBRATION_SUPPORT altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(144) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(144): object \"CALIBRATION_SUPPORT\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "READ_FIFO_MODE altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(148) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(148): object \"READ_FIFO_MODE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUTPUT_ALIGNMENT_DELAY altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(155) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(155): object \"OUTPUT_ALIGNMENT_DELAY\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_LDC_AS_LOW_SKEW_CLOCK altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(176) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(176): object \"USE_LDC_AS_LOW_SKEW_CLOCK\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 176 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DLL_USE_2X_CLK altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(177) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(177): object \"DLL_USE_2X_CLK\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 177 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DQS_ENABLE_AFTER_T7 altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(179) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(179): object \"DQS_ENABLE_AFTER_T7\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 179 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325216 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsnbusout altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(228) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(228): object \"dqsnbusout\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 228 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "inputclkdelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(233) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(233): object \"inputclkdelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 233 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "inputclkndelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(234) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(234): object \"inputclkndelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 234 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fr_term altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(283) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(283): object \"fr_term\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 283 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dividerphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(367) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(367): object \"dividerphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 367 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqoutputphaseinvert altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(368) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(368): object \"dqoutputphaseinvert\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 368 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqoutputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(369) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(369): object \"dqoutputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 369 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsoutputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(371) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(371): object \"dqsoutputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 371 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "resyncinputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(372) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(372): object \"resyncinputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 372 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsinputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(376) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(376): object \"dqsinputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 376 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqoutputpowerdown altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(378) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(378): object \"dqoutputpowerdown\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 378 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsoutputpowerdown altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(379) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(379): object \"dqsoutputpowerdown\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 379 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "resyncinputpowerdown altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(380) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(380): object \"resyncinputpowerdown\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 380 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325224 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsenablectrlpowerdown altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(381) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(381): object \"dqsenablectrlpowerdown\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 381 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dq2xoutputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(383) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(383): object \"dq2xoutputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 383 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dq2xoutputphaseinvert altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(384) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(384): object \"dq2xoutputphaseinvert\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 384 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqs2xoutputphasesetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(385) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(385): object \"dqs2xoutputphasesetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 385 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqs2xoutputphaseinvert altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(386) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(386): object \"dqs2xoutputphaseinvert\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 386 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsbusoutfinedelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(388) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(388): object \"dqsbusoutfinedelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 388 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsenablefinedelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(390) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(390): object \"dqsenablefinedelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 390 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsoutputphaseinvert altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(391) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(391): object \"dqsoutputphaseinvert\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 391 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enadataoutbypass altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(392) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(392): object \"enadataoutbypass\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 392 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enainputcycledelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(395) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(395): object \"enainputcycledelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 395 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enainputphasetransferreg altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(396) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(396): object \"enainputphasetransferreg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 396 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enaoctphasetransferreg altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(398) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(398): object \"enaoctphasetransferreg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 398 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enaoutputphasetransferreg altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(399) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(399): object \"enaoutputphasetransferreg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 399 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enadqsphasetransferreg altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(400) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(400): object \"enadqsphasetransferreg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 400 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enadqscycledelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(401) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(401): object \"enadqscycledelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 401 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enaoctcycledelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(402) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(402): object \"enaoctcycledelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 402 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enaoutputcycledelaysetting altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(403) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(403): object \"enaoutputcycledelaysetting\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 403 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "resyncinputphaseinvert altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(406) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(406): object \"resyncinputphaseinvert\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 406 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dq_dr_clock altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(462) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(462): object \"dq_dr_clock\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 462 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqs_dr_clock altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(463) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(463): object \"dqs_dr_clock\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 463 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "os_dtc altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1261) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1261): object \"os_dtc\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1261 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325225 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "os_dtc_bar altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1262) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1262): object \"os_dtc_bar\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1262 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325226 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "dqsnbusout_to_ddio_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1891) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(1891): object \"dqsnbusout_to_ddio_in\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 1891 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325226 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "delayed_data_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2095) " "Verilog HDL or VHDL information at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2095): object \"delayed_data_in\" declared but not used" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 2095 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325227 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dll_offsetdelay_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(158) " "input port \"dll_offsetdelay_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(158) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 158 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input capture_strobe_ena\[0\] altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(173) " "input port \"capture_strobe_ena\[0\]\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(173) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 173 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_data_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(167) " "input port \"read_data_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(167) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 167 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input capture_strobe_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(171) " "input port \"capture_strobe_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(171) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 171 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input capture_strobe_n_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(172) " "input port \"capture_strobe_n_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(172) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 172 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input core_clock_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(160) " "input port \"core_clock_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(160) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 160 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input dr_clock_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(211) " "input port \"dr_clock_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(211) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 211 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input strobe_ena_hr_clock_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(163) " "input port \"strobe_ena_hr_clock_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(163) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 163 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n_core_clock_in altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(175) " "input port \"reset_n_core_clock_in\" at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(175) has no fan-out" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 175 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325239 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "APB_DATA_WIDTH altera_mem_if_hhp_qseq_synth_top.v(17) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(17): object \"APB_DATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 17 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "APB_ADDR_WIDTH altera_mem_if_hhp_qseq_synth_top.v(18) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(18): object \"APB_ADDR_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 18 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_DATA_WIDTH altera_mem_if_hhp_qseq_synth_top.v(19) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(19): object \"AVL_DATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 19 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_ADDR_WIDTH altera_mem_if_hhp_qseq_synth_top.v(20) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(20): object \"AVL_ADDR_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 20 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_MMR_DATA_WIDTH altera_mem_if_hhp_qseq_synth_top.v(21) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(21): object \"AVL_MMR_DATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 21 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_MMR_ADDR_WIDTH altera_mem_if_hhp_qseq_synth_top.v(22) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(22): object \"AVL_MMR_ADDR_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 22 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MEM_IF_DQS_WIDTH altera_mem_if_hhp_qseq_synth_top.v(23) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(23): object \"MEM_IF_DQS_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 23 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MEM_IF_DQ_WIDTH altera_mem_if_hhp_qseq_synth_top.v(24) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(24): object \"MEM_IF_DQ_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 24 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MEM_IF_DM_WIDTH altera_mem_if_hhp_qseq_synth_top.v(25) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(25): object \"MEM_IF_DM_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 25 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MEM_IF_CS_WIDTH altera_mem_if_hhp_qseq_synth_top.v(27) " "Verilog HDL or VHDL information at altera_mem_if_hhp_qseq_synth_top.v(27): object \"MEM_IF_CS_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 27 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775325332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325336 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_ADDR_WIDTH altera_mem_if_hard_memory_controller_top_cyclonev.sv(195) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(195): object \"AVL_ADDR_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 195 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325338 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AVL_DATA_WIDTH altera_mem_if_hard_memory_controller_top_cyclonev.sv(196) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(196): object \"AVL_DATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 196 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325338 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MEM_IF_CHIP_BITS altera_mem_if_hard_memory_controller_top_cyclonev.sv(200) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(200): object \"MEM_IF_CHIP_BITS\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 200 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325338 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(238) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(238): object \"MSB_RFIFO_PORT_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 238 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(242) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(242): object \"MSB_RFIFO_PORT_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 242 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(246) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(246): object \"MSB_RFIFO_PORT_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 246 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(250) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(250): object \"MSB_RFIFO_PORT_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 250 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_4 altera_mem_if_hard_memory_controller_top_cyclonev.sv(254) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(254): object \"MSB_RFIFO_PORT_4\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 254 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MSB_RFIFO_PORT_5 altera_mem_if_hard_memory_controller_top_cyclonev.sv(258) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(258): object \"MSB_RFIFO_PORT_5\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 258 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325339 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MAX_PORT_BL altera_mem_if_hard_memory_controller_top_cyclonev.sv(605) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(605): object \"MAX_PORT_BL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 605 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325340 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CFG_MEM_IF_CHIP altera_mem_if_hard_memory_controller_top_cyclonev.sv(613) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(613): object \"CFG_MEM_IF_CHIP\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 613 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325340 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(878) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(878): object \"i_avst_cmd_reset_n_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 878 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(879) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(879): object \"i_avst_cmd_reset_n_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 879 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(880) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(880): object \"i_avst_cmd_reset_n_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 880 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(881) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(881): object \"i_avst_cmd_reset_n_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 881 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_4 altera_mem_if_hard_memory_controller_top_cyclonev.sv(882) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(882): object \"i_avst_cmd_reset_n_4\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 882 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_cmd_reset_n_5 altera_mem_if_hard_memory_controller_top_cyclonev.sv(883) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(883): object \"i_avst_cmd_reset_n_5\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 883 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(896) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(896): object \"i_avst_wrack_ready_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 896 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(897) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(897): object \"i_avst_wrack_ready_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 897 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(898) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(898): object \"i_avst_wrack_ready_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 898 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(899) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(899): object \"i_avst_wrack_ready_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 899 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_4 altera_mem_if_hard_memory_controller_top_cyclonev.sv(900) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(900): object \"i_avst_wrack_ready_4\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 900 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wrack_ready_5 altera_mem_if_hard_memory_controller_top_cyclonev.sv(901) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(901): object \"i_avst_wrack_ready_5\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 901 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_clk_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(914) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(914): object \"i_avst_rd_clk_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 914 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325343 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_clk_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(915) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(915): object \"i_avst_rd_clk_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 915 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_clk_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(916) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(916): object \"i_avst_rd_clk_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 916 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_clk_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(917) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(917): object \"i_avst_rd_clk_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 917 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_reset_n_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(918) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(918): object \"i_avst_rd_reset_n_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 918 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_reset_n_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(919) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(919): object \"i_avst_rd_reset_n_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 919 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_reset_n_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(920) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(920): object \"i_avst_rd_reset_n_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 920 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_reset_n_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(921) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(921): object \"i_avst_rd_reset_n_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 921 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_ready_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(930) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(930): object \"i_avst_rd_ready_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 930 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_ready_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(931) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(931): object \"i_avst_rd_ready_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 931 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_ready_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(932) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(932): object \"i_avst_rd_ready_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 932 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_rd_ready_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(933) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(933): object \"i_avst_rd_ready_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 933 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_clk_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(934) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(934): object \"i_avst_wr_clk_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 934 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_clk_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(935) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(935): object \"i_avst_wr_clk_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 935 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_clk_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(936) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(936): object \"i_avst_wr_clk_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 936 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_clk_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(937) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(937): object \"i_avst_wr_clk_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 937 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_reset_n_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(938) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(938): object \"i_avst_wr_reset_n_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 938 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_reset_n_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(939) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(939): object \"i_avst_wr_reset_n_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 939 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_reset_n_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(940) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(940): object \"i_avst_wr_reset_n_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 940 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i_avst_wr_reset_n_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(941) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(941): object \"i_avst_wr_reset_n_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 941 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_clk altera_mem_if_hard_memory_controller_top_cyclonev.sv(965) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(965): object \"mmr_clk\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 965 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_reset_n altera_mem_if_hard_memory_controller_top_cyclonev.sv(966) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(966): object \"mmr_reset_n\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 966 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_read_req altera_mem_if_hard_memory_controller_top_cyclonev.sv(967) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(967): object \"mmr_read_req\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 967 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_write_req altera_mem_if_hard_memory_controller_top_cyclonev.sv(968) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(968): object \"mmr_write_req\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 968 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_burst_count altera_mem_if_hard_memory_controller_top_cyclonev.sv(969) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(969): object \"mmr_burst_count\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 969 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_burst_begin altera_mem_if_hard_memory_controller_top_cyclonev.sv(970) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(970): object \"mmr_burst_begin\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 970 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_addr altera_mem_if_hard_memory_controller_top_cyclonev.sv(971) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(971): object \"mmr_addr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 971 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_wdata altera_mem_if_hard_memory_controller_top_cyclonev.sv(972) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(972): object \"mmr_wdata\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 972 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_be altera_mem_if_hard_memory_controller_top_cyclonev.sv(973) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(973): object \"mmr_be\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 973 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_rdata altera_mem_if_hard_memory_controller_top_cyclonev.sv(974) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(974): object \"mmr_rdata\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 974 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_rdata_valid altera_mem_if_hard_memory_controller_top_cyclonev.sv(975) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(975): object \"mmr_rdata_valid\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 975 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mmr_waitrequest altera_mem_if_hard_memory_controller_top_cyclonev.sv(976) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(976): object \"mmr_waitrequest\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 976 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_clk altera_mem_if_hard_memory_controller_top_cyclonev.sv(977) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(977): object \"sc_clk\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 977 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325344 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_reset_n altera_mem_if_hard_memory_controller_top_cyclonev.sv(978) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(978): object \"sc_reset_n\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 978 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_read_req altera_mem_if_hard_memory_controller_top_cyclonev.sv(979) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(979): object \"sc_read_req\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 979 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_write_req altera_mem_if_hard_memory_controller_top_cyclonev.sv(980) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(980): object \"sc_write_req\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 980 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_burst_count altera_mem_if_hard_memory_controller_top_cyclonev.sv(981) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(981): object \"sc_burst_count\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 981 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_burst_begin altera_mem_if_hard_memory_controller_top_cyclonev.sv(982) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(982): object \"sc_burst_begin\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 982 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_addr altera_mem_if_hard_memory_controller_top_cyclonev.sv(983) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(983): object \"sc_addr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 983 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_wdata altera_mem_if_hard_memory_controller_top_cyclonev.sv(984) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(984): object \"sc_wdata\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 984 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_be altera_mem_if_hard_memory_controller_top_cyclonev.sv(985) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(985): object \"sc_be\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 985 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_rdata altera_mem_if_hard_memory_controller_top_cyclonev.sv(986) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(986): object \"sc_rdata\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 986 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_rdata_valid altera_mem_if_hard_memory_controller_top_cyclonev.sv(987) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(987): object \"sc_rdata_valid\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 987 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sc_waitrequest altera_mem_if_hard_memory_controller_top_cyclonev.sv(988) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(988): object \"sc_waitrequest\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 988 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "csrdin altera_mem_if_hard_memory_controller_top_cyclonev.sv(1003) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1003): object \"csrdin\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1003 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "csrdout altera_mem_if_hard_memory_controller_top_cyclonev.sv(1004) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1004): object \"csrdout\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1004 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "csrclk altera_mem_if_hard_memory_controller_top_cyclonev.sv(1005) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1005): object \"csrclk\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1005 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "csren altera_mem_if_hard_memory_controller_top_cyclonev.sv(1006) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1006): object \"csren\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1006 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "scanenable altera_mem_if_hard_memory_controller_top_cyclonev.sv(1007) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1007): object \"scanenable\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1007 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325345 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1173) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1173): object \"multi_fact_cmd0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1173 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1174) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1174): object \"multi_fact_cmd1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1174 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1175) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1175): object \"multi_fact_cmd2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1175 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1176) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1176): object \"multi_fact_cmd3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1176 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd4 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1177) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1177): object \"multi_fact_cmd4\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1177 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "multi_fact_cmd5 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1178) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1178): object \"multi_fact_cmd5\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1178 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "total_used_fifo altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180): object \"total_used_fifo\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1180 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "idx_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180): object \"idx_0\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1180 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "idx_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180): object \"idx_1\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1180 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "idx_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180): object \"idx_2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1180 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "idx_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180) " "Verilog HDL or VHDL information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1180): object \"idx_3\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1180 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325347 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1200) " "Verilog HDL Assignment information at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1200): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325355 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1247) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1247): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1247 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325385 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1249) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1249): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1249 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325386 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1251) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1251): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1251 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325386 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1253) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1253): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1253 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325386 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1260) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1260): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1260 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325387 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1262) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1262): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1262 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325387 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1264) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1264): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1264 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325387 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1266) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1266): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1266 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325387 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1273) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1273): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1273 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325388 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1275) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1275): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1275 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325388 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1277) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1277): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325388 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1279) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1279): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1279 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325388 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1286) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1286): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1286 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325389 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1288) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1288): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1288 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325389 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1290) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1290): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1290 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325389 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1292) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1292): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1292 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325390 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1299) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1299): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1299 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325390 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1301) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1301): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1301 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325391 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1303) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1303): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1303 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325391 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1305) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1305): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1305 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325391 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1312) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1312): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1312 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325392 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1314) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1314): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1314 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325392 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1316) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1316): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1316 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325392 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_mem_if_hard_memory_controller_top_cyclonev.sv(1318) " "Verilog HDL or VHDL arithmetic warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1318): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1318 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325392 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input afi_rlat altera_mem_if_hard_memory_controller_top_cyclonev.sv(797) " "input port \"afi_rlat\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(797) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 797 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325490 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input afi_clk altera_mem_if_hard_memory_controller_top_cyclonev.sv(680) " "input port \"afi_clk\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(680) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 680 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325490 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input afi_half_clk altera_mem_if_hard_memory_controller_top_cyclonev.sv(681) " "input port \"afi_half_clk\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(681) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 681 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325490 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input afi_reset_n altera_mem_if_hard_memory_controller_top_cyclonev.sv(682) " "input port \"afi_reset_n\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(682) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 682 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_0 altera_mem_if_hard_memory_controller_top_cyclonev.sv(724) " "input port \"avl_burstbegin_0\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(724) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 724 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(734) " "input port \"avl_burstbegin_1\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(734) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 734 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_2 altera_mem_if_hard_memory_controller_top_cyclonev.sv(744) " "input port \"avl_burstbegin_2\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(744) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 744 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_3 altera_mem_if_hard_memory_controller_top_cyclonev.sv(754) " "input port \"avl_burstbegin_3\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(754) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 754 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_4 altera_mem_if_hard_memory_controller_top_cyclonev.sv(764) " "input port \"avl_burstbegin_4\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(764) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 764 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input avl_burstbegin_5 altera_mem_if_hard_memory_controller_top_cyclonev.sv(774) " "input port \"avl_burstbegin_5\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(774) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 774 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input local_multicast altera_mem_if_hard_memory_controller_top_cyclonev.sv(826) " "input port \"local_multicast\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(826) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 826 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input local_priority altera_mem_if_hard_memory_controller_top_cyclonev.sv(827) " "input port \"local_priority\" at altera_mem_if_hard_memory_controller_top_cyclonev.sv(827) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 827 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325491 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325561 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DELAY_BUFFER_MODE altera_mem_if_dll_cyclonev.sv(33) " "Verilog HDL or VHDL information at altera_mem_if_dll_cyclonev.sv(33): object \"DELAY_BUFFER_MODE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 33 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325561 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DLL_OFFSET_CTRL_WIDTH altera_mem_if_dll_cyclonev.sv(36) " "Verilog HDL or VHDL information at altera_mem_if_dll_cyclonev.sv(36): object \"DLL_OFFSET_CTRL_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 36 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325561 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wire_dll_wys_m_offsetdelayctrlclkout altera_mem_if_dll_cyclonev.sv(44) " "Verilog HDL or VHDL information at altera_mem_if_dll_cyclonev.sv(44): object \"wire_dll_wys_m_offsetdelayctrlclkout\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325562 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wire_dll_wys_m_offsetdelayctrlout altera_mem_if_dll_cyclonev.sv(45) " "Verilog HDL or VHDL information at altera_mem_if_dll_cyclonev.sv(45): object \"wire_dll_wys_m_offsetdelayctrlout\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325562 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio32_f2h soc_system:u0\|pio32_f2h:pio32_f2h_0 " "Elaborating entity \"pio32_f2h\" for hierarchy \"soc_system:u0\|pio32_f2h:pio32_f2h_0\"" {  } { { "db/ip/soc_system/soc_system.v" "pio32_f2h_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio32_h2f soc_system:u0\|pio32_h2f:pio32_h2f_0 " "Elaborating entity \"pio32_h2f\" for hierarchy \"soc_system:u0\|pio32_h2f:pio32_h2f_0\"" {  } { { "db/ip/soc_system/soc_system.v" "pio32_h2f_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325572 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input pio32_h2f_0_reset_reset_bridge_in_reset_reset soc_system_mm_interconnect_0.v(48) " "input port \"pio32_h2f_0_reset_reset_bridge_in_reset_reset\" at soc_system_mm_interconnect_0.v(48) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325588 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325631 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325632 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325632 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325632 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325632 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325633 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[29..3\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[29..3\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325636 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RDATA_WIDTH altera_merlin_axi_master_ni.sv(34) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(34): object \"RDATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 34 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "WDATA_WIDTH altera_merlin_axi_master_ni.sv(35) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(35): object \"WDATA_WIDTH\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 35 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "WRITE_ISSUING_CAPABILITY altera_merlin_axi_master_ni.sv(40) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(40): object \"WRITE_ISSUING_CAPABILITY\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 40 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "READ_ISSUING_CAPABILITY altera_merlin_axi_master_ni.sv(41) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(41): object \"READ_ISSUING_CAPABILITY\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 41 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_axi_master_ni.sv(51) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(51): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_axi_master_ni.sv(106) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(106): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 106 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BITS_PER_SYMBOL altera_merlin_axi_master_ni.sv(222) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(222): object \"BITS_PER_SYMBOL\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 222 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325641 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_burst_address altera_merlin_axi_master_ni.sv(316) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(316): object \"incremented_burst_address\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 316 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "burstwrap_mask altera_merlin_axi_master_ni.sv(317) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(317): object \"burstwrap_mask\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 317 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "burst_address_high altera_merlin_axi_master_ni.sv(318) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(318): object \"burst_address_high\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 318 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "burst_address_low altera_merlin_axi_master_ni.sv(319) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(319): object \"burst_address_low\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 319 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "burst_address altera_merlin_axi_master_ni.sv(426) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(426): object \"burst_address\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 426 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "second_burst_address altera_merlin_axi_master_ni.sv(431) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(431): object \"second_burst_address\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 431 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "burst_address_incr altera_merlin_axi_master_ni.sv(432) " "Verilog HDL or VHDL information at altera_merlin_axi_master_ni.sv(432): object \"burst_address_incr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 432 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325642 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 altera_merlin_axi_master_ni.sv(331) " "Verilog HDL Assignment information at altera_merlin_axi_master_ni.sv(331): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 331 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325643 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_axi_master_ni.sv(334) " "Verilog HDL Assignment information at altera_merlin_axi_master_ni.sv(334): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 334 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325643 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_axi_master_ni.sv(561) " "Verilog HDL Assignment information at altera_merlin_axi_master_ni.sv(561): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 561 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325645 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_axi_master_ni.sv(562) " "Verilog HDL Assignment information at altera_merlin_axi_master_ni.sv(562): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 562 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325645 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input awlock\[1\] altera_merlin_axi_master_ni.sv(123) " "input port \"awlock\[1\]\" at altera_merlin_axi_master_ni.sv(123) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input awqos altera_merlin_axi_master_ni.sv(126) " "input port \"awqos\" at altera_merlin_axi_master_ni.sv(126) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input awregion altera_merlin_axi_master_ni.sv(127) " "input port \"awregion\" at altera_merlin_axi_master_ni.sv(127) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 127 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wid altera_merlin_axi_master_ni.sv(134) " "input port \"wid\" at altera_merlin_axi_master_ni.sv(134) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wuser\[0\] altera_merlin_axi_master_ni.sv(139) " "input port \"wuser\[0\]\" at altera_merlin_axi_master_ni.sv(139) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input arlock\[1\] altera_merlin_axi_master_ni.sv(157) " "input port \"arlock\[1\]\" at altera_merlin_axi_master_ni.sv(157) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 157 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input arqos altera_merlin_axi_master_ni.sv(160) " "input port \"arqos\" at altera_merlin_axi_master_ni.sv(160) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 160 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input arregion altera_merlin_axi_master_ni.sv(161) " "input port \"arregion\" at altera_merlin_axi_master_ni.sv(161) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 161 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_data\[120..118\] altera_merlin_axi_master_ni.sv(191) " "input port \"write_rp_data\[120..118\]\" at altera_merlin_axi_master_ni.sv(191) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 191 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_data\[115..109\] altera_merlin_axi_master_ni.sv(191) " "input port \"write_rp_data\[115..109\]\" at altera_merlin_axi_master_ni.sv(191) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 191 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_data\[96..93\] altera_merlin_axi_master_ni.sv(191) " "input port \"write_rp_data\[96..93\]\" at altera_merlin_axi_master_ni.sv(191) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 191 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_data\[91..0\] altera_merlin_axi_master_ni.sv(191) " "input port \"write_rp_data\[91..0\]\" at altera_merlin_axi_master_ni.sv(191) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 191 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_channel altera_merlin_axi_master_ni.sv(192) " "input port \"write_rp_channel\" at altera_merlin_axi_master_ni.sv(192) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 192 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_data\[120..118\] altera_merlin_axi_master_ni.sv(210) " "input port \"read_rp_data\[120..118\]\" at altera_merlin_axi_master_ni.sv(210) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 210 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_data\[115..109\] altera_merlin_axi_master_ni.sv(210) " "input port \"read_rp_data\[115..109\]\" at altera_merlin_axi_master_ni.sv(210) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 210 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_data\[96..93\] altera_merlin_axi_master_ni.sv(210) " "input port \"read_rp_data\[96..93\]\" at altera_merlin_axi_master_ni.sv(210) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 210 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_data\[91..32\] altera_merlin_axi_master_ni.sv(210) " "input port \"read_rp_data\[91..32\]\" at altera_merlin_axi_master_ni.sv(210) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 210 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325648 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_channel altera_merlin_axi_master_ni.sv(211) " "input port \"read_rp_channel\" at altera_merlin_axi_master_ni.sv(211) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 211 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325649 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_startofpacket altera_merlin_axi_master_ni.sv(193) " "input port \"write_rp_startofpacket\" at altera_merlin_axi_master_ni.sv(193) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 193 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325649 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input write_rp_endofpacket altera_merlin_axi_master_ni.sv(194) " "input port \"write_rp_endofpacket\" at altera_merlin_axi_master_ni.sv(194) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 194 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325649 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input read_rp_startofpacket altera_merlin_axi_master_ni.sv(212) " "input port \"read_rp_startofpacket\" at altera_merlin_axi_master_ni.sv(212) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 212 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325649 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325655 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_address_alignment.sv(195) " "Verilog HDL conditional expression warning at altera_merlin_address_alignment.sv(195): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 195 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(71) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(71): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 71 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(72) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(72): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 72 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(73) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(73): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 73 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(74) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(74): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 74 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(75) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(75): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 75 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(76) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(76): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 76 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(77) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(77): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 77 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(78) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(78): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 78 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(79) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(79): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 79 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_address_alignment.sv(80) " "Verilog HDL Case Statement warning at altera_merlin_address_alignment.sv(80): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 80 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_address_alignment.sv(233) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_address_alignment.sv(233): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 233 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_address_alignment.sv(235) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_address_alignment.sv(235): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 235 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_address_alignment.sv(239) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_address_alignment.sv(239): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 239 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325657 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_eop altera_merlin_address_alignment.sv(47) " "input port \"in_eop\" at altera_merlin_address_alignment.sv(47) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 47 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325664 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_slave_agent.sv(37) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(37): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 37 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325664 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_READRESPONSE altera_merlin_slave_agent.sv(78) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(78): object \"USE_READRESPONSE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325664 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BURST_SIZE_W altera_merlin_slave_agent.sv(83) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(83): object \"BURST_SIZE_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325664 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ECC_ENABLE altera_merlin_slave_agent.sv(90) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(90): object \"ECC_ENABLE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325665 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(244) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(244): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 244 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325665 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(446) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(446): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 446 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325665 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(468) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(468): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 468 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325665 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(537) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(537): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 537 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325667 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[117..116\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[117..116\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325669 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[31..0\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[31..0\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325669 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_data\[111..110\] altera_merlin_slave_agent.sv(142) " "input port \"cp_data\[111..110\]\" at altera_merlin_slave_agent.sv(142) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325669 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_channel altera_merlin_slave_agent.sv(143) " "input port \"cp_channel\" at altera_merlin_slave_agent.sv(143) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 143 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325669 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rdata_fifo_src_ready altera_merlin_slave_agent.sv(131) " "input port \"rdata_fifo_src_ready\" at altera_merlin_slave_agent.sv(131) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 131 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325669 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325674 ""}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(93) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(93): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 93 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(94) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(94): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 94 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(95) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(95): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 95 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(96) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(96): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 96 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(97) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(97): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 97 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(98) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(98): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 98 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(99) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(99): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 99 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(100) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(100): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 100 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(101) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(101): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 101 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(102) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(102): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 102 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325675 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent_rsp_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325683 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325683 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325684 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325685 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325686 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325687 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325693 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325693 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325693 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent_rdata_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325700 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325701 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325702 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(213) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(213): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 213 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325703 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325704 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325704 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325704 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325706 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325706 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_startofpacket altera_avalon_sc_fifo.v(67) " "input port \"in_startofpacket\" at altera_avalon_sc_fifo.v(67) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325706 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_endofpacket altera_avalon_sc_fifo.v(68) " "input port \"in_endofpacket\" at altera_avalon_sc_fifo.v(68) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 68 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325706 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325706 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_0_router.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_0_router.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_0_router.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_0_router.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_0_router.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_0_router.sv(137) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_0_router.sv(137): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_0_router.sv(138) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_0_router.sv(138): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325714 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_router.sv(202) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_router.sv(202): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325716 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_router.sv(208) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_router.sv(208): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 208 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325716 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[96\] soc_system_mm_interconnect_0_router.sv(96) " "input port \"sink_data\[96\]\" at soc_system_mm_interconnect_0_router.sv(96) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325717 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_0_router.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_0_router.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325717 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_0_router.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_0_router.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325717 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_0_router_002.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_0_router_002.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_0_router_002.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_0_router_002.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_0_router_002.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325723 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG soc_system_mm_interconnect_0_router_002.sv(149) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(149): object \"RG\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325724 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE soc_system_mm_interconnect_0_router_002.sv(150) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_router_002.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325724 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_0_router_002.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_0_router_002.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325725 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_0_router_002.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_0_router_002.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325725 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325732 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ altera_merlin_traffic_limiter.sv(62) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(62): object \"PKT_TRANS_READ\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325732 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(209) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(209): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 209 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(324) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(324): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 324 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(375) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(375): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 375 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(675) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(675): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 675 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(693) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(693): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(702) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(702): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 702 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(713) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(713): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 713 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "reorder_mem_valid altera_merlin_traffic_limiter.sv(322) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(322): object \"reorder_mem_valid\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 322 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "suppress_prevent_harzard_for_particular_destid altera_merlin_traffic_limiter.sv(371) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(371): object \"suppress_prevent_harzard_for_particular_destid\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 371 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "this_destid_trans_changed altera_merlin_traffic_limiter.sv(372) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(372): object \"this_destid_trans_changed\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 372 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(218) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(218): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 218 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_merlin_traffic_limiter.sv(219) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(219): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 219 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(220) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(220): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 220 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325733 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_traffic_limiter.sv(338) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_traffic_limiter.sv(338): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 338 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325734 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_traffic_limiter.sv(340) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_traffic_limiter.sv(340): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 340 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325734 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_merlin_traffic_limiter.sv(353) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(353): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 353 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325734 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(354) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(354): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 354 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325734 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(355) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(355): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 355 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325734 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(731) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(731): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 731 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325735 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(732) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(732): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 732 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325735 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325741 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BURSTWRAP_W altera_merlin_burst_adapter.sv(96) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(96): object \"PKT_BURSTWRAP_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325742 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325747 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_burst_adapter_13_1.sv(267) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(267): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 267 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325747 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_addr_reg altera_merlin_burst_adapter_13_1.sv(472) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(472): object \"in_addr_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 472 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325748 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_bytecount_reg altera_merlin_burst_adapter_13_1.sv(473) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(473): object \"in_bytecount_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 473 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325748 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_compressed_read_reg altera_merlin_burst_adapter_13_1.sv(474) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(474): object \"in_compressed_read_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 474 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325748 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_write_reg altera_merlin_burst_adapter_13_1.sv(480) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(480): object \"in_write_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 480 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_valid_reg altera_merlin_burst_adapter_13_1.sv(481) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(481): object \"in_valid_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 481 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_sop_reg altera_merlin_burst_adapter_13_1.sv(482) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(482): object \"in_sop_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 482 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "int_dist_reg altera_merlin_burst_adapter_13_1.sv(490) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(490): object \"int_dist_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 490 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_addr2 altera_merlin_burst_adapter_13_1.sv(495) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(495): object \"nxt_addr2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 495 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_byte_remaining altera_merlin_burst_adapter_13_1.sv(498) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(498): object \"nxt_byte_remaining\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 498 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_dist altera_merlin_burst_adapter_13_1.sv(499) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(499): object \"nxt_dist\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 499 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_eop_reg altera_merlin_burst_adapter_13_1.sv(510) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(510): object \"out_eop_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 510 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325749 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(544) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(544): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 544 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325750 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(759) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(759): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 759 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325751 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(781) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(781): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 781 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325751 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(783) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(783): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 783 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325751 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(783) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(783): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 783 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325751 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(1075) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(1075): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1075 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(1076) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(1076): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1076 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(1099) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(1099): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1099 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(372) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(372): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 372 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(373) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(373): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 373 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(374) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(374): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(375) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(375): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 375 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(376) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(376): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 376 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(377) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(377): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 377 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(378) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(378): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 378 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(379) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(379): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 379 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(380) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(380): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 380 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325753 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(381) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(381): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 381 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325754 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325771 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_address_alignment.sv(195) " "Verilog HDL conditional expression warning at altera_merlin_address_alignment.sv(195): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 195 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325772 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "write_burst_type altera_merlin_address_alignment.sv(88) " "Verilog HDL or VHDL information at altera_merlin_address_alignment.sv(88): object \"write_burst_type\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325772 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_address_alignment.sv(40) " "input port \"clk\" at altera_merlin_address_alignment.sv(40) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_address_alignment.sv(41) " "input port \"reset\" at altera_merlin_address_alignment.sv(41) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 41 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_valid altera_merlin_address_alignment.sv(44) " "input port \"in_valid\" at altera_merlin_address_alignment.sv(44) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 44 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_sop altera_merlin_address_alignment.sv(46) " "input port \"in_sop\" at altera_merlin_address_alignment.sv(46) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 46 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_eop altera_merlin_address_alignment.sv(47) " "input port \"in_eop\" at altera_merlin_address_alignment.sv(47) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 47 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input out_ready altera_merlin_address_alignment.sv(53) " "input port \"out_ready\" at altera_merlin_address_alignment.sv(53) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325774 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325778 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_burst_adapter_13_1.sv(100) " "input port \"clk\" at altera_merlin_burst_adapter_13_1.sv(100) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325780 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_burst_adapter_13_1.sv(101) " "input port \"reset\" at altera_merlin_burst_adapter_13_1.sv(101) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325780 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325813 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_0_cmd_demux.sv(77) " "input port \"clk\" at soc_system_mm_interconnect_0_cmd_demux.sv(77) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325814 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_0_cmd_demux.sv(81) " "input port \"reset\" at soc_system_mm_interconnect_0_cmd_demux.sv(81) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325814 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_0_cmd_mux.sv(91) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_cmd_mux.sv(91): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_0_cmd_mux.sv(92) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_cmd_mux.sv(92): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK soc_system_mm_interconnect_0_cmd_mux.sv(93) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_cmd_mux.sv(93): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_0_cmd_mux.sv(194) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_0_cmd_mux.sv(194): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 194 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_cmd_mux.sv(219) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_cmd_mux.sv(219): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 219 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325819 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_cmd_mux.sv(233) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_cmd_mux.sv(233): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 233 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325820 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_cmd_mux.sv(235) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_cmd_mux.sv(235): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 235 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325820 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325827 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325827 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325827 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325827 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325829 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sum_lint altera_merlin_arbitrator.sv(239) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(239): object \"sum_lint\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 239 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325829 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325835 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_0_rsp_demux.sv(77) " "input port \"clk\" at soc_system_mm_interconnect_0_rsp_demux.sv(77) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325836 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_0_rsp_demux.sv(81) " "input port \"reset\" at soc_system_mm_interconnect_0_rsp_demux.sv(81) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325836 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB soc_system_mm_interconnect_0_rsp_mux.sv(90) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_rsp_mux.sv(90): object \"PIPELINE_ARB\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_0_rsp_mux.sv(91) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_rsp_mux.sv(91): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_0_rsp_mux.sv(92) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_rsp_mux.sv(92): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK soc_system_mm_interconnect_0_rsp_mux.sv(93) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_0_rsp_mux.sv(93): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_0_rsp_mux.sv(202) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_0_rsp_mux.sv(202): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 202 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325840 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_rsp_mux.sv(252) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_rsp_mux.sv(252): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 252 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325841 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_rsp_mux.sv(259) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_rsp_mux.sv(259): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 259 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325841 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_rsp_mux.sv(271) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_rsp_mux.sv(271): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 271 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325841 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_arbitrator.sv(116) " "input port \"clk\" at altera_merlin_arbitrator.sv(116) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 116 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_arbitrator.sv(117) " "input port \"reset\" at altera_merlin_arbitrator.sv(117) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 117 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input increment_top_priority altera_merlin_arbitrator.sv(132) " "input port \"increment_top_priority\" at altera_merlin_arbitrator.sv(132) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 132 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325847 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(85) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(101) " "Verilog HDL Assignment information at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(101): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 in_error soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84) " "Using initial value '0' for net \"in_error\" at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84)" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(78) " "input port \"clk\" at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(78) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(82) " "input port \"reset_n\" at soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325856 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avmm_sdram_wrapper_0_m0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325927 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325927 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(107) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(107): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 107 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(114) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(114): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 114 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(115) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(115): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 115 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(217) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(217): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 217 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(219) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(219): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 219 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(232) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(232): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 232 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(234) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(234): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 234 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325928 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(345) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(345): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 345 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325929 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(203): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(216) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(216): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 216 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(229) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(229): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 229 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(231) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(231): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 231 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(277) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(277): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(278) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(278): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 278 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325931 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(344) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(344): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 344 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(365) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(365): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 365 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(388) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(388): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 388 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(392) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(392): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 392 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(425) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(425): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 425 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(459) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(459): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 459 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325932 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(81) " "input port \"uav_response\" at altera_merlin_master_translator.sv(81) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325935 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(82) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325935 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(91) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(91) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325935 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(92) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(92) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325935 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(94) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(94) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325935 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325942 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325942 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325942 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325943 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325943 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325944 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775325945 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325945 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325946 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325946 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[3..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[3..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325948 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325948 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325948 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avmm_sdram_wrapper_0_m0_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325952 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_master_agent.sv(44) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(44): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325952 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_W altera_merlin_master_agent.sv(94) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(94): object \"PKT_BYTE_CNT_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325952 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_W altera_merlin_master_agent.sv(95) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(95): object \"PKT_PROTECTION_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325953 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_master_agent.sv(100) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(100): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325953 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(249) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(249): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 249 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(252) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(252): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 252 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(287) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(287): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 287 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(288) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(288): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 288 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(289) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(289): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 289 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_agent.sv(297) " "Verilog HDL conditional expression warning at altera_merlin_master_agent.sv(297): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 297 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325955 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_address\[3..0\] altera_merlin_master_agent.sv(112) " "input port \"av_address\[3..0\]\" at altera_merlin_master_agent.sv(112) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 112 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325956 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[221..128\] altera_merlin_master_agent.sv(139) " "input port \"rp_data\[221..128\]\" at altera_merlin_master_agent.sv(139) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325956 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_channel\[0\] altera_merlin_master_agent.sv(140) " "input port \"rp_channel\[0\]\" at altera_merlin_master_agent.sv(140) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325956 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_startofpacket altera_merlin_master_agent.sv(141) " "input port \"rp_startofpacket\" at altera_merlin_master_agent.sv(141) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 141 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325956 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_endofpacket altera_merlin_master_agent.sv(142) " "input port \"rp_endofpacket\" at altera_merlin_master_agent.sv(142) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325957 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325961 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_slave_agent.sv(37) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(37): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 37 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325961 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_READRESPONSE altera_merlin_slave_agent.sv(78) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(78): object \"USE_READRESPONSE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325961 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BURST_SIZE_W altera_merlin_slave_agent.sv(83) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(83): object \"BURST_SIZE_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325961 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ECC_ENABLE altera_merlin_slave_agent.sv(90) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(90): object \"ECC_ENABLE\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325961 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(244) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(244): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 244 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325962 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(446) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(446): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 446 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325962 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(468) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(468): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 468 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325962 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "byteen_asserted altera_merlin_slave_agent.sv(205) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(205): object \"byteen_asserted\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 205 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325963 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(537) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(537): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 537 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325965 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[218..217\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[218..217\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325968 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[127..0\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[127..0\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325968 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_data\[212..211\] altera_merlin_slave_agent.sv(142) " "input port \"cp_data\[212..211\]\" at altera_merlin_slave_agent.sv(142) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325968 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_channel\[0\] altera_merlin_slave_agent.sv(143) " "input port \"cp_channel\[0\]\" at altera_merlin_slave_agent.sv(143) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 143 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325968 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rdata_fifo_src_ready altera_merlin_slave_agent.sv(131) " "input port \"rdata_fifo_src_ready\" at altera_merlin_slave_agent.sv(131) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 131 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775325968 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325975 ""}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(93) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(93): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 93 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(94) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(94): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 94 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(95) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(95): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 95 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(96) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(96): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 96 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(97) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(97): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 97 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(98) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(98): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 98 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(99) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(99): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 99 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(100) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(100): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 100 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(101) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(101): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 101 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(102) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(102): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 102 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775325976 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775325985 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325986 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325986 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325987 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325987 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325987 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325987 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775325987 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325988 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775325989 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326014 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326014 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326014 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326014 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(405) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(405): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 405 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326014 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326015 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326015 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326015 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326090 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326090 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326090 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_1_router.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_1_router.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_1_router.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_1_router.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_1_router.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE soc_system_mm_interconnect_1_router.sv(125) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ soc_system_mm_interconnect_1_router.sv(126) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(126): object \"PKT_TRANS_READ\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_1_router.sv(137) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_1_router.sv(137): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326153 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAD0 soc_system_mm_interconnect_1_router.sv(137) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(137): object \"PAD0\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326154 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG soc_system_mm_interconnect_1_router.sv(150) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(150): object \"RG\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326157 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE soc_system_mm_interconnect_1_router.sv(151) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router.sv(151): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326157 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_1_router.sv(189) " "Verilog HDL Assignment information at soc_system_mm_interconnect_1_router.sv(189): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326164 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[208\] soc_system_mm_interconnect_1_router.sv(96) " "input port \"sink_data\[208\]\" at soc_system_mm_interconnect_1_router.sv(96) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326164 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_router.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_1_router.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326164 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_1_router.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_1_router.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326165 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_1_router_001.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_1_router_001.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_1_router_001.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_1_router_001.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_1_router_001.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE soc_system_mm_interconnect_1_router_001.sv(125) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ soc_system_mm_interconnect_1_router_001.sv(126) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(126): object \"PKT_TRANS_READ\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326170 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG soc_system_mm_interconnect_1_router_001.sv(149) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(149): object \"RG\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326171 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE soc_system_mm_interconnect_1_router_001.sv(150) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_router_001.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326171 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_router_001.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_1_router_001.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326172 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_1_router_001.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_1_router_001.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326172 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326177 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BURSTWRAP_W altera_merlin_burst_adapter.sv(96) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(96): object \"PKT_BURSTWRAP_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326178 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326185 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_burst_adapter_13_1.sv(267) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(267): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 267 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326185 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_addr_reg altera_merlin_burst_adapter_13_1.sv(472) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(472): object \"in_addr_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 472 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_bytecount_reg altera_merlin_burst_adapter_13_1.sv(473) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(473): object \"in_bytecount_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 473 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_compressed_read_reg altera_merlin_burst_adapter_13_1.sv(474) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(474): object \"in_compressed_read_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 474 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_write_reg altera_merlin_burst_adapter_13_1.sv(480) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(480): object \"in_write_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 480 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_valid_reg altera_merlin_burst_adapter_13_1.sv(481) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(481): object \"in_valid_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 481 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_sop_reg altera_merlin_burst_adapter_13_1.sv(482) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(482): object \"in_sop_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 482 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "int_dist_reg altera_merlin_burst_adapter_13_1.sv(490) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(490): object \"int_dist_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 490 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_addr2 altera_merlin_burst_adapter_13_1.sv(495) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(495): object \"nxt_addr2\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 495 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_byte_remaining altera_merlin_burst_adapter_13_1.sv(498) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(498): object \"nxt_byte_remaining\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 498 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_dist altera_merlin_burst_adapter_13_1.sv(499) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(499): object \"nxt_dist\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 499 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_eop_reg altera_merlin_burst_adapter_13_1.sv(510) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter_13_1.sv(510): object \"out_eop_reg\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 510 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326187 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(544) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(544): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 544 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326188 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(759) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(759): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 759 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326190 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(781) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(781): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 781 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326190 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(783) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(783): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 783 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326190 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(783) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(783): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 783 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326190 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 15 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326190 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(1075) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(1075): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1075 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter_13_1.sv(1076) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter_13_1.sv(1076): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1076 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter_13_1.sv(1099) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter_13_1.sv(1099): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1099 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(372) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(372): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 372 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(373) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(373): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 373 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(374) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(374): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(375) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(375): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 375 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(376) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(376): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 376 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(377) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(377): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 377 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(378) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(378): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 378 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(379) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(379): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 379 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(380) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(380): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 380 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_adapter_13_1.sv(381) " "Verilog HDL Case Statement warning at altera_merlin_burst_adapter_13_1.sv(381): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 381 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775326192 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink0_data\[197\] altera_merlin_burst_adapter_13_1.sv(308) " "input port \"sink0_data\[197\]\" at altera_merlin_burst_adapter_13_1.sv(308) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 308 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326204 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326217 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_address_alignment.sv(195) " "Verilog HDL conditional expression warning at altera_merlin_address_alignment.sv(195): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 195 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326218 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "write_burst_type altera_merlin_address_alignment.sv(88) " "Verilog HDL or VHDL information at altera_merlin_address_alignment.sv(88): object \"write_burst_type\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326218 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_address_alignment.sv(40) " "input port \"clk\" at altera_merlin_address_alignment.sv(40) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_address_alignment.sv(41) " "input port \"reset\" at altera_merlin_address_alignment.sv(41) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 41 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_valid altera_merlin_address_alignment.sv(44) " "input port \"in_valid\" at altera_merlin_address_alignment.sv(44) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 44 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_sop altera_merlin_address_alignment.sv(46) " "input port \"in_sop\" at altera_merlin_address_alignment.sv(46) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 46 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_eop altera_merlin_address_alignment.sv(47) " "input port \"in_eop\" at altera_merlin_address_alignment.sv(47) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 47 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input out_ready altera_merlin_address_alignment.sv(53) " "input port \"out_ready\" at altera_merlin_address_alignment.sv(53) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326220 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326224 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_burst_adapter_13_1.sv(100) " "input port \"clk\" at altera_merlin_burst_adapter_13_1.sv(100) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326226 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_burst_adapter_13_1.sv(101) " "input port \"reset\" at altera_merlin_burst_adapter_13_1.sv(101) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326226 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326245 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_cmd_demux.sv(70) " "input port \"clk\" at soc_system_mm_interconnect_1_cmd_demux.sv(70) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326246 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_1_cmd_demux.sv(74) " "input port \"reset\" at soc_system_mm_interconnect_1_cmd_demux.sv(74) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 74 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326246 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAYLOAD_W soc_system_mm_interconnect_1_cmd_mux.sv(80) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(80): object \"PAYLOAD_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_INPUTS soc_system_mm_interconnect_1_cmd_mux.sv(81) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(81): object \"NUM_INPUTS\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SHARE_COUNTER_W soc_system_mm_interconnect_1_cmd_mux.sv(82) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(82): object \"SHARE_COUNTER_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB soc_system_mm_interconnect_1_cmd_mux.sv(83) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(83): object \"PIPELINE_ARB\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_1_cmd_mux.sv(84) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(84): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_1_cmd_mux.sv(85) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(85): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK soc_system_mm_interconnect_1_cmd_mux.sv(86) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_cmd_mux.sv(86): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326250 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_cmd_mux.sv(77) " "input port \"clk\" at soc_system_mm_interconnect_1_cmd_mux.sv(77) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326251 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_1_cmd_mux.sv(79) " "input port \"reset\" at soc_system_mm_interconnect_1_cmd_mux.sv(79) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 79 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326251 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAYLOAD_W soc_system_mm_interconnect_1_rsp_mux.sv(80) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(80): object \"PAYLOAD_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_INPUTS soc_system_mm_interconnect_1_rsp_mux.sv(81) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(81): object \"NUM_INPUTS\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SHARE_COUNTER_W soc_system_mm_interconnect_1_rsp_mux.sv(82) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(82): object \"SHARE_COUNTER_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB soc_system_mm_interconnect_1_rsp_mux.sv(83) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(83): object \"PIPELINE_ARB\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_1_rsp_mux.sv(84) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(84): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_1_rsp_mux.sv(85) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(85): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK soc_system_mm_interconnect_1_rsp_mux.sv(86) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_1_rsp_mux.sv(86): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326255 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_rsp_mux.sv(77) " "input port \"clk\" at soc_system_mm_interconnect_1_rsp_mux.sv(77) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326256 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_1_rsp_mux.sv(79) " "input port \"reset\" at soc_system_mm_interconnect_1_rsp_mux.sv(79) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 79 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326256 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(84) " "Verilog HDL Assignment information at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(85) " "Verilog HDL Assignment information at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(101) " "Verilog HDL Assignment information at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(101): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 in_error soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(84) " "Using initial value '0' for net \"in_error\" at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(84)" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(78) " "input port \"clk\" at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(78) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(82) " "input port \"reset_n\" at soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326264 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "avmm_sdram_read_wrapper_0_m0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326330 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326330 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(107) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(107): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 107 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(114) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(114): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 114 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(115) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(115): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 115 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(217) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(217): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 217 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(219) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(219): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 219 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(232) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(232): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 232 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(234) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(234): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 234 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326331 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(345) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(345): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 345 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326332 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(203): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326333 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(216) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(216): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 216 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326334 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(229) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(229): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 229 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326334 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(231) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(231): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 231 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326334 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(277) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(277): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326334 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(278) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(278): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 278 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326334 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(344) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(344): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 344 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(365) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(365): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 365 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(388) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(388): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 388 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(392) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(392): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 392 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(425) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(425): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 425 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(459) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(459): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 459 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326335 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(81) " "input port \"uav_response\" at altera_merlin_master_translator.sv(81) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(82) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(82) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_write altera_merlin_master_translator.sv(85) " "input port \"av_write\" at altera_merlin_master_translator.sv(85) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 85 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(91) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(91) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(92) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(92) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(94) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(94) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326338 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_2_router.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_2_router.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_2_router.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_2_router.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_2_router.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE soc_system_mm_interconnect_2_router.sv(125) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "soc_system_mm_interconnect_2_router.sv(137) " "Verilog HDL or VHDL arithmetic warning at soc_system_mm_interconnect_2_router.sv(137): loss of carry in addition or borrow in subtraction" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775326353 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAD0 soc_system_mm_interconnect_2_router.sv(137) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(137): object \"PAD0\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326354 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG soc_system_mm_interconnect_2_router.sv(150) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(150): object \"RG\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326356 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE soc_system_mm_interconnect_2_router.sv(151) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router.sv(151): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326356 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 soc_system_mm_interconnect_2_router.sv(194) " "Verilog HDL Assignment information at soc_system_mm_interconnect_2_router.sv(194): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 194 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326364 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[208\] soc_system_mm_interconnect_2_router.sv(96) " "input port \"sink_data\[208\]\" at soc_system_mm_interconnect_2_router.sv(96) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326365 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_2_router.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_2_router.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326365 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_2_router.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_2_router.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326365 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326370 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H soc_system_mm_interconnect_2_router_001.sv(119) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326370 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L soc_system_mm_interconnect_2_router_001.sv(120) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W soc_system_mm_interconnect_2_router_001.sv(121) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W soc_system_mm_interconnect_2_router_001.sv(122) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE soc_system_mm_interconnect_2_router_001.sv(123) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE soc_system_mm_interconnect_2_router_001.sv(125) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG soc_system_mm_interconnect_2_router_001.sv(149) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(149): object \"RG\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE soc_system_mm_interconnect_2_router_001.sv(150) " "Verilog HDL or VHDL information at soc_system_mm_interconnect_2_router_001.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326371 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk soc_system_mm_interconnect_2_router_001.sv(89) " "input port \"clk\" at soc_system_mm_interconnect_2_router_001.sv(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326372 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset soc_system_mm_interconnect_2_router_001.sv(90) " "input port \"reset\" at soc_system_mm_interconnect_2_router_001.sv(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326372 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326400 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_RESET_INPUTS altera_reset_controller.v(44) " "Verilog HDL or VHDL information at altera_reset_controller.v(44): object \"NUM_RESET_INPUTS\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326400 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "altera_reset_synchronizer_int_chain altera_reset_controller.v(140) " "Verilog HDL or VHDL information at altera_reset_controller.v(140): object \"altera_reset_synchronizer_int_chain\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 140 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_sync_rst_chain altera_reset_controller.v(141) " "Verilog HDL or VHDL information at altera_reset_controller.v(141): object \"r_sync_rst_chain\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_sync_rst altera_reset_controller.v(142) " "Verilog HDL or VHDL information at altera_reset_controller.v(142): object \"r_sync_rst\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_early_rst altera_reset_controller.v(143) " "Verilog HDL or VHDL information at altera_reset_controller.v(143): object \"r_early_rst\" declared but not used" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_reset_controller.v(201) " "Verilog HDL conditional expression warning at altera_reset_controller.v(201): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 201 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in0 altera_reset_controller.v(89) " "input port \"reset_req_in0\" at altera_reset_controller.v(89) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in1 altera_reset_controller.v(90) " "input port \"reset_req_in1\" at altera_reset_controller.v(90) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in2 altera_reset_controller.v(91) " "input port \"reset_req_in2\" at altera_reset_controller.v(91) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in3 altera_reset_controller.v(92) " "input port \"reset_req_in3\" at altera_reset_controller.v(92) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in4 altera_reset_controller.v(93) " "input port \"reset_req_in4\" at altera_reset_controller.v(93) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 93 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in5 altera_reset_controller.v(94) " "input port \"reset_req_in5\" at altera_reset_controller.v(94) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in6 altera_reset_controller.v(95) " "input port \"reset_req_in6\" at altera_reset_controller.v(95) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in7 altera_reset_controller.v(96) " "input port \"reset_req_in7\" at altera_reset_controller.v(96) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in8 altera_reset_controller.v(97) " "input port \"reset_req_in8\" at altera_reset_controller.v(97) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in9 altera_reset_controller.v(98) " "input port \"reset_req_in9\" at altera_reset_controller.v(98) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in10 altera_reset_controller.v(99) " "input port \"reset_req_in10\" at altera_reset_controller.v(99) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 99 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in11 altera_reset_controller.v(100) " "input port \"reset_req_in11\" at altera_reset_controller.v(100) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in12 altera_reset_controller.v(101) " "input port \"reset_req_in12\" at altera_reset_controller.v(101) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in13 altera_reset_controller.v(102) " "input port \"reset_req_in13\" at altera_reset_controller.v(102) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 102 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in14 altera_reset_controller.v(103) " "input port \"reset_req_in14\" at altera_reset_controller.v(103) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 103 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in15 altera_reset_controller.v(104) " "input port \"reset_req_in15\" at altera_reset_controller.v(104) has no fan-out" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 104 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775326401 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326403 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_reset_synchronizer.v(63) " "Verilog HDL Assignment information at altera_reset_synchronizer.v(63): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326403 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326406 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_reset_synchronizer.v(51) " "Verilog HDL conditional expression warning at altera_reset_synchronizer.v(51): expression is wider than one bit" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 51 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1743775326406 "|tiny_npu|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_top design_top:i_design_top " "Elaborating entity \"design_top\" for hierarchy \"design_top:i_design_top\"" {  } { { "tiny_npu.sv" "i_design_top" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326411 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SDRAM_DATA_W design_top.sv(24) " "Verilog HDL or VHDL information at design_top.sv(24): object \"SDRAM_DATA_W\" declared but not used" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 24 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326411 "|tiny_npu|design_top:i_design_top"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LINE_NUM_W design_top.sv(25) " "Verilog HDL or VHDL information at design_top.sv(25): object \"LINE_NUM_W\" declared but not used" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 25 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326411 "|tiny_npu|design_top:i_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f2h_write design_top.sv(15) " "Output port \"f2h_write\" at design_top.sv(15) has no driver" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743775326464 "|tiny_npu|design_top:i_design_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_move_intf design_top:i_design_top\|rf_move_intf:i_rf_move_intf " "Elaborating entity \"rf_move_intf\" for hierarchy \"design_top:i_design_top\|rf_move_intf:i_rf_move_intf\"" {  } { { "../design_rtl/design_top.sv" "i_rf_move_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326639 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "rf_move_intf " "Entity \"rf_move_intf\" contains only dangling pins" {  } { { "../design_rtl/design_top.sv" "i_rf_move_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 40 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775326639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ldst_intf design_top:i_design_top\|rf_ldst_intf:i_rf_ldst_intf " "Elaborating entity \"rf_ldst_intf\" for hierarchy \"design_top:i_design_top\|rf_ldst_intf:i_rf_ldst_intf\"" {  } { { "../design_rtl/design_top.sv" "i_rf_ldst_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326640 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "rf_ldst_intf " "Entity \"rf_ldst_intf\" contains only dangling pins" {  } { { "../design_rtl/design_top.sv" "i_rf_ldst_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 41 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775326641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_stmm " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_stmm\"" {  } { { "../design_rtl/design_top.sv" "rmio_stmm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326641 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "rmio_intf " "Entity \"rmio_intf\" contains only dangling pins" {  } { { "../design_rtl/design_top.sv" "rmio_stmm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 43 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775326649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_silu\[3\] " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_silu\[3\]\"" {  } { { "../design_rtl/design_top.sv" "rmio_silu\[3\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326655 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "rmio_intf " "Entity \"rmio_intf\" contains only dangling pins" {  } { { "../design_rtl/design_top.sv" "rmio_silu\[3\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 45 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775326663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_att\[0\] " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_att\[0\]\"" {  } { { "../design_rtl/design_top.sv" "rmio_att\[0\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326669 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "rmio_intf " "Entity \"rmio_intf\" contains only dangling pins" {  } { { "../design_rtl/design_top.sv" "rmio_att\[0\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775326677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit design_top:i_design_top\|ctrl_unit:i_ctrl_unit " "Elaborating entity \"ctrl_unit\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\"" {  } { { "../design_rtl/design_top.sv" "i_ctrl_unit" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326683 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RF_ADDR_W ctrl_unit.sv(10) " "Verilog HDL or VHDL information at ctrl_unit.sv(10): object \"RF_ADDR_W\" declared but not used" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 10 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775326683 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(41) " "Verilog HDL Assignment information at ctrl_unit.sv(41): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 41 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326683 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(43) " "Verilog HDL Assignment information at ctrl_unit.sv(43): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 43 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326683 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(45) " "Verilog HDL Assignment information at ctrl_unit.sv(45): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 45 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326683 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(114) " "Verilog HDL Assignment information at ctrl_unit.sv(114): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(115) " "Verilog HDL Assignment information at ctrl_unit.sv(115): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(117) " "Verilog HDL Assignment information at ctrl_unit.sv(117): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 117 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(119) " "Verilog HDL Assignment information at ctrl_unit.sv(119): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(120) " "Verilog HDL Assignment information at ctrl_unit.sv(120): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 120 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(122) " "Verilog HDL Assignment information at ctrl_unit.sv(122): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 122 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(127) " "Verilog HDL Assignment information at ctrl_unit.sv(127): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 127 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(133) " "Verilog HDL Assignment information at ctrl_unit.sv(133): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 133 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 ctrl_unit.sv(141) " "Verilog HDL Assignment information at ctrl_unit.sv(141): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 141 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_unit.sv(131) " "Verilog HDL Case Statement information at ctrl_unit.sv(131): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 131 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775326684 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|inst_decode:i_inst_decode " "Elaborating entity \"inst_decode\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|inst_decode:i_inst_decode\"" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "i_inst_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(65) " "Verilog HDL Assignment information at inst_decode.sv(65): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 65 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(66) " "Verilog HDL Assignment information at inst_decode.sv(66): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 66 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(67) " "Verilog HDL Assignment information at inst_decode.sv(67): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(68) " "Verilog HDL Assignment information at inst_decode.sv(68): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(69) " "Verilog HDL Assignment information at inst_decode.sv(69): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 69 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(72) " "Verilog HDL Assignment information at inst_decode.sv(72): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 72 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326688 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(73) " "Verilog HDL Assignment information at inst_decode.sv(73): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326689 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(74) " "Verilog HDL Assignment information at inst_decode.sv(74): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 74 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326689 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(78) " "Verilog HDL Assignment information at inst_decode.sv(78): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 78 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326689 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 inst_decode.sv(80) " "Verilog HDL Assignment information at inst_decode.sv(80): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 80 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775326689 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit|inst_decode:i_inst_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|decoder:i_eu_decoder " "Elaborating entity \"decoder\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|decoder:i_eu_decoder\"" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "i_eu_decoder" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_wrapper design_top:i_design_top\|rf_wrapper:i_rf_wrapper " "Elaborating entity \"rf_wrapper\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\"" {  } { { "../design_rtl/design_top.sv" "i_rf_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775326692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_intf:i_rf_ram_intf_ram " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_intf:i_rf_ram_intf_ram\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram_intf_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775327106 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "bram_intf " "Entity \"bram_intf\" contains only dangling pins" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram_intf_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 41 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775327114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_mux design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_mux:i_rf_ram_mux " "Elaborating entity \"bram_mux\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_mux:i_rf_ram_mux\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775327121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ram design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram " "Elaborating entity \"rf_ram\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775327188 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ram.sv(151) " "Verilog HDL Assignment information at rf_ram.sv(151): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 151 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775327205 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ram.sv(197) " "Verilog HDL Assignment information at rf_ram.sv(197): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 197 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775327205 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ram.sv(228) " "Verilog HDL Assignment information at rf_ram.sv(228): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 228 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775327205 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ram.sv(261) " "Verilog HDL Assignment information at rf_ram.sv(261): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 261 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775327205 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ram:i_rf_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|bram_intf:real_ram " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|bram_intf:real_ram\"" {  } { { "../design_rtl/register_file/rf_ram.sv" "real_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775327550 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "bram_intf " "Entity \"bram_intf\" contains only dangling pins" {  } { { "../design_rtl/register_file/rf_ram.sv" "real_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 26 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775327558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_512x1408 design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram " "Elaborating entity \"ram_512x1408\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\"" {  } { { "../design_rtl/register_file/rf_ram.sv" "i_real_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775327568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_512x1408.v" "altsyncram_component" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1408 " "Parameter \"width_a\" = \"1408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775328154 ""}  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743775328154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2m1 " "Found entity 1: altsyncram_b2m1" {  } { { "db/altsyncram_b2m1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_b2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775328316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775328316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2m1 design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\|altsyncram_b2m1:auto_generated " "Elaborating entity \"altsyncram_b2m1\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\|altsyncram_b2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ldst design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ldst:i_rf_ldst " "Elaborating entity \"rf_ldst\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ldst:i_rf_ldst\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ldst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328641 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "rf_ldst.sv(44) " "Verilog HDL or VHDL arithmetic warning at rf_ldst.sv(44): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 44 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775328644 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_ldst.sv(45) " "Verilog HDL assignment warning at rf_ldst.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328644 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_ldst.sv(46) " "Verilog HDL assignment warning at rf_ldst.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328644 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rf_ldst.sv(77) " "Verilog HDL assignment warning at rf_ldst.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328648 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_ldst.sv(95) " "Verilog HDL assignment warning at rf_ldst.sv(95): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328654 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(118) " "Verilog HDL Assignment information at rf_ldst.sv(118): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 118 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(119) " "Verilog HDL Assignment information at rf_ldst.sv(119): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(121) " "Verilog HDL Assignment information at rf_ldst.sv(121): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 121 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(122) " "Verilog HDL Assignment information at rf_ldst.sv(122): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 122 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(124) " "Verilog HDL Assignment information at rf_ldst.sv(124): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 124 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(125) " "Verilog HDL Assignment information at rf_ldst.sv(125): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 125 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(127) " "Verilog HDL Assignment information at rf_ldst.sv(127): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 127 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(128) " "Verilog HDL Assignment information at rf_ldst.sv(128): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 128 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(129) " "Verilog HDL Assignment information at rf_ldst.sv(129): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 129 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(130) " "Verilog HDL Assignment information at rf_ldst.sv(130): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 130 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(132) " "Verilog HDL Assignment information at rf_ldst.sv(132): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 132 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(138) " "Verilog HDL Assignment information at rf_ldst.sv(138): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 138 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(140) " "Verilog HDL Assignment information at rf_ldst.sv(140): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328656 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(141) " "Verilog HDL Assignment information at rf_ldst.sv(141): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 141 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(144) " "Verilog HDL Assignment information at rf_ldst.sv(144): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 144 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(147) " "Verilog HDL Assignment information at rf_ldst.sv(147): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 147 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(154) " "Verilog HDL Assignment information at rf_ldst.sv(154): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 154 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(155) " "Verilog HDL Assignment information at rf_ldst.sv(155): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 155 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(159) " "Verilog HDL Assignment information at rf_ldst.sv(159): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 159 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(160) " "Verilog HDL Assignment information at rf_ldst.sv(160): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 160 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(166) " "Verilog HDL Assignment information at rf_ldst.sv(166): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 166 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(170) " "Verilog HDL Assignment information at rf_ldst.sv(170): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 170 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(176) " "Verilog HDL Assignment information at rf_ldst.sv(176): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 176 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(177) " "Verilog HDL Assignment information at rf_ldst.sv(177): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 177 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(179) " "Verilog HDL Assignment information at rf_ldst.sv(179): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 179 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(180) " "Verilog HDL Assignment information at rf_ldst.sv(180): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 180 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(187) " "Verilog HDL Assignment information at rf_ldst.sv(187): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 187 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_ldst.sv(193) " "Verilog HDL Assignment information at rf_ldst.sv(193): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 193 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rf_ldst.sv(136) " "Verilog HDL Case Statement information at rf_ldst.sv(136): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775328657 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_move design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_move:i_rf_move " "Elaborating entity \"rf_move\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_move:i_rf_move\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_move" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_move.sv(35) " "Verilog HDL assignment warning at rf_move.sv(35): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328765 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_move.sv(38) " "Verilog HDL assignment warning at rf_move.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328765 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_move.sv(39) " "Verilog HDL assignment warning at rf_move.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328765 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_move.sv(40) " "Verilog HDL assignment warning at rf_move.sv(40): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(58) " "Verilog HDL Assignment information at rf_move.sv(58): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 58 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(59) " "Verilog HDL Assignment information at rf_move.sv(59): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 59 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(61) " "Verilog HDL Assignment information at rf_move.sv(61): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 61 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(62) " "Verilog HDL Assignment information at rf_move.sv(62): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 62 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(68) " "Verilog HDL Assignment information at rf_move.sv(68): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(76) " "Verilog HDL Assignment information at rf_move.sv(76): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 76 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(83) " "Verilog HDL Assignment information at rf_move.sv(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 rf_move.sv(85) " "Verilog HDL Assignment information at rf_move.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rf_move.sv(66) " "Verilog HDL Case Statement information at rf_move.sv(66): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775328766 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_move.src_freeze rf_move.sv(13) " "input port \"rf_move.src_freeze\" at rf_move.sv(13) has no fan-out" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 13 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775328771 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_move.dst_freeze rf_move.sv(13) " "input port \"rf_move.dst_freeze\" at rf_move.sv(13) has no fan-out" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 13 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775328771 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eu_top design_top:i_design_top\|eu_top:i_eu_top " "Elaborating entity \"eu_top\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\"" {  } { { "../design_rtl/design_top.sv" "i_eu_top" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328785 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sdram_read_sel\[1..0\] eu_top.sv(17) " "input port \"sdram_read_sel\[1..0\]\" at eu_top.sv(17) has no fan-out" {  } { { "../design_rtl/exec_unit/eu_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 17 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775328803 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input eu_fetch\[31..8\] eu_top.sv(19) " "input port \"eu_fetch\[31..8\]\" at eu_top.sv(19) has no fan-out" {  } { { "../design_rtl/exec_unit/eu_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 19 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775328803 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input eu_exec\[31..8\] eu_top.sv(20) " "input port \"eu_exec\[31..8\]\" at eu_top.sv(20) has no fan-out" {  } { { "../design_rtl/exec_unit/eu_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 20 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775328803 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read_mux design_top:i_design_top\|eu_top:i_eu_top\|sdram_read_mux:i_sdram_read_mux " "Elaborating entity \"sdram_read_mux\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|sdram_read_mux:i_sdram_read_mux\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_sdram_read_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stmm_wrapper design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper " "Elaborating entity \"stmm_wrapper\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_stmm_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775328891 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SDRAM_W stmm_wrapper.sv(7) " "Verilog HDL or VHDL information at stmm_wrapper.sv(7): object \"SDRAM_W\" declared but not used" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 7 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775328892 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 stmm_wrapper.sv(98) " "Verilog HDL Assignment information at stmm_wrapper.sv(98): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 98 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328903 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 stmm_wrapper.sv(99) " "Verilog HDL Assignment information at stmm_wrapper.sv(99): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 99 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328903 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 stmm_wrapper.sv(100) " "Verilog HDL Assignment information at stmm_wrapper.sv(100): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 100 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328903 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 stmm_wrapper.sv(101) " "Verilog HDL Assignment information at stmm_wrapper.sv(101): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775328903 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|priority_encoder:i_fetch_pe " "Elaborating entity \"priority_encoder\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|priority_encoder:i_fetch_pe\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_fetch_pe" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775329683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|bram_intf:i_fetch_ram_intf " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|bram_intf:i_fetch_ram_intf\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_fetch_ram_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775329684 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "bram_intf " "Entity \"bram_intf\" contains only dangling pins" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_fetch_ram_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 40 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1743775329692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stmm_fetch design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|stmm_fetch:i_stmm_fetch " "Elaborating entity \"stmm_fetch\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|stmm_fetch:i_stmm_fetch\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_stmm_fetch" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775329698 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(28) " "Verilog HDL Assignment information at stmm_fetch.sv(28): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 28 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329700 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "stmm_fetch.sv(57) " "Verilog HDL or VHDL arithmetic warning at stmm_fetch.sv(57): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 57 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775329701 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stmm_fetch.sv(58) " "Verilog HDL assignment warning at stmm_fetch.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775329702 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stmm_fetch.sv(86) " "Verilog HDL assignment warning at stmm_fetch.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(119) " "Verilog HDL Assignment information at stmm_fetch.sv(119): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(122) " "Verilog HDL Assignment information at stmm_fetch.sv(122): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 122 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(123) " "Verilog HDL Assignment information at stmm_fetch.sv(123): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 123 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(125) " "Verilog HDL Assignment information at stmm_fetch.sv(125): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 125 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(126) " "Verilog HDL Assignment information at stmm_fetch.sv(126): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 126 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(128) " "Verilog HDL Assignment information at stmm_fetch.sv(128): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 128 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(134) " "Verilog HDL Assignment information at stmm_fetch.sv(134): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 134 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329707 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(141) " "Verilog HDL Assignment information at stmm_fetch.sv(141): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 141 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(147) " "Verilog HDL Assignment information at stmm_fetch.sv(147): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 147 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(150) " "Verilog HDL Assignment information at stmm_fetch.sv(150): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 150 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(151) " "Verilog HDL Assignment information at stmm_fetch.sv(151): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 151 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(162) " "Verilog HDL Assignment information at stmm_fetch.sv(162): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 162 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm_fetch.sv(168) " "Verilog HDL Assignment information at stmm_fetch.sv(168): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 168 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stmm_fetch.sv(132) " "Verilog HDL Case Statement information at stmm_fetch.sv(132): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775329708 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_176x1408 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem " "Elaborating entity \"ram_176x1408\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "blk_instantiate_wmem\[0\].i_wmem" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775329801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_176x1408.v" "altsyncram_component" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775330350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775330362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 176 " "Parameter \"numwords_a\" = \"176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1408 " "Parameter \"width_a\" = \"1408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775330362 ""}  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743775330362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7el1 " "Found entity 1: altsyncram_7el1" {  } { { "db/altsyncram_7el1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_7el1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775330521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775330521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7el1 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\|altsyncram_7el1:auto_generated " "Elaborating entity \"altsyncram_7el1\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\|altsyncram_7el1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775330522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StMM design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm " "Elaborating entity \"StMM\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "blk_instantiate_stmm\[0\].i_stmm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775330891 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(40) " "Verilog HDL Assignment information at stmm.sv(40): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 40 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330896 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(42) " "Verilog HDL Assignment information at stmm.sv(42): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 42 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330896 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(44) " "Verilog HDL Assignment information at stmm.sv(44): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 44 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330896 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 stmm.sv(75) " "Verilog HDL Assignment information at stmm.sv(75): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 75 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330898 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 9 stmm.sv(77) " "Verilog HDL Assignment information at stmm.sv(77): truncated unsized constant literal with size 32 to size 9 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 77 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330898 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stmm.sv(79) " "Verilog HDL assignment warning at stmm.sv(79): truncated value with size 32 to match size of target (9)" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775330898 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "stmm.sv(128) " "Verilog HDL or VHDL arithmetic warning at stmm.sv(128): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 128 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775330899 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stmm.sv(138) " "Verilog HDL assignment warning at stmm.sv(138): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775330899 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(192) " "Verilog HDL Assignment information at stmm.sv(192): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 192 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330909 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(193) " "Verilog HDL Assignment information at stmm.sv(193): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 193 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(194) " "Verilog HDL Assignment information at stmm.sv(194): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 194 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(196) " "Verilog HDL Assignment information at stmm.sv(196): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 196 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(197) " "Verilog HDL Assignment information at stmm.sv(197): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 197 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(199) " "Verilog HDL Assignment information at stmm.sv(199): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 199 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(200) " "Verilog HDL Assignment information at stmm.sv(200): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(207) " "Verilog HDL Assignment information at stmm.sv(207): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 207 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(208) " "Verilog HDL Assignment information at stmm.sv(208): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 208 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(209) " "Verilog HDL Assignment information at stmm.sv(209): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 209 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(210) " "Verilog HDL Assignment information at stmm.sv(210): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 210 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(216) " "Verilog HDL Assignment information at stmm.sv(216): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 216 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(218) " "Verilog HDL Assignment information at stmm.sv(218): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 218 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(219) " "Verilog HDL Assignment information at stmm.sv(219): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 219 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(223) " "Verilog HDL Assignment information at stmm.sv(223): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 223 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(224) " "Verilog HDL Assignment information at stmm.sv(224): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 224 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 stmm.sv(225) " "Verilog HDL Assignment information at stmm.sv(225): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 225 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775330910 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vvm design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|vvm:i_vvm " "Elaborating entity \"vvm\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|vvm:i_vvm\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_vvm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(46) " "Verilog HDL assignment warning at vvm.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775331033 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(48) " "Verilog HDL assignment warning at vvm.sv(48): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775331033 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(50) " "Verilog HDL assignment warning at vvm.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775331033 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "vvm.sv(69) " "Verilog HDL or VHDL arithmetic warning at vvm.sv(69): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 69 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775331035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "vvm.sv(80) " "Verilog HDL or VHDL arithmetic warning at vvm.sv(80): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 80 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775331035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(95) " "Verilog HDL Assignment information at vvm.sv(95): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 95 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(96) " "Verilog HDL Assignment information at vvm.sv(96): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 96 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(98) " "Verilog HDL Assignment information at vvm.sv(98): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 98 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(99) " "Verilog HDL Assignment information at vvm.sv(99): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 99 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(101) " "Verilog HDL Assignment information at vvm.sv(101): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(108) " "Verilog HDL Assignment information at vvm.sv(108): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 108 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(109) " "Verilog HDL Assignment information at vvm.sv(109): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 109 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(114) " "Verilog HDL Assignment information at vvm.sv(114): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(115) " "Verilog HDL Assignment information at vvm.sv(115): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(116) " "Verilog HDL Assignment information at vvm.sv(116): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 116 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 vvm.sv(118) " "Verilog HDL Assignment information at vvm.sv(118): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 118 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775331036 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int18_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp " "Elaborating entity \"int18_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_int2fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int18_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst " "Elaborating entity \"int18_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\"" {  } { { "../ip_cores/int18_to_fp16.v" "int18_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q int18_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at int18_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775331135 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(247) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(247): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 247 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331136 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(261) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(261): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 261 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331137 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(275) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(275): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 275 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331137 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(292) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(292): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 292 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331137 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(307) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(307): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 307 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331137 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(369) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(369): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 369 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331137 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(428) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(428): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 428 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331138 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int18_to_fp16_0002.vhd(449) " "VHDL Case Statement information at int18_to_fp16_0002.vhd(449): OTHERS choice is never selected" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 449 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331138 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1\"" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "redist4_signX_uid6_fxpToFPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fp16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult " "Elaborating entity \"mult_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_mult" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst " "Elaborating entity \"mult_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\"" {  } { { "../ip_cores/mult_fp16.v" "mult_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid94_prod_uid47_fpMulTest_cma_reset mult_fp16_0002.vhd(146) " "Verilog HDL or VHDL warning at mult_fp16_0002.vhd(146): object \"prodXY_uid94_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775331151 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "mult_fp16_0002.vhd(378) " "VHDL Case Statement information at mult_fp16_0002.vhd(378): OTHERS choice is never selected" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 378 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331153 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "mult_fp16_0002.vhd(474) " "VHDL Case Statement information at mult_fp16_0002.vhd(474): OTHERS choice is never selected" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 474 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331154 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "mult_fp16_0002.vhd(489) " "VHDL Case Statement information at mult_fp16_0002.vhd(489): OTHERS choice is never selected" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 489 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331154 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "mult_fp16_0002.vhd(509) " "VHDL Case Statement information at mult_fp16_0002.vhd(509): OTHERS choice is never selected" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 509 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331154 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:redist4_expX_uid6_fpMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:redist4_expX_uid6_fpMulTest_b_2\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "redist4_expX_uid6_fpMulTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "prodXY_uid94_prod_uid47_fpMulTest_cma_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331169 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk dspba_library.vhd(26) " "input port \"clk\" at dspba_library.vhd(26) has no fan-out" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 26 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775331169 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input aclr dspba_library.vhd(27) " "input port \"aclr\" at dspba_library.vhd(27) has no fan-out" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 27 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775331169 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input ena dspba_library.vhd(28) " "input port \"ena\" at dspba_library.vhd(28) has no fan-out" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 28 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1743775331169 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp16_to_int16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int " "Elaborating entity \"fp16_to_int16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_fp2int" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp16_to_int16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst " "Elaborating entity \"fp16_to_int16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\"" {  } { { "../ip_cores/fp16_to_int16.v" "fp16_to_int16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp16_to_int16_0002.vhd(51) " "Verilog HDL or VHDL warning at fp16_to_int16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775331173 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(249) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(249): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 249 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331174 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(262) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(262): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 262 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331174 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(298) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(298): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 298 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331175 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(315) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(315): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 315 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331175 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(421) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(421): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 421 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331176 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp16_to_int16_0002.vhd(439) " "VHDL Case Statement information at fp16_to_int16_0002.vhd(439): OTHERS choice is never selected" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 439 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775331176 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1\"" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "redist0_signX_uid25_fpToFxPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "redist1_frac_x_uid10_fpToFxPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|saturate:i_sat " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|saturate:i_sat\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_sat" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm_wrapper design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper " "Elaborating entity \"layernorm_wrapper\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_layernorm_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775331254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm_fetch design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm_fetch:i_layernorm_fetch " "Elaborating entity \"layernorm_fetch\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm_fetch:i_layernorm_fetch\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "i_layernorm_fetch" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333255 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_PER_BLK layernorm_fetch.sv(27) " "Verilog HDL or VHDL information at layernorm_fetch.sv(27): object \"NUM_PER_BLK\" declared but not used" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 27 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1743775333256 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "layernorm_fetch.sv(39) " "Verilog HDL or VHDL arithmetic warning at layernorm_fetch.sv(39): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 39 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333257 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 layernorm_fetch.sv(42) " "Verilog HDL assignment warning at layernorm_fetch.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775333257 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 layernorm_fetch.sv(54) " "Verilog HDL assignment warning at layernorm_fetch.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775333257 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(100) " "Verilog HDL Assignment information at layernorm_fetch.sv(100): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 100 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(102) " "Verilog HDL Assignment information at layernorm_fetch.sv(102): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 102 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(103) " "Verilog HDL Assignment information at layernorm_fetch.sv(103): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 103 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(104) " "Verilog HDL Assignment information at layernorm_fetch.sv(104): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 104 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(106) " "Verilog HDL Assignment information at layernorm_fetch.sv(106): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 106 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(107) " "Verilog HDL Assignment information at layernorm_fetch.sv(107): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 107 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(109) " "Verilog HDL Assignment information at layernorm_fetch.sv(109): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 109 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333264 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(115) " "Verilog HDL Assignment information at layernorm_fetch.sv(115): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333265 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(121) " "Verilog HDL Assignment information at layernorm_fetch.sv(121): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 121 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333265 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(126) " "Verilog HDL Assignment information at layernorm_fetch.sv(126): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 126 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333265 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(129) " "Verilog HDL Assignment information at layernorm_fetch.sv(129): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 129 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(130) " "Verilog HDL Assignment information at layernorm_fetch.sv(130): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 130 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(136) " "Verilog HDL Assignment information at layernorm_fetch.sv(136): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 136 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(141) " "Verilog HDL Assignment information at layernorm_fetch.sv(141): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 141 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(144) " "Verilog HDL Assignment information at layernorm_fetch.sv(144): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 144 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(145) " "Verilog HDL Assignment information at layernorm_fetch.sv(145): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 145 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(151) " "Verilog HDL Assignment information at layernorm_fetch.sv(151): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 151 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(156) " "Verilog HDL Assignment information at layernorm_fetch.sv(156): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 156 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(159) " "Verilog HDL Assignment information at layernorm_fetch.sv(159): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 159 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm_fetch.sv(160) " "Verilog HDL Assignment information at layernorm_fetch.sv(160): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 160 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "layernorm_fetch.sv(113) " "Verilog HDL Case Statement information at layernorm_fetch.sv(113): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775333266 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm " "Elaborating entity \"layernorm\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "blk_instantiate_layernorm\[0\].i_layernorm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333343 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(66) " "Verilog HDL Assignment information at layernorm.sv(66): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 66 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(68) " "Verilog HDL Assignment information at layernorm.sv(68): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(70) " "Verilog HDL Assignment information at layernorm.sv(70): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 layernorm.sv(81) " "Verilog HDL assignment warning at layernorm.sv(81): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "layernorm.sv(98) " "Verilog HDL or VHDL arithmetic warning at layernorm.sv(98): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 98 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 layernorm.sv(135) " "Verilog HDL assignment warning at layernorm.sv(135): truncated value with size 16 to match size of target (8)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743775333378 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "layernorm.sv(144) " "Verilog HDL or VHDL arithmetic warning at layernorm.sv(144): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 144 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333379 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "layernorm.sv(178) " "Verilog HDL or VHDL arithmetic warning at layernorm.sv(178): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 178 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333380 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(245) " "Verilog HDL Assignment information at layernorm.sv(245): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 245 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(246) " "Verilog HDL Assignment information at layernorm.sv(246): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 246 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(248) " "Verilog HDL Assignment information at layernorm.sv(248): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 248 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(249) " "Verilog HDL Assignment information at layernorm.sv(249): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 249 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(251) " "Verilog HDL Assignment information at layernorm.sv(251): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 251 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(252) " "Verilog HDL Assignment information at layernorm.sv(252): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 252 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(254) " "Verilog HDL Assignment information at layernorm.sv(254): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 254 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(256) " "Verilog HDL Assignment information at layernorm.sv(256): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 256 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(258) " "Verilog HDL Assignment information at layernorm.sv(258): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 258 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(260) " "Verilog HDL Assignment information at layernorm.sv(260): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 260 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(262) " "Verilog HDL Assignment information at layernorm.sv(262): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 262 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(264) " "Verilog HDL Assignment information at layernorm.sv(264): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 264 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(271) " "Verilog HDL Assignment information at layernorm.sv(271): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 271 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(272) " "Verilog HDL Assignment information at layernorm.sv(272): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 272 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(279) " "Verilog HDL Assignment information at layernorm.sv(279): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 279 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(280) " "Verilog HDL Assignment information at layernorm.sv(280): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 280 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(281) " "Verilog HDL Assignment information at layernorm.sv(281): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 281 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(283) " "Verilog HDL Assignment information at layernorm.sv(283): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 283 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333396 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(284) " "Verilog HDL Assignment information at layernorm.sv(284): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 284 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(285) " "Verilog HDL Assignment information at layernorm.sv(285): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 285 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(292) " "Verilog HDL Assignment information at layernorm.sv(292): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 292 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(293) " "Verilog HDL Assignment information at layernorm.sv(293): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 293 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(294) " "Verilog HDL Assignment information at layernorm.sv(294): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 294 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(296) " "Verilog HDL Assignment information at layernorm.sv(296): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 296 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(297) " "Verilog HDL Assignment information at layernorm.sv(297): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 297 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(299) " "Verilog HDL Assignment information at layernorm.sv(299): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 299 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(308) " "Verilog HDL Assignment information at layernorm.sv(308): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 308 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(309) " "Verilog HDL Assignment information at layernorm.sv(309): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 309 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(310) " "Verilog HDL Assignment information at layernorm.sv(310): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 310 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(319) " "Verilog HDL Assignment information at layernorm.sv(319): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 319 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(320) " "Verilog HDL Assignment information at layernorm.sv(320): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 320 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(324) " "Verilog HDL Assignment information at layernorm.sv(324): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 324 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(331) " "Verilog HDL Assignment information at layernorm.sv(331): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 331 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(332) " "Verilog HDL Assignment information at layernorm.sv(332): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 332 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 layernorm.sv(333) " "Verilog HDL Assignment information at layernorm.sv(333): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 333 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "layernorm.sv(268) " "Verilog HDL Case Statement information at layernorm.sv(268): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743775333397 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamma_path design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path " "Elaborating entity \"gamma_path\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_gamma_path" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333529 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 gamma_path.sv(80) " "Verilog HDL Assignment information at gamma_path.sv(80): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 80 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333529 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 gamma_path.sv(83) " "Verilog HDL Assignment information at gamma_path.sv(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333529 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 gamma_path.sv(87) " "Verilog HDL Assignment information at gamma_path.sv(87): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 87 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333529 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uint16_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp " "Elaborating entity \"uint16_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_sd_int_to_fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uint16_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst " "Elaborating entity \"uint16_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\"" {  } { { "../ip_cores/uint16_to_fp16.v" "uint16_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q uint16_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at uint16_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775333539 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(200) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(200): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 200 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333539 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(214) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(214): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 214 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333539 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(228) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(228): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 228 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333540 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(242) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(242): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 242 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333540 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(256) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(256): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 256 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333540 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(304) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(304): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 304 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333540 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(372) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(372): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 372 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333541 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "uint16_to_fp16_0002.vhd(393) " "VHDL Case Statement information at uint16_to_fp16_0002.vhd(393): OTHERS choice is never selected" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 393 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333541 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:sticky_uid16_fxpToFPTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:sticky_uid16_fxpToFPTest_delay\"" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "sticky_uid16_fxpToFPTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt " "Elaborating entity \"rsqrt\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_rsqrt" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst " "Elaborating entity \"rsqrt_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\"" {  } { { "../ip_cores/rsqrt.v" "rsqrt_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q rsqrt_0002.vhd(50) " "Verilog HDL or VHDL warning at rsqrt_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775333553 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(205) " "VHDL Case Statement information at rsqrt_0002.vhd(205): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 205 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333554 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(262) " "VHDL Case Statement information at rsqrt_0002.vhd(262): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 262 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333554 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(277) " "VHDL Case Statement information at rsqrt_0002.vhd(277): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 277 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333554 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(359) " "VHDL Case Statement information at rsqrt_0002.vhd(359): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 359 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333557 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(465) " "VHDL Case Statement information at rsqrt_0002.vhd(465): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 465 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333561 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(540) " "VHDL Case Statement information at rsqrt_0002.vhd(540): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 540 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333564 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "rsqrt_0002.vhd(579) " "VHDL Case Statement information at rsqrt_0002.vhd(579): OTHERS choice is never selected" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 579 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333565 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist2_signX_uid28_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist2_signX_uid28_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist2_signX_uid28_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist4_exp_x_uid16_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "fracXIsZero_uid20_fpInvSqrtTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist0_yAddr_uid33_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|count_down:i_count_down " "Elaborating entity \"count_down\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|count_down:i_count_down\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_count_down" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "count_down.sv(21) " "Verilog HDL or VHDL arithmetic warning at count_down.sv(21): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 21 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(34) " "Verilog HDL Assignment information at count_down.sv(34): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 34 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(35) " "Verilog HDL Assignment information at count_down.sv(35): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 35 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(36) " "Verilog HDL Assignment information at count_down.sv(36): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 36 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(42) " "Verilog HDL Assignment information at count_down.sv(42): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 42 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(48) " "Verilog HDL Assignment information at count_down.sv(48): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 48 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(50) " "Verilog HDL Assignment information at count_down.sv(50): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 50 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333583 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|count_down:i_count_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int16_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp " "Elaborating entity \"int16_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_xd_int_to_fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int16_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst " "Elaborating entity \"int16_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\"" {  } { { "../ip_cores/int16_to_fp16.v" "int16_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q int16_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at int16_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743775333595 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(237) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(237): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 237 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333596 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(251) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(251): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 251 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333596 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(265) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(265): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 265 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333596 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(282) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(282): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 282 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333596 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(297) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(297): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 297 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333596 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(359) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(359): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 359 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333597 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(418) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(418): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 418 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333597 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "int16_to_fp16_0002.vhd(439) " "VHDL Case Statement information at int16_to_fp16_0002.vhd(439): OTHERS choice is never selected" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 439 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1743775333597 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1\"" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "redist4_signX_uid6_fxpToFPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|saturate:i_sat_y1 " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|saturate:i_sat_y1\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_sat_y1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|saturate:i_sat_y " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|saturate:i_sat_y\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_sat_y" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|count_down:i_count_down " "Elaborating entity \"count_down\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|count_down:i_count_down\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_count_down" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "count_down.sv(21) " "Verilog HDL or VHDL arithmetic warning at count_down.sv(21): loss of carry in addition or borrow in subtraction" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 21 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(34) " "Verilog HDL Assignment information at count_down.sv(34): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 34 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(35) " "Verilog HDL Assignment information at count_down.sv(35): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 35 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(36) " "Verilog HDL Assignment information at count_down.sv(36): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 36 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(42) " "Verilog HDL Assignment information at count_down.sv(42): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 42 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(48) " "Verilog HDL Assignment information at count_down.sv(48): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 48 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 count_down.sv(50) " "Verilog HDL Assignment information at count_down.sv(50): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 50 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1743775333624 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|count_down:i_count_down"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[207\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[207\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346597 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[207]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[178\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[178\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346618 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[177\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[177\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346618 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346618 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346618 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|end_beginbursttransfer data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|end_beginbursttransfer\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 448 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346618 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|end_beginbursttransfer"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[207\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[207\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346619 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[207]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346619 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346619 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|locked\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346619 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|locked\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|locked\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|locked\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[95\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[95\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[67\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[67\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_uncompressed_read_reg data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_uncompressed_read_reg\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 475 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[95\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[95\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[67\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[67\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_uncompressed_read_reg data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_uncompressed_read_reg\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 475 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346620 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[27\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[27\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346621 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[26\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[26\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[25\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[25\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[24\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[24\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[23\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[23\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[22\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[22\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[21\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[21\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[20\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[20\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[19\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[19\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[18\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[18\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[17\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[17\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[16\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[16\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[15\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[15\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[14\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[13\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[12\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[11\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[11\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[10\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[10\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[9\] data_in GND " "Reduced register \"soc_system:u0\|pio32_f2h:pio32_f2h_0\|read_data_out\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346622 "|tiny_npu|soc_system:u0|pio32_f2h:pio32_f2h_0|read_data_out[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter\|last_dest_id\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter\|last_dest_id\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 222 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_dest_id[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346634 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346635 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346646 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346646 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[4\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346646 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[4\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346647 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[69\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[69\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[66\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[66\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|read_latency_shift_reg\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|read_latency_shift_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775346659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|read_latency_shift_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 82 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348899 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 82 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348900 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 82 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348900 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt_sd_ff\[15\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 82 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348901 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt_sd_ff[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem_used\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem_used\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 393 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348907 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem_used[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[33\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[33\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348919 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][33]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[32\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[32\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][32]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[29\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[29\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[24\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[24\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[22\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[20\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[17\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[8\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[6\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[4\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem_used\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem_used\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 374 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775348920 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem_used[0]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[15\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[14\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[14\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[14\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[13\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[13\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[13\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[12\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[13\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[12\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[12\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[11\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[11\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[11\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[10\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[9\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[9\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[9\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[8\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[8\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[8\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[7\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[8\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[7\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[7\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[6\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[6\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[6\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[6\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[4\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[4\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[4\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[4\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[3\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[2\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[3\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[2\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[2\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[1\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[5\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_byteen_reg\[5\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_burstwrap_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[1\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[1\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[1][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\|delay_signals\[0\]\[5\]\"" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst|dspba_delay:redist1_evenOddExp_uid30_fpInvSqrtTest_b_2|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1407\] design_top:i_design_top\|rmio_stmm.input_data\[1407\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1407\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1407\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1407]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1406\] design_top:i_design_top\|rmio_stmm.input_data\[1406\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1406\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1406\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1406]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1405\] design_top:i_design_top\|rmio_stmm.input_data\[1405\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1405\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1405\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1405]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1404\] design_top:i_design_top\|rmio_stmm.input_data\[1404\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1404\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1404\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1404]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1403\] design_top:i_design_top\|rmio_stmm.input_data\[1403\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1403\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1403\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1403]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1402\] design_top:i_design_top\|rmio_stmm.input_data\[1402\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1402\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1402\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1402]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1401\] design_top:i_design_top\|rmio_stmm.input_data\[1401\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1401\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1401\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1401]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1400\] design_top:i_design_top\|rmio_stmm.input_data\[1400\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1400\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1400\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1400]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1399\] design_top:i_design_top\|rmio_stmm.input_data\[1399\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1399\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1399\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1399]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1398\] design_top:i_design_top\|rmio_stmm.input_data\[1398\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1398\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1398\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1398]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1397\] design_top:i_design_top\|rmio_stmm.input_data\[1397\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1397\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1397\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1397]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1396\] design_top:i_design_top\|rmio_stmm.input_data\[1396\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1396\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1396\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1396]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1395\] design_top:i_design_top\|rmio_stmm.input_data\[1395\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1395\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1395\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1395]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1394\] design_top:i_design_top\|rmio_stmm.input_data\[1394\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1394\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1394\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1394]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1393\] design_top:i_design_top\|rmio_stmm.input_data\[1393\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1393\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1393\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1393]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1392\] design_top:i_design_top\|rmio_stmm.input_data\[1392\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1392\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1392\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1392]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1391\] design_top:i_design_top\|rmio_stmm.input_data\[1391\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1391\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1391\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1391]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1390\] design_top:i_design_top\|rmio_stmm.input_data\[1390\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1390\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1390\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1390]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1389\] design_top:i_design_top\|rmio_stmm.input_data\[1389\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1389\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1389\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1389]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1388\] design_top:i_design_top\|rmio_stmm.input_data\[1388\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1388\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1388\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1388]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1387\] design_top:i_design_top\|rmio_stmm.input_data\[1387\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1387\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1387\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1387]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1386\] design_top:i_design_top\|rmio_stmm.input_data\[1386\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1386\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1386\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1386]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1385\] design_top:i_design_top\|rmio_stmm.input_data\[1385\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1385\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1385\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1385]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1384\] design_top:i_design_top\|rmio_stmm.input_data\[1384\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1384\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1384\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1384]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1383\] design_top:i_design_top\|rmio_stmm.input_data\[1383\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1383\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1383\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1383]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1382\] design_top:i_design_top\|rmio_stmm.input_data\[1382\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1382\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1382\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1382]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1381\] design_top:i_design_top\|rmio_stmm.input_data\[1381\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1381\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1381\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1381]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1380\] design_top:i_design_top\|rmio_stmm.input_data\[1380\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1380\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1380\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1380]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1379\] design_top:i_design_top\|rmio_stmm.input_data\[1379\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1379\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1379\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1379]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1378\] design_top:i_design_top\|rmio_stmm.input_data\[1378\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1378\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1378\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1378]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1377\] design_top:i_design_top\|rmio_stmm.input_data\[1377\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1377\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1377\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1377]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1376\] design_top:i_design_top\|rmio_stmm.input_data\[1376\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1376\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1376\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1376]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1375\] design_top:i_design_top\|rmio_stmm.input_data\[1375\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1375\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1375\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1375]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1374\] design_top:i_design_top\|rmio_stmm.input_data\[1374\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1374\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1374\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1374]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1373\] design_top:i_design_top\|rmio_stmm.input_data\[1373\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1373\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1373\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1373]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1372\] design_top:i_design_top\|rmio_stmm.input_data\[1372\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1372\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1372\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1372]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1371\] design_top:i_design_top\|rmio_stmm.input_data\[1371\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1371\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1371\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1371]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1370\] design_top:i_design_top\|rmio_stmm.input_data\[1370\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1370\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1370\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1370]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1369\] design_top:i_design_top\|rmio_stmm.input_data\[1369\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1369\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1369\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1369]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1368\] design_top:i_design_top\|rmio_stmm.input_data\[1368\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1368\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1368\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1368]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1367\] design_top:i_design_top\|rmio_stmm.input_data\[1367\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1367\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1367\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1367]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1366\] design_top:i_design_top\|rmio_stmm.input_data\[1366\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1366\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1366\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1366]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1365\] design_top:i_design_top\|rmio_stmm.input_data\[1365\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1365\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1365\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1365]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1364\] design_top:i_design_top\|rmio_stmm.input_data\[1364\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1364\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1364\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1364]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1363\] design_top:i_design_top\|rmio_stmm.input_data\[1363\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1363\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1363\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1363]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1362\] design_top:i_design_top\|rmio_stmm.input_data\[1362\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1362\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1362\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1362]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1361\] design_top:i_design_top\|rmio_stmm.input_data\[1361\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1361\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1361\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1361]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1360\] design_top:i_design_top\|rmio_stmm.input_data\[1360\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1360\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1360\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1360]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1359\] design_top:i_design_top\|rmio_stmm.input_data\[1359\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1359\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1359\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1359]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1358\] design_top:i_design_top\|rmio_stmm.input_data\[1358\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1358\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1358\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1358]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1357\] design_top:i_design_top\|rmio_stmm.input_data\[1357\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1357\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1357\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1357]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1356\] design_top:i_design_top\|rmio_stmm.input_data\[1356\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1356\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1356\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1356]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1355\] design_top:i_design_top\|rmio_stmm.input_data\[1355\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1355\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1355\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1355]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1354\] design_top:i_design_top\|rmio_stmm.input_data\[1354\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1354\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1354\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1354]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1353\] design_top:i_design_top\|rmio_stmm.input_data\[1353\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1353\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1353\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1353]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1352\] design_top:i_design_top\|rmio_stmm.input_data\[1352\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1352\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1352\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1352]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1351\] design_top:i_design_top\|rmio_stmm.input_data\[1351\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1351\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1351\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1351]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1350\] design_top:i_design_top\|rmio_stmm.input_data\[1350\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1350\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1350\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1350]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1349\] design_top:i_design_top\|rmio_stmm.input_data\[1349\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1349\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1349\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1349]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1348\] design_top:i_design_top\|rmio_stmm.input_data\[1348\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1348\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1348\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1348]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1347\] design_top:i_design_top\|rmio_stmm.input_data\[1347\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1347\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1347\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1347]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1346\] design_top:i_design_top\|rmio_stmm.input_data\[1346\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1346\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1346\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1346]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1345\] design_top:i_design_top\|rmio_stmm.input_data\[1345\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1345\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1345\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1345]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1344\] design_top:i_design_top\|rmio_stmm.input_data\[1344\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1344\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1344\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1344]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1343\] design_top:i_design_top\|rmio_stmm.input_data\[1343\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1343\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1343\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1343]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1342\] design_top:i_design_top\|rmio_stmm.input_data\[1342\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1342\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1342\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1342]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1341\] design_top:i_design_top\|rmio_stmm.input_data\[1341\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1341\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1341\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1341]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1340\] design_top:i_design_top\|rmio_stmm.input_data\[1340\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1340\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1340\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1340]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1339\] design_top:i_design_top\|rmio_stmm.input_data\[1339\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1339\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1339\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1339]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1338\] design_top:i_design_top\|rmio_stmm.input_data\[1338\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1338\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1338\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1338]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1337\] design_top:i_design_top\|rmio_stmm.input_data\[1337\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1337\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1337\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1337]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1336\] design_top:i_design_top\|rmio_stmm.input_data\[1336\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1336\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1336\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1336]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1335\] design_top:i_design_top\|rmio_stmm.input_data\[1335\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1335\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1335\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1335]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1334\] design_top:i_design_top\|rmio_stmm.input_data\[1334\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1334\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1334\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1334]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1333\] design_top:i_design_top\|rmio_stmm.input_data\[1333\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1333\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1333\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1333]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1332\] design_top:i_design_top\|rmio_stmm.input_data\[1332\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1332\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1332\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1332]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1331\] design_top:i_design_top\|rmio_stmm.input_data\[1331\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1331\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1331\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1331]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1330\] design_top:i_design_top\|rmio_stmm.input_data\[1330\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1330\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1330\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1330]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1329\] design_top:i_design_top\|rmio_stmm.input_data\[1329\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1329\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1329\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1329]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1328\] design_top:i_design_top\|rmio_stmm.input_data\[1328\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1328\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1328\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1328]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1327\] design_top:i_design_top\|rmio_stmm.input_data\[1327\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1327\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1327\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1327]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1326\] design_top:i_design_top\|rmio_stmm.input_data\[1326\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1326\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1326\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1326]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1325\] design_top:i_design_top\|rmio_stmm.input_data\[1325\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1325\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1325\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1325]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1324\] design_top:i_design_top\|rmio_stmm.input_data\[1324\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1324\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1324\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1324]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1323\] design_top:i_design_top\|rmio_stmm.input_data\[1323\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1323\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1323\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1323]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1322\] design_top:i_design_top\|rmio_stmm.input_data\[1322\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1322\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1322\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1322]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1321\] design_top:i_design_top\|rmio_stmm.input_data\[1321\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1321\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1321\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1321]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1320\] design_top:i_design_top\|rmio_stmm.input_data\[1320\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1320\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1320\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1320]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1319\] design_top:i_design_top\|rmio_stmm.input_data\[1319\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1319\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1319\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1319]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1318\] design_top:i_design_top\|rmio_stmm.input_data\[1318\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1318\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1318\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1318]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1317\] design_top:i_design_top\|rmio_stmm.input_data\[1317\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1317\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1317\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1317]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1316\] design_top:i_design_top\|rmio_stmm.input_data\[1316\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1316\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1316\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1316]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1315\] design_top:i_design_top\|rmio_stmm.input_data\[1315\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1315\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1315\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1315]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1314\] design_top:i_design_top\|rmio_stmm.input_data\[1314\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1314\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1314\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1314]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1313\] design_top:i_design_top\|rmio_stmm.input_data\[1313\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1313\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1313\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1313]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1312\] design_top:i_design_top\|rmio_stmm.input_data\[1312\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1312\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1312\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1312]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1311\] design_top:i_design_top\|rmio_stmm.input_data\[1311\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1311\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1311\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1311]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1310\] design_top:i_design_top\|rmio_stmm.input_data\[1310\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1310\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1310\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1310]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1309\] design_top:i_design_top\|rmio_stmm.input_data\[1309\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1309\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1309\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1309]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1308\] design_top:i_design_top\|rmio_stmm.input_data\[1308\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1308\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1308\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1308]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1307\] design_top:i_design_top\|rmio_stmm.input_data\[1307\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1307\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1307\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1307]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1306\] design_top:i_design_top\|rmio_stmm.input_data\[1306\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1306\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1306\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1306]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1305\] design_top:i_design_top\|rmio_stmm.input_data\[1305\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1305\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1305\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1305]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1304\] design_top:i_design_top\|rmio_stmm.input_data\[1304\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1304\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1304\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1304]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1303\] design_top:i_design_top\|rmio_stmm.input_data\[1303\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1303\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1303\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1303]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1302\] design_top:i_design_top\|rmio_stmm.input_data\[1302\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1302\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1302\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1302]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1301\] design_top:i_design_top\|rmio_stmm.input_data\[1301\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1301\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1301\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1301]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1300\] design_top:i_design_top\|rmio_stmm.input_data\[1300\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1300\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1300\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1300]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1299\] design_top:i_design_top\|rmio_stmm.input_data\[1299\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1299\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1299\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1299]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1298\] design_top:i_design_top\|rmio_stmm.input_data\[1298\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1298\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1298\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1298]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1297\] design_top:i_design_top\|rmio_stmm.input_data\[1297\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1297\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1297\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1297]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1296\] design_top:i_design_top\|rmio_stmm.input_data\[1296\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1296\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1296\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1296]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1295\] design_top:i_design_top\|rmio_stmm.input_data\[1295\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1295\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1295\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1295]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1294\] design_top:i_design_top\|rmio_stmm.input_data\[1294\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1294\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1294\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1294]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1293\] design_top:i_design_top\|rmio_stmm.input_data\[1293\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1293\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1293\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1293]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1292\] design_top:i_design_top\|rmio_stmm.input_data\[1292\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1292\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1292\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1292]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1291\] design_top:i_design_top\|rmio_stmm.input_data\[1291\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1291\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1291\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1291]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1290\] design_top:i_design_top\|rmio_stmm.input_data\[1290\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1290\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1290\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1290]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1289\] design_top:i_design_top\|rmio_stmm.input_data\[1289\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1289\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1289\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1289]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1288\] design_top:i_design_top\|rmio_stmm.input_data\[1288\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1288\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1288\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1288]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1287\] design_top:i_design_top\|rmio_stmm.input_data\[1287\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1287\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1287\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1287]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1286\] design_top:i_design_top\|rmio_stmm.input_data\[1286\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1286\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1286\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1286]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1285\] design_top:i_design_top\|rmio_stmm.input_data\[1285\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1285\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1285\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1285]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1284\] design_top:i_design_top\|rmio_stmm.input_data\[1284\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1284\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1284\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1284]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1283\] design_top:i_design_top\|rmio_stmm.input_data\[1283\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1283\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1283\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1283]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1282\] design_top:i_design_top\|rmio_stmm.input_data\[1282\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1282\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1282\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1282]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1281\] design_top:i_design_top\|rmio_stmm.input_data\[1281\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1281\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1281\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1281]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1280\] design_top:i_design_top\|rmio_stmm.input_data\[1280\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1280\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1280\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1280]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1279\] design_top:i_design_top\|rmio_stmm.input_data\[1279\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1279\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1279\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1279]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1278\] design_top:i_design_top\|rmio_stmm.input_data\[1278\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1278\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1278\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1278]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1277\] design_top:i_design_top\|rmio_stmm.input_data\[1277\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1277\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1277\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1277]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1276\] design_top:i_design_top\|rmio_stmm.input_data\[1276\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1276\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1276\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1276]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1275\] design_top:i_design_top\|rmio_stmm.input_data\[1275\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1275\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1275\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1275]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1274\] design_top:i_design_top\|rmio_stmm.input_data\[1274\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1274\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1274\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1274]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1273\] design_top:i_design_top\|rmio_stmm.input_data\[1273\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1273\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1273\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1273]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1272\] design_top:i_design_top\|rmio_stmm.input_data\[1272\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1272\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1272\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1272]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1271\] design_top:i_design_top\|rmio_stmm.input_data\[1271\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1271\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1271\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1271]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1270\] design_top:i_design_top\|rmio_stmm.input_data\[1270\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1270\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1270\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1270]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1269\] design_top:i_design_top\|rmio_stmm.input_data\[1269\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1269\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1269\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1269]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1268\] design_top:i_design_top\|rmio_stmm.input_data\[1268\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1268\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1268\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1268]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1267\] design_top:i_design_top\|rmio_stmm.input_data\[1267\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1267\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1267\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1267]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1266\] design_top:i_design_top\|rmio_stmm.input_data\[1266\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1266\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1266\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1266]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1265\] design_top:i_design_top\|rmio_stmm.input_data\[1265\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1265\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1265\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1265]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1264\] design_top:i_design_top\|rmio_stmm.input_data\[1264\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1264\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1264\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1264]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1263\] design_top:i_design_top\|rmio_stmm.input_data\[1263\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1263\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1263\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1263]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1262\] design_top:i_design_top\|rmio_stmm.input_data\[1262\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1262\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1262\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1262]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1261\] design_top:i_design_top\|rmio_stmm.input_data\[1261\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1261\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1261\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1261]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1260\] design_top:i_design_top\|rmio_stmm.input_data\[1260\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1260\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1260\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1260]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1259\] design_top:i_design_top\|rmio_stmm.input_data\[1259\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1259\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1259\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1259]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1258\] design_top:i_design_top\|rmio_stmm.input_data\[1258\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1258\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1258\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1258]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1257\] design_top:i_design_top\|rmio_stmm.input_data\[1257\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1257\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1257\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1257]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1256\] design_top:i_design_top\|rmio_stmm.input_data\[1256\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1256\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1256\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1256]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1255\] design_top:i_design_top\|rmio_stmm.input_data\[1255\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1255\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1255\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1255]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1254\] design_top:i_design_top\|rmio_stmm.input_data\[1254\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1254\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1254\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1254]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1253\] design_top:i_design_top\|rmio_stmm.input_data\[1253\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1253\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1253\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1253]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1252\] design_top:i_design_top\|rmio_stmm.input_data\[1252\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1252\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1252\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1252]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1251\] design_top:i_design_top\|rmio_stmm.input_data\[1251\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1251\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1251\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1251]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1250\] design_top:i_design_top\|rmio_stmm.input_data\[1250\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1250\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1250\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1250]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1249\] design_top:i_design_top\|rmio_stmm.input_data\[1249\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1249\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1249\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1249]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1248\] design_top:i_design_top\|rmio_stmm.input_data\[1248\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1248\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1248\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1248]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1247\] design_top:i_design_top\|rmio_stmm.input_data\[1247\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1247\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1247\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1247]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1246\] design_top:i_design_top\|rmio_stmm.input_data\[1246\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1246\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1246\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1246]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1245\] design_top:i_design_top\|rmio_stmm.input_data\[1245\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1245\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1245\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1245]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1244\] design_top:i_design_top\|rmio_stmm.input_data\[1244\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1244\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1244\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1244]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1243\] design_top:i_design_top\|rmio_stmm.input_data\[1243\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1243\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1243\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1243]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1242\] design_top:i_design_top\|rmio_stmm.input_data\[1242\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1242\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1242\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1242]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1241\] design_top:i_design_top\|rmio_stmm.input_data\[1241\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1241\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1241\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1241]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1240\] design_top:i_design_top\|rmio_stmm.input_data\[1240\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1240\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1240\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1240]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1239\] design_top:i_design_top\|rmio_stmm.input_data\[1239\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1239\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1239\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1239]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1238\] design_top:i_design_top\|rmio_stmm.input_data\[1238\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1238\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1238\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1238]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1237\] design_top:i_design_top\|rmio_stmm.input_data\[1237\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1237\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1237\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1237]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1236\] design_top:i_design_top\|rmio_stmm.input_data\[1236\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1236\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1236\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1236]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1235\] design_top:i_design_top\|rmio_stmm.input_data\[1235\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1235\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1235\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1235]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1234\] design_top:i_design_top\|rmio_stmm.input_data\[1234\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1234\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1234\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1234]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1233\] design_top:i_design_top\|rmio_stmm.input_data\[1233\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1233\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1233\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1233]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1232\] design_top:i_design_top\|rmio_stmm.input_data\[1232\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1232\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1232\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1232]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1231\] design_top:i_design_top\|rmio_stmm.input_data\[1231\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1231\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1231\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1231]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1230\] design_top:i_design_top\|rmio_stmm.input_data\[1230\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1230\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1230\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1230]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1229\] design_top:i_design_top\|rmio_stmm.input_data\[1229\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1229\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1229\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1229]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1228\] design_top:i_design_top\|rmio_stmm.input_data\[1228\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1228\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1228\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1228]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1227\] design_top:i_design_top\|rmio_stmm.input_data\[1227\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1227\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1227\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1227]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1226\] design_top:i_design_top\|rmio_stmm.input_data\[1226\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1226\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1226\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1226]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1225\] design_top:i_design_top\|rmio_stmm.input_data\[1225\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1225\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1225\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1225]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1224\] design_top:i_design_top\|rmio_stmm.input_data\[1224\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1224\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1224\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1224]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1223\] design_top:i_design_top\|rmio_stmm.input_data\[1223\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1223\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1223\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1223]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1222\] design_top:i_design_top\|rmio_stmm.input_data\[1222\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1222\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1222\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1222]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1221\] design_top:i_design_top\|rmio_stmm.input_data\[1221\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1221\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1221\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1221]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1220\] design_top:i_design_top\|rmio_stmm.input_data\[1220\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1220\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1220\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1220]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1219\] design_top:i_design_top\|rmio_stmm.input_data\[1219\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1219\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1219\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1219]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1218\] design_top:i_design_top\|rmio_stmm.input_data\[1218\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1218\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1218\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1218]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1217\] design_top:i_design_top\|rmio_stmm.input_data\[1217\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1217\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1217\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1217]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1216\] design_top:i_design_top\|rmio_stmm.input_data\[1216\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1216\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1216\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1216]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1215\] design_top:i_design_top\|rmio_stmm.input_data\[1215\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1215\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1215\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1215]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1214\] design_top:i_design_top\|rmio_stmm.input_data\[1214\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1214\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1214\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1214]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1213\] design_top:i_design_top\|rmio_stmm.input_data\[1213\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1213\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1213\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1213]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1212\] design_top:i_design_top\|rmio_stmm.input_data\[1212\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1212\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1212\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1212]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1211\] design_top:i_design_top\|rmio_stmm.input_data\[1211\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1211\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1211\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1211]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1210\] design_top:i_design_top\|rmio_stmm.input_data\[1210\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1210\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1210\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1210]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1209\] design_top:i_design_top\|rmio_stmm.input_data\[1209\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1209\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1209\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1209]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1208\] design_top:i_design_top\|rmio_stmm.input_data\[1208\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1208\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1208\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1208]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1207\] design_top:i_design_top\|rmio_stmm.input_data\[1207\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1207\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1207\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1207]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1206\] design_top:i_design_top\|rmio_stmm.input_data\[1206\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1206\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1206\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1206]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1205\] design_top:i_design_top\|rmio_stmm.input_data\[1205\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1205\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1205\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1205]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1204\] design_top:i_design_top\|rmio_stmm.input_data\[1204\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1204\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1204\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1204]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1203\] design_top:i_design_top\|rmio_stmm.input_data\[1203\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1203\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1203\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1203]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1202\] design_top:i_design_top\|rmio_stmm.input_data\[1202\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1202\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1202\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1202]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1201\] design_top:i_design_top\|rmio_stmm.input_data\[1201\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1201\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1201\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1201]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1200\] design_top:i_design_top\|rmio_stmm.input_data\[1200\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1200\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1200\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1200]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1199\] design_top:i_design_top\|rmio_stmm.input_data\[1199\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1199\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1199\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1199]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1198\] design_top:i_design_top\|rmio_stmm.input_data\[1198\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1198\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1198\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1198]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1197\] design_top:i_design_top\|rmio_stmm.input_data\[1197\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1197\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1197\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1197]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1196\] design_top:i_design_top\|rmio_stmm.input_data\[1196\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1196\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1196\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1196]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1195\] design_top:i_design_top\|rmio_stmm.input_data\[1195\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1195\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1195\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1195]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1194\] design_top:i_design_top\|rmio_stmm.input_data\[1194\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1194\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1194\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1194]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1193\] design_top:i_design_top\|rmio_stmm.input_data\[1193\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1193\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1193\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1193]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1192\] design_top:i_design_top\|rmio_stmm.input_data\[1192\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1192\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1192\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1192]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1191\] design_top:i_design_top\|rmio_stmm.input_data\[1191\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1191\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1191\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1191]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1190\] design_top:i_design_top\|rmio_stmm.input_data\[1190\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1190\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1190\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1190]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1189\] design_top:i_design_top\|rmio_stmm.input_data\[1189\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1189\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1189\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1189]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1188\] design_top:i_design_top\|rmio_stmm.input_data\[1188\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1188\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1188\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1188]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1187\] design_top:i_design_top\|rmio_stmm.input_data\[1187\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1187\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1187\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1187]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1186\] design_top:i_design_top\|rmio_stmm.input_data\[1186\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1186\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1186\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1186]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1185\] design_top:i_design_top\|rmio_stmm.input_data\[1185\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1185\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1185\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1185]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1184\] design_top:i_design_top\|rmio_stmm.input_data\[1184\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1184\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1184\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1184]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1183\] design_top:i_design_top\|rmio_stmm.input_data\[1183\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1183\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1183\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1183]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1182\] design_top:i_design_top\|rmio_stmm.input_data\[1182\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1182\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1182\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1182]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1181\] design_top:i_design_top\|rmio_stmm.input_data\[1181\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1181\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1181\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1181]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1180\] design_top:i_design_top\|rmio_stmm.input_data\[1180\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1180\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1180\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1180]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1179\] design_top:i_design_top\|rmio_stmm.input_data\[1179\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1179\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1179\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1179]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1178\] design_top:i_design_top\|rmio_stmm.input_data\[1178\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1178\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1178\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1178]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1177\] design_top:i_design_top\|rmio_stmm.input_data\[1177\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1177\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1177\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1177]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1176\] design_top:i_design_top\|rmio_stmm.input_data\[1176\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1176\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1176\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1176]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1175\] design_top:i_design_top\|rmio_stmm.input_data\[1175\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1175\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1175\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1175]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1174\] design_top:i_design_top\|rmio_stmm.input_data\[1174\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1174\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1174\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1174]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1173\] design_top:i_design_top\|rmio_stmm.input_data\[1173\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1173\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1173\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1173]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1172\] design_top:i_design_top\|rmio_stmm.input_data\[1172\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1172\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1172\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1172]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1171\] design_top:i_design_top\|rmio_stmm.input_data\[1171\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1171\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1171\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1171]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1170\] design_top:i_design_top\|rmio_stmm.input_data\[1170\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1170\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1170\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1170]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1169\] design_top:i_design_top\|rmio_stmm.input_data\[1169\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1169\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1169\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1169]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1168\] design_top:i_design_top\|rmio_stmm.input_data\[1168\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1168\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1168\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1168]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1167\] design_top:i_design_top\|rmio_stmm.input_data\[1167\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1167\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1167\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1167]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1166\] design_top:i_design_top\|rmio_stmm.input_data\[1166\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1166\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1166\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1166]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1165\] design_top:i_design_top\|rmio_stmm.input_data\[1165\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1165\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1165\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1165]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1164\] design_top:i_design_top\|rmio_stmm.input_data\[1164\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1164\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1164\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1164]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1163\] design_top:i_design_top\|rmio_stmm.input_data\[1163\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1163\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1163\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1163]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1162\] design_top:i_design_top\|rmio_stmm.input_data\[1162\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1162\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1162\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1162]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1161\] design_top:i_design_top\|rmio_stmm.input_data\[1161\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1161\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1161\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1161]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1160\] design_top:i_design_top\|rmio_stmm.input_data\[1160\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1160\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1160\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1160]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1159\] design_top:i_design_top\|rmio_stmm.input_data\[1159\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1159\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1159\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1159]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1158\] design_top:i_design_top\|rmio_stmm.input_data\[1158\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1158\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1158\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1158]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1157\] design_top:i_design_top\|rmio_stmm.input_data\[1157\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1157\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1157\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1157]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1156\] design_top:i_design_top\|rmio_stmm.input_data\[1156\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1156\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1156\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1156]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1155\] design_top:i_design_top\|rmio_stmm.input_data\[1155\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1155\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1155\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1155]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1154\] design_top:i_design_top\|rmio_stmm.input_data\[1154\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1154\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1154\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1154]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1153\] design_top:i_design_top\|rmio_stmm.input_data\[1153\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1153\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1153\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1153]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1152\] design_top:i_design_top\|rmio_stmm.input_data\[1152\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1152\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1152\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1152]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1151\] design_top:i_design_top\|rmio_stmm.input_data\[1151\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1151\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1151\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1151]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1150\] design_top:i_design_top\|rmio_stmm.input_data\[1150\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1150\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1150\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1150]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1149\] design_top:i_design_top\|rmio_stmm.input_data\[1149\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1149\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1149\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1149]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1148\] design_top:i_design_top\|rmio_stmm.input_data\[1148\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1148\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1148\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1148]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1147\] design_top:i_design_top\|rmio_stmm.input_data\[1147\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1147\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1147\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1147]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1146\] design_top:i_design_top\|rmio_stmm.input_data\[1146\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1146\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1146\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1146]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1145\] design_top:i_design_top\|rmio_stmm.input_data\[1145\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1145\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1145\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1145]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1144\] design_top:i_design_top\|rmio_stmm.input_data\[1144\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1144\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1144\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1144]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1143\] design_top:i_design_top\|rmio_stmm.input_data\[1143\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1143\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1143\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1143]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1142\] design_top:i_design_top\|rmio_stmm.input_data\[1142\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1142\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1142\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1142]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1141\] design_top:i_design_top\|rmio_stmm.input_data\[1141\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1141\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1141\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1141]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1140\] design_top:i_design_top\|rmio_stmm.input_data\[1140\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1140\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1140\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1140]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1139\] design_top:i_design_top\|rmio_stmm.input_data\[1139\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1139\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1139\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1139]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1138\] design_top:i_design_top\|rmio_stmm.input_data\[1138\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1138\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1138\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1138]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1137\] design_top:i_design_top\|rmio_stmm.input_data\[1137\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1137\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1137\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1137]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1136\] design_top:i_design_top\|rmio_stmm.input_data\[1136\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1136\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1136\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1136]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1135\] design_top:i_design_top\|rmio_stmm.input_data\[1135\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1135\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1135\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1135]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1134\] design_top:i_design_top\|rmio_stmm.input_data\[1134\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1134\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1134\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1134]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1133\] design_top:i_design_top\|rmio_stmm.input_data\[1133\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1133\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1133\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1133]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1132\] design_top:i_design_top\|rmio_stmm.input_data\[1132\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1132\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1132\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1132]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1131\] design_top:i_design_top\|rmio_stmm.input_data\[1131\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1131\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1131\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1131]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1130\] design_top:i_design_top\|rmio_stmm.input_data\[1130\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1130\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1130\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1130]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1129\] design_top:i_design_top\|rmio_stmm.input_data\[1129\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1129\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1129\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1129]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1128\] design_top:i_design_top\|rmio_stmm.input_data\[1128\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1128\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1128\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1128]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1127\] design_top:i_design_top\|rmio_stmm.input_data\[1127\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1127\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1127\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1127]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1126\] design_top:i_design_top\|rmio_stmm.input_data\[1126\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1126\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1126\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1126]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1125\] design_top:i_design_top\|rmio_stmm.input_data\[1125\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1125\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1125\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1125]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1124\] design_top:i_design_top\|rmio_stmm.input_data\[1124\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1124\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1124\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1124]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1123\] design_top:i_design_top\|rmio_stmm.input_data\[1123\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1123\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1123\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1123]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1122\] design_top:i_design_top\|rmio_stmm.input_data\[1122\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1122\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1122\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1122]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1121\] design_top:i_design_top\|rmio_stmm.input_data\[1121\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1121\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1121\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1121]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1120\] design_top:i_design_top\|rmio_stmm.input_data\[1120\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1120\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1120\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1120]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1119\] design_top:i_design_top\|rmio_stmm.input_data\[1119\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1119\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1119\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1119]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1118\] design_top:i_design_top\|rmio_stmm.input_data\[1118\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1118\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1118\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1118]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1117\] design_top:i_design_top\|rmio_stmm.input_data\[1117\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1117\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1117\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1117]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1116\] design_top:i_design_top\|rmio_stmm.input_data\[1116\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1116\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1116\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1116]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1115\] design_top:i_design_top\|rmio_stmm.input_data\[1115\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1115\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1115\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1115]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1114\] design_top:i_design_top\|rmio_stmm.input_data\[1114\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1114\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1114\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1114]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1113\] design_top:i_design_top\|rmio_stmm.input_data\[1113\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1113\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1113\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1113]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1112\] design_top:i_design_top\|rmio_stmm.input_data\[1112\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1112\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1112\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1112]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1111\] design_top:i_design_top\|rmio_stmm.input_data\[1111\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1111\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1111\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1111]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1110\] design_top:i_design_top\|rmio_stmm.input_data\[1110\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1110\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1110\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1110]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1109\] design_top:i_design_top\|rmio_stmm.input_data\[1109\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1109\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1109\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1109]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1108\] design_top:i_design_top\|rmio_stmm.input_data\[1108\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1108\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1108\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1108]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1107\] design_top:i_design_top\|rmio_stmm.input_data\[1107\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1107\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1107\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1107]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1106\] design_top:i_design_top\|rmio_stmm.input_data\[1106\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1106\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1106\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1106]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1105\] design_top:i_design_top\|rmio_stmm.input_data\[1105\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1105\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1105\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1105]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1104\] design_top:i_design_top\|rmio_stmm.input_data\[1104\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1104\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1104\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1104]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1103\] design_top:i_design_top\|rmio_stmm.input_data\[1103\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1103\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1103\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1103]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1102\] design_top:i_design_top\|rmio_stmm.input_data\[1102\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1102\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1102\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1102]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1101\] design_top:i_design_top\|rmio_stmm.input_data\[1101\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1101\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1101\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1101]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1100\] design_top:i_design_top\|rmio_stmm.input_data\[1100\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1100\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1100\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1100]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1099\] design_top:i_design_top\|rmio_stmm.input_data\[1099\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1099\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1099\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1099]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1098\] design_top:i_design_top\|rmio_stmm.input_data\[1098\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1098\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1098\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1098]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1097\] design_top:i_design_top\|rmio_stmm.input_data\[1097\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1097\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1097\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1097]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1096\] design_top:i_design_top\|rmio_stmm.input_data\[1096\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1096\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1096\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1096]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1095\] design_top:i_design_top\|rmio_stmm.input_data\[1095\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1095\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1095\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1095]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1094\] design_top:i_design_top\|rmio_stmm.input_data\[1094\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1094\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1094\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1094]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1093\] design_top:i_design_top\|rmio_stmm.input_data\[1093\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1093\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1093\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1093]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1092\] design_top:i_design_top\|rmio_stmm.input_data\[1092\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1092\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1092\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1092]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1091\] design_top:i_design_top\|rmio_stmm.input_data\[1091\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1091\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1091\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1091]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1090\] design_top:i_design_top\|rmio_stmm.input_data\[1090\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1090\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1090\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1090]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1089\] design_top:i_design_top\|rmio_stmm.input_data\[1089\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1089\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1089\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1089]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1088\] design_top:i_design_top\|rmio_stmm.input_data\[1088\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1088\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1088\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1088]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1087\] design_top:i_design_top\|rmio_stmm.input_data\[1087\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1087\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1087\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1087]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1086\] design_top:i_design_top\|rmio_stmm.input_data\[1086\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1086\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1086\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1086]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1085\] design_top:i_design_top\|rmio_stmm.input_data\[1085\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1085\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1085\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1085]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1084\] design_top:i_design_top\|rmio_stmm.input_data\[1084\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1084\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1084\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1084]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1083\] design_top:i_design_top\|rmio_stmm.input_data\[1083\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1083\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1083\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1083]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1082\] design_top:i_design_top\|rmio_stmm.input_data\[1082\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1082\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1082\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1082]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1081\] design_top:i_design_top\|rmio_stmm.input_data\[1081\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1081\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1081\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1081]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1080\] design_top:i_design_top\|rmio_stmm.input_data\[1080\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1080\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1080\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1080]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1079\] design_top:i_design_top\|rmio_stmm.input_data\[1079\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1079\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1079\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1079]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1078\] design_top:i_design_top\|rmio_stmm.input_data\[1078\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1078\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1078\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1078]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1077\] design_top:i_design_top\|rmio_stmm.input_data\[1077\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1077\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1077\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1077]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1076\] design_top:i_design_top\|rmio_stmm.input_data\[1076\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1076\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1076\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1076]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1075\] design_top:i_design_top\|rmio_stmm.input_data\[1075\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1075\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1075\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1075]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1074\] design_top:i_design_top\|rmio_stmm.input_data\[1074\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1074\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1074\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1074]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1073\] design_top:i_design_top\|rmio_stmm.input_data\[1073\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1073\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1073\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1073]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1072\] design_top:i_design_top\|rmio_stmm.input_data\[1072\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1072\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1072\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1072]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1071\] design_top:i_design_top\|rmio_stmm.input_data\[1071\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1071\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1071\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1071]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1070\] design_top:i_design_top\|rmio_stmm.input_data\[1070\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1070\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1070\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1070]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1069\] design_top:i_design_top\|rmio_stmm.input_data\[1069\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1069\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1069\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1069]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1068\] design_top:i_design_top\|rmio_stmm.input_data\[1068\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1068\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1068\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1068]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1067\] design_top:i_design_top\|rmio_stmm.input_data\[1067\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1067\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1067\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1067]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1066\] design_top:i_design_top\|rmio_stmm.input_data\[1066\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1066\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1066\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1066]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1065\] design_top:i_design_top\|rmio_stmm.input_data\[1065\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1065\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1065\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1065]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1064\] design_top:i_design_top\|rmio_stmm.input_data\[1064\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1064\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1064\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1064]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1063\] design_top:i_design_top\|rmio_stmm.input_data\[1063\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1063\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1063\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1063]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1062\] design_top:i_design_top\|rmio_stmm.input_data\[1062\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1062\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1062\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1062]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1061\] design_top:i_design_top\|rmio_stmm.input_data\[1061\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1061\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1061\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1061]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1060\] design_top:i_design_top\|rmio_stmm.input_data\[1060\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1060\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1060\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1060]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1059\] design_top:i_design_top\|rmio_stmm.input_data\[1059\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1059\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1059\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1059]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1058\] design_top:i_design_top\|rmio_stmm.input_data\[1058\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1058\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1058\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1058]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1057\] design_top:i_design_top\|rmio_stmm.input_data\[1057\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1057\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1057\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1057]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1056\] design_top:i_design_top\|rmio_stmm.input_data\[1056\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1056\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1056\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1056]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1055\] design_top:i_design_top\|rmio_stmm.input_data\[1055\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1055\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1055\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1055]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1054\] design_top:i_design_top\|rmio_stmm.input_data\[1054\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1054\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1054\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1054]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1053\] design_top:i_design_top\|rmio_stmm.input_data\[1053\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1053\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1053\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1053]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1052\] design_top:i_design_top\|rmio_stmm.input_data\[1052\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1052\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1052\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1052]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1051\] design_top:i_design_top\|rmio_stmm.input_data\[1051\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1051\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1051\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1051]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1050\] design_top:i_design_top\|rmio_stmm.input_data\[1050\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1050\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1050\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1050]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1049\] design_top:i_design_top\|rmio_stmm.input_data\[1049\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1049\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1049\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1049]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1048\] design_top:i_design_top\|rmio_stmm.input_data\[1048\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1048\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1048\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1048]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1047\] design_top:i_design_top\|rmio_stmm.input_data\[1047\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1047\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1047\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1047]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1046\] design_top:i_design_top\|rmio_stmm.input_data\[1046\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1046\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1046\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1046]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1045\] design_top:i_design_top\|rmio_stmm.input_data\[1045\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1045\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1045\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1045]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1044\] design_top:i_design_top\|rmio_stmm.input_data\[1044\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1044\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1044\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1044]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1043\] design_top:i_design_top\|rmio_stmm.input_data\[1043\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1043\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1043\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1043]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1042\] design_top:i_design_top\|rmio_stmm.input_data\[1042\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1042\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1042\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1042]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1041\] design_top:i_design_top\|rmio_stmm.input_data\[1041\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1041\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1041\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1041]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1040\] design_top:i_design_top\|rmio_stmm.input_data\[1040\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1040\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1040\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1040]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1039\] design_top:i_design_top\|rmio_stmm.input_data\[1039\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1039\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1039\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1039]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1038\] design_top:i_design_top\|rmio_stmm.input_data\[1038\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1038\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1038\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1038]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1037\] design_top:i_design_top\|rmio_stmm.input_data\[1037\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1037\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1037\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1037]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1036\] design_top:i_design_top\|rmio_stmm.input_data\[1036\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1036\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1036\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1036]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1035\] design_top:i_design_top\|rmio_stmm.input_data\[1035\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1035\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1035\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1035]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1034\] design_top:i_design_top\|rmio_stmm.input_data\[1034\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1034\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1034\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1034]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1033\] design_top:i_design_top\|rmio_stmm.input_data\[1033\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1033\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1033\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1033]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1032\] design_top:i_design_top\|rmio_stmm.input_data\[1032\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1032\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1032\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1032]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1031\] design_top:i_design_top\|rmio_stmm.input_data\[1031\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1031\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1031\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1031]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1030\] design_top:i_design_top\|rmio_stmm.input_data\[1030\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1030\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1030\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1030]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1029\] design_top:i_design_top\|rmio_stmm.input_data\[1029\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1029\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1029\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1029]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1028\] design_top:i_design_top\|rmio_stmm.input_data\[1028\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1028\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1028\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1028]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1027\] design_top:i_design_top\|rmio_stmm.input_data\[1027\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1027\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1027\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1027]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1026\] design_top:i_design_top\|rmio_stmm.input_data\[1026\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1026\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1026\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1026]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1025\] design_top:i_design_top\|rmio_stmm.input_data\[1025\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1025\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1025\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1025]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1024\] design_top:i_design_top\|rmio_stmm.input_data\[1024\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1024\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1024\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1024]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1023\] design_top:i_design_top\|rmio_stmm.input_data\[1023\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1023\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1023\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1023]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1022\] design_top:i_design_top\|rmio_stmm.input_data\[1022\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1022\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1022\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1022]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1021\] design_top:i_design_top\|rmio_stmm.input_data\[1021\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1021\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1021\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1021]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1020\] design_top:i_design_top\|rmio_stmm.input_data\[1020\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1020\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1020\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1020]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1019\] design_top:i_design_top\|rmio_stmm.input_data\[1019\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1019\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1019\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1019]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1018\] design_top:i_design_top\|rmio_stmm.input_data\[1018\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1018\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1018\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1018]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1017\] design_top:i_design_top\|rmio_stmm.input_data\[1017\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1017\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1017\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1017]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1016\] design_top:i_design_top\|rmio_stmm.input_data\[1016\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1016\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1016\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1016]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1015\] design_top:i_design_top\|rmio_stmm.input_data\[1015\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1015\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1015\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1015]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1014\] design_top:i_design_top\|rmio_stmm.input_data\[1014\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1014\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1014\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1014]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1013\] design_top:i_design_top\|rmio_stmm.input_data\[1013\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1013\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1013\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1013]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1012\] design_top:i_design_top\|rmio_stmm.input_data\[1012\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1012\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1012\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1012]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1011\] design_top:i_design_top\|rmio_stmm.input_data\[1011\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1011\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1011\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1011]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1010\] design_top:i_design_top\|rmio_stmm.input_data\[1010\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1010\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1010\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1010]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1009\] design_top:i_design_top\|rmio_stmm.input_data\[1009\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1009\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1009\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1009]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1008\] design_top:i_design_top\|rmio_stmm.input_data\[1008\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1008\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1008\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1008]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1007\] design_top:i_design_top\|rmio_stmm.input_data\[1007\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1007\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1007\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1007]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1006\] design_top:i_design_top\|rmio_stmm.input_data\[1006\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1006\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1006\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1006]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1005\] design_top:i_design_top\|rmio_stmm.input_data\[1005\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1005\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1005\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1005]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1004\] design_top:i_design_top\|rmio_stmm.input_data\[1004\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1004\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1004\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1004]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1003\] design_top:i_design_top\|rmio_stmm.input_data\[1003\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1003\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1003\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1003]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1002\] design_top:i_design_top\|rmio_stmm.input_data\[1002\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1002\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1002\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1002]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1001\] design_top:i_design_top\|rmio_stmm.input_data\[1001\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1001\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1001\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1001]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1000\] design_top:i_design_top\|rmio_stmm.input_data\[1000\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1000\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1000\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1000]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[999\] design_top:i_design_top\|rmio_stmm.input_data\[999\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[999\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[999\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[999]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[998\] design_top:i_design_top\|rmio_stmm.input_data\[998\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[998\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[998\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[998]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[997\] design_top:i_design_top\|rmio_stmm.input_data\[997\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[997\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[997\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[997]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[996\] design_top:i_design_top\|rmio_stmm.input_data\[996\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[996\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[996\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[996]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[995\] design_top:i_design_top\|rmio_stmm.input_data\[995\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[995\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[995\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[995]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[994\] design_top:i_design_top\|rmio_stmm.input_data\[994\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[994\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[994\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[994]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[993\] design_top:i_design_top\|rmio_stmm.input_data\[993\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[993\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[993\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[993]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[992\] design_top:i_design_top\|rmio_stmm.input_data\[992\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[992\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[992\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[992]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[991\] design_top:i_design_top\|rmio_stmm.input_data\[991\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[991\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[991\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[991]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[990\] design_top:i_design_top\|rmio_stmm.input_data\[990\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[990\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[990\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[990]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[989\] design_top:i_design_top\|rmio_stmm.input_data\[989\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[989\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[989\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[989]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[988\] design_top:i_design_top\|rmio_stmm.input_data\[988\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[988\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[988\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[988]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[987\] design_top:i_design_top\|rmio_stmm.input_data\[987\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[987\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[987\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[987]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[986\] design_top:i_design_top\|rmio_stmm.input_data\[986\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[986\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[986\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[986]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[985\] design_top:i_design_top\|rmio_stmm.input_data\[985\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[985\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[985\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[985]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[984\] design_top:i_design_top\|rmio_stmm.input_data\[984\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[984\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[984\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[984]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[983\] design_top:i_design_top\|rmio_stmm.input_data\[983\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[983\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[983\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[983]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[982\] design_top:i_design_top\|rmio_stmm.input_data\[982\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[982\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[982\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[982]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[981\] design_top:i_design_top\|rmio_stmm.input_data\[981\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[981\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[981\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[981]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[980\] design_top:i_design_top\|rmio_stmm.input_data\[980\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[980\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[980\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[980]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[979\] design_top:i_design_top\|rmio_stmm.input_data\[979\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[979\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[979\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[979]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[978\] design_top:i_design_top\|rmio_stmm.input_data\[978\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[978\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[978\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[978]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[977\] design_top:i_design_top\|rmio_stmm.input_data\[977\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[977\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[977\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[977]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[976\] design_top:i_design_top\|rmio_stmm.input_data\[976\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[976\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[976\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[976]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[975\] design_top:i_design_top\|rmio_stmm.input_data\[975\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[975\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[975\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[975]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[974\] design_top:i_design_top\|rmio_stmm.input_data\[974\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[974\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[974\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[974]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[973\] design_top:i_design_top\|rmio_stmm.input_data\[973\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[973\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[973\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[973]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[972\] design_top:i_design_top\|rmio_stmm.input_data\[972\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[972\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[972\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[972]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[971\] design_top:i_design_top\|rmio_stmm.input_data\[971\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[971\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[971\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[971]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[970\] design_top:i_design_top\|rmio_stmm.input_data\[970\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[970\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[970\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[970]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[969\] design_top:i_design_top\|rmio_stmm.input_data\[969\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[969\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[969\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[969]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[968\] design_top:i_design_top\|rmio_stmm.input_data\[968\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[968\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[968\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[968]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[967\] design_top:i_design_top\|rmio_stmm.input_data\[967\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[967\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[967\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[967]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[966\] design_top:i_design_top\|rmio_stmm.input_data\[966\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[966\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[966\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[966]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[965\] design_top:i_design_top\|rmio_stmm.input_data\[965\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[965\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[965\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[965]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[964\] design_top:i_design_top\|rmio_stmm.input_data\[964\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[964\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[964\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[964]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[963\] design_top:i_design_top\|rmio_stmm.input_data\[963\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[963\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[963\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[963]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[962\] design_top:i_design_top\|rmio_stmm.input_data\[962\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[962\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[962\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[962]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[961\] design_top:i_design_top\|rmio_stmm.input_data\[961\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[961\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[961\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[961]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[960\] design_top:i_design_top\|rmio_stmm.input_data\[960\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[960\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[960\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[960]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[959\] design_top:i_design_top\|rmio_stmm.input_data\[959\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[959\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[959\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[959]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[958\] design_top:i_design_top\|rmio_stmm.input_data\[958\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[958\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[958\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[958]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[957\] design_top:i_design_top\|rmio_stmm.input_data\[957\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[957\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[957\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[957]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[956\] design_top:i_design_top\|rmio_stmm.input_data\[956\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[956\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[956\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[956]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[955\] design_top:i_design_top\|rmio_stmm.input_data\[955\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[955\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[955\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[955]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[954\] design_top:i_design_top\|rmio_stmm.input_data\[954\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[954\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[954\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[954]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[953\] design_top:i_design_top\|rmio_stmm.input_data\[953\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[953\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[953\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[953]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[952\] design_top:i_design_top\|rmio_stmm.input_data\[952\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[952\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[952\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[952]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[951\] design_top:i_design_top\|rmio_stmm.input_data\[951\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[951\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[951\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[951]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[950\] design_top:i_design_top\|rmio_stmm.input_data\[950\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[950\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[950\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[950]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[949\] design_top:i_design_top\|rmio_stmm.input_data\[949\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[949\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[949\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[949]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[948\] design_top:i_design_top\|rmio_stmm.input_data\[948\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[948\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[948\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[948]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[947\] design_top:i_design_top\|rmio_stmm.input_data\[947\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[947\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[947\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[947]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[946\] design_top:i_design_top\|rmio_stmm.input_data\[946\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[946\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[946\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[946]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[945\] design_top:i_design_top\|rmio_stmm.input_data\[945\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[945\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[945\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[945]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[944\] design_top:i_design_top\|rmio_stmm.input_data\[944\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[944\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[944\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[944]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[943\] design_top:i_design_top\|rmio_stmm.input_data\[943\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[943\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[943\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[943]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[942\] design_top:i_design_top\|rmio_stmm.input_data\[942\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[942\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[942\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[942]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[941\] design_top:i_design_top\|rmio_stmm.input_data\[941\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[941\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[941\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[941]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[940\] design_top:i_design_top\|rmio_stmm.input_data\[940\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[940\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[940\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[940]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[939\] design_top:i_design_top\|rmio_stmm.input_data\[939\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[939\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[939\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[939]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[938\] design_top:i_design_top\|rmio_stmm.input_data\[938\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[938\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[938\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[938]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[937\] design_top:i_design_top\|rmio_stmm.input_data\[937\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[937\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[937\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[937]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[936\] design_top:i_design_top\|rmio_stmm.input_data\[936\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[936\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[936\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[936]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[935\] design_top:i_design_top\|rmio_stmm.input_data\[935\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[935\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[935\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[935]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[934\] design_top:i_design_top\|rmio_stmm.input_data\[934\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[934\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[934\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[934]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[933\] design_top:i_design_top\|rmio_stmm.input_data\[933\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[933\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[933\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[933]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[932\] design_top:i_design_top\|rmio_stmm.input_data\[932\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[932\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[932\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[932]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[931\] design_top:i_design_top\|rmio_stmm.input_data\[931\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[931\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[931\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[931]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[930\] design_top:i_design_top\|rmio_stmm.input_data\[930\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[930\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[930\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[930]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[929\] design_top:i_design_top\|rmio_stmm.input_data\[929\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[929\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[929\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[929]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[928\] design_top:i_design_top\|rmio_stmm.input_data\[928\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[928\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[928\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[928]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[927\] design_top:i_design_top\|rmio_stmm.input_data\[927\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[927\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[927\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[927]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[926\] design_top:i_design_top\|rmio_stmm.input_data\[926\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[926\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[926\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[926]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[925\] design_top:i_design_top\|rmio_stmm.input_data\[925\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[925\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[925\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[925]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[924\] design_top:i_design_top\|rmio_stmm.input_data\[924\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[924\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[924\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[924]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[923\] design_top:i_design_top\|rmio_stmm.input_data\[923\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[923\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[923\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[923]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[922\] design_top:i_design_top\|rmio_stmm.input_data\[922\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[922\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[922\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[922]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[921\] design_top:i_design_top\|rmio_stmm.input_data\[921\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[921\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[921\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[921]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[920\] design_top:i_design_top\|rmio_stmm.input_data\[920\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[920\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[920\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[920]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[919\] design_top:i_design_top\|rmio_stmm.input_data\[919\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[919\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[919\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[919]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[918\] design_top:i_design_top\|rmio_stmm.input_data\[918\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[918\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[918\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[918]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[917\] design_top:i_design_top\|rmio_stmm.input_data\[917\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[917\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[917\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[917]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[916\] design_top:i_design_top\|rmio_stmm.input_data\[916\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[916\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[916\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[916]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[915\] design_top:i_design_top\|rmio_stmm.input_data\[915\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[915\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[915\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[915]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[914\] design_top:i_design_top\|rmio_stmm.input_data\[914\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[914\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[914\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[914]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[913\] design_top:i_design_top\|rmio_stmm.input_data\[913\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[913\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[913\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[913]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[912\] design_top:i_design_top\|rmio_stmm.input_data\[912\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[912\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[912\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[912]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[911\] design_top:i_design_top\|rmio_stmm.input_data\[911\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[911\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[911\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[911]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[910\] design_top:i_design_top\|rmio_stmm.input_data\[910\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[910\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[910\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[910]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[909\] design_top:i_design_top\|rmio_stmm.input_data\[909\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[909\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[909\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[909]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[908\] design_top:i_design_top\|rmio_stmm.input_data\[908\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[908\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[908\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[908]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[907\] design_top:i_design_top\|rmio_stmm.input_data\[907\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[907\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[907\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[907]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[906\] design_top:i_design_top\|rmio_stmm.input_data\[906\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[906\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[906\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[906]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[905\] design_top:i_design_top\|rmio_stmm.input_data\[905\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[905\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[905\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[905]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[904\] design_top:i_design_top\|rmio_stmm.input_data\[904\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[904\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[904\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[904]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[903\] design_top:i_design_top\|rmio_stmm.input_data\[903\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[903\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[903\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[903]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[902\] design_top:i_design_top\|rmio_stmm.input_data\[902\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[902\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[902\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[902]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[901\] design_top:i_design_top\|rmio_stmm.input_data\[901\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[901\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[901\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[901]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[900\] design_top:i_design_top\|rmio_stmm.input_data\[900\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[900\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[900\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[900]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[899\] design_top:i_design_top\|rmio_stmm.input_data\[899\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[899\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[899\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[899]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[898\] design_top:i_design_top\|rmio_stmm.input_data\[898\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[898\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[898\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[898]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[897\] design_top:i_design_top\|rmio_stmm.input_data\[897\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[897\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[897\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[897]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[896\] design_top:i_design_top\|rmio_stmm.input_data\[896\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[896\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[896\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[896]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[895\] design_top:i_design_top\|rmio_stmm.input_data\[895\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[895\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[895\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[895]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[894\] design_top:i_design_top\|rmio_stmm.input_data\[894\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[894\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[894\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[894]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[893\] design_top:i_design_top\|rmio_stmm.input_data\[893\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[893\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[893\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[893]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[892\] design_top:i_design_top\|rmio_stmm.input_data\[892\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[892\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[892\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[892]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[891\] design_top:i_design_top\|rmio_stmm.input_data\[891\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[891\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[891\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[891]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[890\] design_top:i_design_top\|rmio_stmm.input_data\[890\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[890\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[890\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[890]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[889\] design_top:i_design_top\|rmio_stmm.input_data\[889\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[889\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[889\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[889]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[888\] design_top:i_design_top\|rmio_stmm.input_data\[888\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[888\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[888\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[888]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[887\] design_top:i_design_top\|rmio_stmm.input_data\[887\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[887\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[887\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[887]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[886\] design_top:i_design_top\|rmio_stmm.input_data\[886\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[886\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[886\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[886]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[885\] design_top:i_design_top\|rmio_stmm.input_data\[885\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[885\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[885\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[885]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[884\] design_top:i_design_top\|rmio_stmm.input_data\[884\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[884\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[884\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[884]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[883\] design_top:i_design_top\|rmio_stmm.input_data\[883\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[883\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[883\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[883]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[882\] design_top:i_design_top\|rmio_stmm.input_data\[882\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[882\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[882\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[882]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[881\] design_top:i_design_top\|rmio_stmm.input_data\[881\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[881\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[881\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[881]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[880\] design_top:i_design_top\|rmio_stmm.input_data\[880\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[880\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[880\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[880]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[879\] design_top:i_design_top\|rmio_stmm.input_data\[879\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[879\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[879\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[879]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[878\] design_top:i_design_top\|rmio_stmm.input_data\[878\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[878\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[878\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[878]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[877\] design_top:i_design_top\|rmio_stmm.input_data\[877\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[877\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[877\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[877]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[876\] design_top:i_design_top\|rmio_stmm.input_data\[876\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[876\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[876\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[876]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[875\] design_top:i_design_top\|rmio_stmm.input_data\[875\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[875\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[875\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[875]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[874\] design_top:i_design_top\|rmio_stmm.input_data\[874\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[874\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[874\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[874]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[873\] design_top:i_design_top\|rmio_stmm.input_data\[873\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[873\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[873\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[873]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[872\] design_top:i_design_top\|rmio_stmm.input_data\[872\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[872\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[872\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[872]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[871\] design_top:i_design_top\|rmio_stmm.input_data\[871\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[871\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[871\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[871]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[870\] design_top:i_design_top\|rmio_stmm.input_data\[870\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[870\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[870\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[870]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[869\] design_top:i_design_top\|rmio_stmm.input_data\[869\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[869\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[869\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[869]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[868\] design_top:i_design_top\|rmio_stmm.input_data\[868\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[868\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[868\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[868]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[867\] design_top:i_design_top\|rmio_stmm.input_data\[867\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[867\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[867\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[867]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[866\] design_top:i_design_top\|rmio_stmm.input_data\[866\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[866\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[866\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[866]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[865\] design_top:i_design_top\|rmio_stmm.input_data\[865\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[865\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[865\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[865]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[864\] design_top:i_design_top\|rmio_stmm.input_data\[864\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[864\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[864\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[864]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[863\] design_top:i_design_top\|rmio_stmm.input_data\[863\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[863\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[863\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[863]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[862\] design_top:i_design_top\|rmio_stmm.input_data\[862\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[862\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[862\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[862]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[861\] design_top:i_design_top\|rmio_stmm.input_data\[861\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[861\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[861\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[861]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[860\] design_top:i_design_top\|rmio_stmm.input_data\[860\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[860\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[860\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[860]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[859\] design_top:i_design_top\|rmio_stmm.input_data\[859\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[859\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[859\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[859]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[858\] design_top:i_design_top\|rmio_stmm.input_data\[858\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[858\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[858\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[858]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[857\] design_top:i_design_top\|rmio_stmm.input_data\[857\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[857\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[857\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[857]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[856\] design_top:i_design_top\|rmio_stmm.input_data\[856\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[856\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[856\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[856]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[855\] design_top:i_design_top\|rmio_stmm.input_data\[855\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[855\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[855\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[855]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[854\] design_top:i_design_top\|rmio_stmm.input_data\[854\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[854\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[854\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[854]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[853\] design_top:i_design_top\|rmio_stmm.input_data\[853\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[853\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[853\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[853]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[852\] design_top:i_design_top\|rmio_stmm.input_data\[852\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[852\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[852\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[852]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[851\] design_top:i_design_top\|rmio_stmm.input_data\[851\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[851\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[851\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[851]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[850\] design_top:i_design_top\|rmio_stmm.input_data\[850\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[850\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[850\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[850]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[849\] design_top:i_design_top\|rmio_stmm.input_data\[849\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[849\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[849\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[849]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[848\] design_top:i_design_top\|rmio_stmm.input_data\[848\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[848\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[848\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[848]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[847\] design_top:i_design_top\|rmio_stmm.input_data\[847\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[847\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[847\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[847]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[846\] design_top:i_design_top\|rmio_stmm.input_data\[846\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[846\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[846\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[846]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[845\] design_top:i_design_top\|rmio_stmm.input_data\[845\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[845\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[845\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[845]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[844\] design_top:i_design_top\|rmio_stmm.input_data\[844\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[844\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[844\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[844]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[843\] design_top:i_design_top\|rmio_stmm.input_data\[843\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[843\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[843\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[843]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[842\] design_top:i_design_top\|rmio_stmm.input_data\[842\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[842\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[842\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[842]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[841\] design_top:i_design_top\|rmio_stmm.input_data\[841\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[841\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[841\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[841]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[840\] design_top:i_design_top\|rmio_stmm.input_data\[840\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[840\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[840\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[840]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[839\] design_top:i_design_top\|rmio_stmm.input_data\[839\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[839\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[839\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[839]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[838\] design_top:i_design_top\|rmio_stmm.input_data\[838\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[838\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[838\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[838]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[837\] design_top:i_design_top\|rmio_stmm.input_data\[837\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[837\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[837\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[837]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[836\] design_top:i_design_top\|rmio_stmm.input_data\[836\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[836\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[836\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[836]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[835\] design_top:i_design_top\|rmio_stmm.input_data\[835\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[835\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[835\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[835]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[834\] design_top:i_design_top\|rmio_stmm.input_data\[834\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[834\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[834\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[834]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[833\] design_top:i_design_top\|rmio_stmm.input_data\[833\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[833\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[833\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[833]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[832\] design_top:i_design_top\|rmio_stmm.input_data\[832\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[832\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[832\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[832]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[831\] design_top:i_design_top\|rmio_stmm.input_data\[831\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[831\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[831\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[831]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[830\] design_top:i_design_top\|rmio_stmm.input_data\[830\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[830\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[830\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[830]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[829\] design_top:i_design_top\|rmio_stmm.input_data\[829\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[829\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[829\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[829]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[828\] design_top:i_design_top\|rmio_stmm.input_data\[828\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[828\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[828\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[828]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[827\] design_top:i_design_top\|rmio_stmm.input_data\[827\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[827\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[827\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[827]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[826\] design_top:i_design_top\|rmio_stmm.input_data\[826\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[826\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[826\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[826]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[825\] design_top:i_design_top\|rmio_stmm.input_data\[825\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[825\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[825\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[825]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[824\] design_top:i_design_top\|rmio_stmm.input_data\[824\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[824\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[824\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[824]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[823\] design_top:i_design_top\|rmio_stmm.input_data\[823\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[823\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[823\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[823]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[822\] design_top:i_design_top\|rmio_stmm.input_data\[822\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[822\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[822\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[822]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[821\] design_top:i_design_top\|rmio_stmm.input_data\[821\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[821\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[821\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[821]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[820\] design_top:i_design_top\|rmio_stmm.input_data\[820\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[820\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[820\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[820]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[819\] design_top:i_design_top\|rmio_stmm.input_data\[819\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[819\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[819\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[819]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[818\] design_top:i_design_top\|rmio_stmm.input_data\[818\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[818\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[818\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[818]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[817\] design_top:i_design_top\|rmio_stmm.input_data\[817\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[817\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[817\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[817]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[816\] design_top:i_design_top\|rmio_stmm.input_data\[816\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[816\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[816\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[816]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[815\] design_top:i_design_top\|rmio_stmm.input_data\[815\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[815\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[815\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[815]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[814\] design_top:i_design_top\|rmio_stmm.input_data\[814\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[814\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[814\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[814]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[813\] design_top:i_design_top\|rmio_stmm.input_data\[813\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[813\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[813\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[813]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[812\] design_top:i_design_top\|rmio_stmm.input_data\[812\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[812\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[812\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[812]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[811\] design_top:i_design_top\|rmio_stmm.input_data\[811\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[811\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[811\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[811]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[810\] design_top:i_design_top\|rmio_stmm.input_data\[810\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[810\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[810\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[810]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[809\] design_top:i_design_top\|rmio_stmm.input_data\[809\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[809\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[809\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[809]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[808\] design_top:i_design_top\|rmio_stmm.input_data\[808\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[808\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[808\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[808]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[807\] design_top:i_design_top\|rmio_stmm.input_data\[807\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[807\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[807\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[807]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[806\] design_top:i_design_top\|rmio_stmm.input_data\[806\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[806\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[806\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[806]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[805\] design_top:i_design_top\|rmio_stmm.input_data\[805\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[805\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[805\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[805]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[804\] design_top:i_design_top\|rmio_stmm.input_data\[804\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[804\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[804\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[804]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[803\] design_top:i_design_top\|rmio_stmm.input_data\[803\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[803\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[803\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[803]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[802\] design_top:i_design_top\|rmio_stmm.input_data\[802\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[802\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[802\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[802]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[801\] design_top:i_design_top\|rmio_stmm.input_data\[801\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[801\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[801\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[801]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[800\] design_top:i_design_top\|rmio_stmm.input_data\[800\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[800\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[800\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[800]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[799\] design_top:i_design_top\|rmio_stmm.input_data\[799\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[799\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[799\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[799]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[798\] design_top:i_design_top\|rmio_stmm.input_data\[798\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[798\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[798\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[798]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[797\] design_top:i_design_top\|rmio_stmm.input_data\[797\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[797\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[797\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[797]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[796\] design_top:i_design_top\|rmio_stmm.input_data\[796\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[796\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[796\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[796]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[795\] design_top:i_design_top\|rmio_stmm.input_data\[795\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[795\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[795\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[795]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[794\] design_top:i_design_top\|rmio_stmm.input_data\[794\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[794\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[794\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[794]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[793\] design_top:i_design_top\|rmio_stmm.input_data\[793\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[793\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[793\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[793]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[792\] design_top:i_design_top\|rmio_stmm.input_data\[792\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[792\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[792\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[792]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[791\] design_top:i_design_top\|rmio_stmm.input_data\[791\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[791\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[791\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[791]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[790\] design_top:i_design_top\|rmio_stmm.input_data\[790\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[790\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[790\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[790]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[789\] design_top:i_design_top\|rmio_stmm.input_data\[789\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[789\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[789\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[789]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[788\] design_top:i_design_top\|rmio_stmm.input_data\[788\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[788\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[788\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[788]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[787\] design_top:i_design_top\|rmio_stmm.input_data\[787\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[787\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[787\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[787]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[786\] design_top:i_design_top\|rmio_stmm.input_data\[786\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[786\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[786\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[786]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[785\] design_top:i_design_top\|rmio_stmm.input_data\[785\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[785\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[785\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[785]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[784\] design_top:i_design_top\|rmio_stmm.input_data\[784\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[784\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[784\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[784]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[783\] design_top:i_design_top\|rmio_stmm.input_data\[783\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[783\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[783\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[783]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[782\] design_top:i_design_top\|rmio_stmm.input_data\[782\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[782\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[782\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[782]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[781\] design_top:i_design_top\|rmio_stmm.input_data\[781\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[781\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[781\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[781]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[780\] design_top:i_design_top\|rmio_stmm.input_data\[780\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[780\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[780\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[780]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[779\] design_top:i_design_top\|rmio_stmm.input_data\[779\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[779\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[779\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[779]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[778\] design_top:i_design_top\|rmio_stmm.input_data\[778\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[778\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[778\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[778]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[777\] design_top:i_design_top\|rmio_stmm.input_data\[777\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[777\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[777\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[777]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[776\] design_top:i_design_top\|rmio_stmm.input_data\[776\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[776\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[776\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[776]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[775\] design_top:i_design_top\|rmio_stmm.input_data\[775\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[775\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[775\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[775]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[774\] design_top:i_design_top\|rmio_stmm.input_data\[774\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[774\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[774\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[774]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[773\] design_top:i_design_top\|rmio_stmm.input_data\[773\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[773\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[773\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[773]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[772\] design_top:i_design_top\|rmio_stmm.input_data\[772\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[772\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[772\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[772]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[771\] design_top:i_design_top\|rmio_stmm.input_data\[771\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[771\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[771\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[771]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[770\] design_top:i_design_top\|rmio_stmm.input_data\[770\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[770\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[770\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[770]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[769\] design_top:i_design_top\|rmio_stmm.input_data\[769\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[769\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[769\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[769]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[768\] design_top:i_design_top\|rmio_stmm.input_data\[768\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[768\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[768\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[768]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[767\] design_top:i_design_top\|rmio_stmm.input_data\[767\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[767\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[767\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[767]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[766\] design_top:i_design_top\|rmio_stmm.input_data\[766\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[766\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[766\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[766]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[765\] design_top:i_design_top\|rmio_stmm.input_data\[765\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[765\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[765\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[765]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[764\] design_top:i_design_top\|rmio_stmm.input_data\[764\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[764\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[764\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[764]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[763\] design_top:i_design_top\|rmio_stmm.input_data\[763\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[763\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[763\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[763]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[762\] design_top:i_design_top\|rmio_stmm.input_data\[762\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[762\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[762\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[762]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[761\] design_top:i_design_top\|rmio_stmm.input_data\[761\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[761\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[761\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[761]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[760\] design_top:i_design_top\|rmio_stmm.input_data\[760\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[760\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[760\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[760]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[759\] design_top:i_design_top\|rmio_stmm.input_data\[759\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[759\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[759\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[759]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[758\] design_top:i_design_top\|rmio_stmm.input_data\[758\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[758\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[758\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[758]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[757\] design_top:i_design_top\|rmio_stmm.input_data\[757\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[757\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[757\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[757]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[756\] design_top:i_design_top\|rmio_stmm.input_data\[756\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[756\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[756\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[756]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[755\] design_top:i_design_top\|rmio_stmm.input_data\[755\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[755\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[755\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[755]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[754\] design_top:i_design_top\|rmio_stmm.input_data\[754\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[754\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[754\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[754]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[753\] design_top:i_design_top\|rmio_stmm.input_data\[753\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[753\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[753\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[753]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[752\] design_top:i_design_top\|rmio_stmm.input_data\[752\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[752\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[752\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[752]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[751\] design_top:i_design_top\|rmio_stmm.input_data\[751\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[751\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[751\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[751]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[750\] design_top:i_design_top\|rmio_stmm.input_data\[750\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[750\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[750\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[750]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[749\] design_top:i_design_top\|rmio_stmm.input_data\[749\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[749\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[749\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[749]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[748\] design_top:i_design_top\|rmio_stmm.input_data\[748\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[748\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[748\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[748]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[747\] design_top:i_design_top\|rmio_stmm.input_data\[747\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[747\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[747\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[747]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[746\] design_top:i_design_top\|rmio_stmm.input_data\[746\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[746\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[746\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[746]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[745\] design_top:i_design_top\|rmio_stmm.input_data\[745\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[745\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[745\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[745]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[744\] design_top:i_design_top\|rmio_stmm.input_data\[744\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[744\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[744\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[744]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[743\] design_top:i_design_top\|rmio_stmm.input_data\[743\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[743\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[743\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[743]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[742\] design_top:i_design_top\|rmio_stmm.input_data\[742\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[742\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[742\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[742]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[741\] design_top:i_design_top\|rmio_stmm.input_data\[741\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[741\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[741\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[741]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[740\] design_top:i_design_top\|rmio_stmm.input_data\[740\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[740\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[740\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[740]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[739\] design_top:i_design_top\|rmio_stmm.input_data\[739\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[739\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[739\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[739]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[738\] design_top:i_design_top\|rmio_stmm.input_data\[738\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[738\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[738\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[738]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[737\] design_top:i_design_top\|rmio_stmm.input_data\[737\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[737\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[737\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[737]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[736\] design_top:i_design_top\|rmio_stmm.input_data\[736\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[736\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[736\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[736]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[735\] design_top:i_design_top\|rmio_stmm.input_data\[735\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[735\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[735\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[735]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[734\] design_top:i_design_top\|rmio_stmm.input_data\[734\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[734\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[734\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[734]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[733\] design_top:i_design_top\|rmio_stmm.input_data\[733\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[733\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[733\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[733]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[732\] design_top:i_design_top\|rmio_stmm.input_data\[732\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[732\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[732\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[732]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[731\] design_top:i_design_top\|rmio_stmm.input_data\[731\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[731\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[731\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[731]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[730\] design_top:i_design_top\|rmio_stmm.input_data\[730\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[730\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[730\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[730]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[729\] design_top:i_design_top\|rmio_stmm.input_data\[729\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[729\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[729\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[729]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[728\] design_top:i_design_top\|rmio_stmm.input_data\[728\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[728\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[728\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[728]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[727\] design_top:i_design_top\|rmio_stmm.input_data\[727\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[727\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[727\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[727]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[726\] design_top:i_design_top\|rmio_stmm.input_data\[726\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[726\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[726\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[726]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[725\] design_top:i_design_top\|rmio_stmm.input_data\[725\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[725\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[725\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[725]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[724\] design_top:i_design_top\|rmio_stmm.input_data\[724\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[724\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[724\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[724]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[723\] design_top:i_design_top\|rmio_stmm.input_data\[723\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[723\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[723\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[723]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[722\] design_top:i_design_top\|rmio_stmm.input_data\[722\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[722\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[722\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[722]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[721\] design_top:i_design_top\|rmio_stmm.input_data\[721\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[721\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[721\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[721]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[720\] design_top:i_design_top\|rmio_stmm.input_data\[720\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[720\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[720\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[720]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[719\] design_top:i_design_top\|rmio_stmm.input_data\[719\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[719\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[719\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[719]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[718\] design_top:i_design_top\|rmio_stmm.input_data\[718\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[718\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[718\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[718]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[717\] design_top:i_design_top\|rmio_stmm.input_data\[717\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[717\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[717\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[717]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[716\] design_top:i_design_top\|rmio_stmm.input_data\[716\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[716\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[716\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[716]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[715\] design_top:i_design_top\|rmio_stmm.input_data\[715\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[715\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[715\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[715]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[714\] design_top:i_design_top\|rmio_stmm.input_data\[714\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[714\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[714\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[714]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[713\] design_top:i_design_top\|rmio_stmm.input_data\[713\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[713\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[713\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[713]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[712\] design_top:i_design_top\|rmio_stmm.input_data\[712\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[712\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[712\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[712]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[711\] design_top:i_design_top\|rmio_stmm.input_data\[711\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[711\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[711\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[711]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[710\] design_top:i_design_top\|rmio_stmm.input_data\[710\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[710\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[710\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[710]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[709\] design_top:i_design_top\|rmio_stmm.input_data\[709\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[709\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[709\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[709]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[708\] design_top:i_design_top\|rmio_stmm.input_data\[708\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[708\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[708\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[708]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[707\] design_top:i_design_top\|rmio_stmm.input_data\[707\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[707\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[707\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[707]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[706\] design_top:i_design_top\|rmio_stmm.input_data\[706\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[706\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[706\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[706]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[705\] design_top:i_design_top\|rmio_stmm.input_data\[705\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[705\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[705\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[705]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[704\] design_top:i_design_top\|rmio_stmm.input_data\[704\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[704\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[704\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[704]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[703\] design_top:i_design_top\|rmio_stmm.input_data\[703\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[703\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[703\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[703]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[702\] design_top:i_design_top\|rmio_stmm.input_data\[702\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[702\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[702\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[702]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[701\] design_top:i_design_top\|rmio_stmm.input_data\[701\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[701\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[701\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[701]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[700\] design_top:i_design_top\|rmio_stmm.input_data\[700\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[700\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[700\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[700]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[699\] design_top:i_design_top\|rmio_stmm.input_data\[699\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[699\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[699\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[699]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[698\] design_top:i_design_top\|rmio_stmm.input_data\[698\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[698\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[698\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[698]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[697\] design_top:i_design_top\|rmio_stmm.input_data\[697\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[697\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[697\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[697]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[696\] design_top:i_design_top\|rmio_stmm.input_data\[696\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[696\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[696\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[696]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[695\] design_top:i_design_top\|rmio_stmm.input_data\[695\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[695\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[695\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[695]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[694\] design_top:i_design_top\|rmio_stmm.input_data\[694\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[694\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[694\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[694]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[693\] design_top:i_design_top\|rmio_stmm.input_data\[693\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[693\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[693\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[693]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[692\] design_top:i_design_top\|rmio_stmm.input_data\[692\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[692\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[692\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[692]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[691\] design_top:i_design_top\|rmio_stmm.input_data\[691\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[691\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[691\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[691]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[690\] design_top:i_design_top\|rmio_stmm.input_data\[690\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[690\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[690\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[690]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[689\] design_top:i_design_top\|rmio_stmm.input_data\[689\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[689\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[689\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[689]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[688\] design_top:i_design_top\|rmio_stmm.input_data\[688\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[688\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[688\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[688]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[687\] design_top:i_design_top\|rmio_stmm.input_data\[687\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[687\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[687\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[687]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[686\] design_top:i_design_top\|rmio_stmm.input_data\[686\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[686\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[686\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[686]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[685\] design_top:i_design_top\|rmio_stmm.input_data\[685\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[685\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[685\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[685]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[684\] design_top:i_design_top\|rmio_stmm.input_data\[684\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[684\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[684\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[684]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[683\] design_top:i_design_top\|rmio_stmm.input_data\[683\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[683\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[683\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[683]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[682\] design_top:i_design_top\|rmio_stmm.input_data\[682\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[682\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[682\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[682]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[681\] design_top:i_design_top\|rmio_stmm.input_data\[681\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[681\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[681\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[681]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[680\] design_top:i_design_top\|rmio_stmm.input_data\[680\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[680\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[680\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[680]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[679\] design_top:i_design_top\|rmio_stmm.input_data\[679\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[679\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[679\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[679]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[678\] design_top:i_design_top\|rmio_stmm.input_data\[678\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[678\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[678\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[678]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[677\] design_top:i_design_top\|rmio_stmm.input_data\[677\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[677\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[677\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[677]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[676\] design_top:i_design_top\|rmio_stmm.input_data\[676\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[676\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[676\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[676]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[675\] design_top:i_design_top\|rmio_stmm.input_data\[675\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[675\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[675\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[675]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[674\] design_top:i_design_top\|rmio_stmm.input_data\[674\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[674\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[674\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[674]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[673\] design_top:i_design_top\|rmio_stmm.input_data\[673\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[673\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[673\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[673]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[672\] design_top:i_design_top\|rmio_stmm.input_data\[672\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[672\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[672\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[672]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[671\] design_top:i_design_top\|rmio_stmm.input_data\[671\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[671\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[671\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[671]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[670\] design_top:i_design_top\|rmio_stmm.input_data\[670\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[670\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[670\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[670]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[669\] design_top:i_design_top\|rmio_stmm.input_data\[669\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[669\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[669\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[669]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[668\] design_top:i_design_top\|rmio_stmm.input_data\[668\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[668\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[668\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[668]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[667\] design_top:i_design_top\|rmio_stmm.input_data\[667\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[667\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[667\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[667]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[666\] design_top:i_design_top\|rmio_stmm.input_data\[666\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[666\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[666\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[666]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[665\] design_top:i_design_top\|rmio_stmm.input_data\[665\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[665\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[665\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[665]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[664\] design_top:i_design_top\|rmio_stmm.input_data\[664\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[664\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[664\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[664]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[663\] design_top:i_design_top\|rmio_stmm.input_data\[663\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[663\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[663\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[663]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[662\] design_top:i_design_top\|rmio_stmm.input_data\[662\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[662\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[662\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[662]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[661\] design_top:i_design_top\|rmio_stmm.input_data\[661\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[661\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[661\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[661]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[660\] design_top:i_design_top\|rmio_stmm.input_data\[660\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[660\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[660\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[660]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[659\] design_top:i_design_top\|rmio_stmm.input_data\[659\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[659\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[659\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[659]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[658\] design_top:i_design_top\|rmio_stmm.input_data\[658\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[658\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[658\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[658]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[657\] design_top:i_design_top\|rmio_stmm.input_data\[657\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[657\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[657\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[657]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[656\] design_top:i_design_top\|rmio_stmm.input_data\[656\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[656\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[656\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[656]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[655\] design_top:i_design_top\|rmio_stmm.input_data\[655\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[655\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[655\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[655]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[654\] design_top:i_design_top\|rmio_stmm.input_data\[654\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[654\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[654\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[654]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[653\] design_top:i_design_top\|rmio_stmm.input_data\[653\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[653\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[653\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[653]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[652\] design_top:i_design_top\|rmio_stmm.input_data\[652\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[652\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[652\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[652]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[651\] design_top:i_design_top\|rmio_stmm.input_data\[651\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[651\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[651\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[651]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[650\] design_top:i_design_top\|rmio_stmm.input_data\[650\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[650\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[650\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[650]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[649\] design_top:i_design_top\|rmio_stmm.input_data\[649\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[649\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[649\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[649]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[648\] design_top:i_design_top\|rmio_stmm.input_data\[648\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[648\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[648\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[648]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[647\] design_top:i_design_top\|rmio_stmm.input_data\[647\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[647\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[647\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[647]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[646\] design_top:i_design_top\|rmio_stmm.input_data\[646\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[646\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[646\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[646]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[645\] design_top:i_design_top\|rmio_stmm.input_data\[645\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[645\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[645\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[645]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[644\] design_top:i_design_top\|rmio_stmm.input_data\[644\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[644\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[644\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[644]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[643\] design_top:i_design_top\|rmio_stmm.input_data\[643\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[643\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[643\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[643]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[642\] design_top:i_design_top\|rmio_stmm.input_data\[642\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[642\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[642\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[642]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[641\] design_top:i_design_top\|rmio_stmm.input_data\[641\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[641\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[641\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[641]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[640\] design_top:i_design_top\|rmio_stmm.input_data\[640\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[640\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[640\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[640]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[639\] design_top:i_design_top\|rmio_stmm.input_data\[639\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[639\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[639\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[639]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[638\] design_top:i_design_top\|rmio_stmm.input_data\[638\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[638\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[638\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[638]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[637\] design_top:i_design_top\|rmio_stmm.input_data\[637\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[637\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[637\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[637]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[636\] design_top:i_design_top\|rmio_stmm.input_data\[636\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[636\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[636\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[636]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[635\] design_top:i_design_top\|rmio_stmm.input_data\[635\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[635\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[635\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[635]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[634\] design_top:i_design_top\|rmio_stmm.input_data\[634\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[634\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[634\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[634]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[633\] design_top:i_design_top\|rmio_stmm.input_data\[633\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[633\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[633\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[633]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[632\] design_top:i_design_top\|rmio_stmm.input_data\[632\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[632\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[632\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[632]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[631\] design_top:i_design_top\|rmio_stmm.input_data\[631\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[631\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[631\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[631]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[630\] design_top:i_design_top\|rmio_stmm.input_data\[630\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[630\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[630\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[630]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[629\] design_top:i_design_top\|rmio_stmm.input_data\[629\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[629\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[629\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[629]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[628\] design_top:i_design_top\|rmio_stmm.input_data\[628\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[628\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[628\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[628]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[627\] design_top:i_design_top\|rmio_stmm.input_data\[627\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[627\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[627\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[627]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[626\] design_top:i_design_top\|rmio_stmm.input_data\[626\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[626\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[626\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[626]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[625\] design_top:i_design_top\|rmio_stmm.input_data\[625\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[625\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[625\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[625]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[624\] design_top:i_design_top\|rmio_stmm.input_data\[624\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[624\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[624\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[624]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[623\] design_top:i_design_top\|rmio_stmm.input_data\[623\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[623\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[623\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[623]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[622\] design_top:i_design_top\|rmio_stmm.input_data\[622\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[622\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[622\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[622]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[621\] design_top:i_design_top\|rmio_stmm.input_data\[621\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[621\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[621\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[621]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[620\] design_top:i_design_top\|rmio_stmm.input_data\[620\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[620\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[620\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[620]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[619\] design_top:i_design_top\|rmio_stmm.input_data\[619\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[619\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[619\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[619]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[618\] design_top:i_design_top\|rmio_stmm.input_data\[618\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[618\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[618\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[618]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[617\] design_top:i_design_top\|rmio_stmm.input_data\[617\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[617\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[617\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[617]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[616\] design_top:i_design_top\|rmio_stmm.input_data\[616\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[616\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[616\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[616]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[615\] design_top:i_design_top\|rmio_stmm.input_data\[615\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[615\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[615\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[615]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[614\] design_top:i_design_top\|rmio_stmm.input_data\[614\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[614\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[614\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[614]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[613\] design_top:i_design_top\|rmio_stmm.input_data\[613\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[613\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[613\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[613]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[612\] design_top:i_design_top\|rmio_stmm.input_data\[612\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[612\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[612\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[612]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[611\] design_top:i_design_top\|rmio_stmm.input_data\[611\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[611\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[611\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[611]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[610\] design_top:i_design_top\|rmio_stmm.input_data\[610\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[610\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[610\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[610]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[609\] design_top:i_design_top\|rmio_stmm.input_data\[609\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[609\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[609\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[609]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[608\] design_top:i_design_top\|rmio_stmm.input_data\[608\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[608\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[608\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[608]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[607\] design_top:i_design_top\|rmio_stmm.input_data\[607\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[607\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[607\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[607]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[606\] design_top:i_design_top\|rmio_stmm.input_data\[606\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[606\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[606\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[606]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[605\] design_top:i_design_top\|rmio_stmm.input_data\[605\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[605\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[605\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[605]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[604\] design_top:i_design_top\|rmio_stmm.input_data\[604\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[604\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[604\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[604]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[603\] design_top:i_design_top\|rmio_stmm.input_data\[603\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[603\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[603\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[603]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[602\] design_top:i_design_top\|rmio_stmm.input_data\[602\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[602\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[602\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[602]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[601\] design_top:i_design_top\|rmio_stmm.input_data\[601\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[601\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[601\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[601]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[600\] design_top:i_design_top\|rmio_stmm.input_data\[600\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[600\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[600\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[600]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[599\] design_top:i_design_top\|rmio_stmm.input_data\[599\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[599\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[599\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[599]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[598\] design_top:i_design_top\|rmio_stmm.input_data\[598\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[598\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[598\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[598]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[597\] design_top:i_design_top\|rmio_stmm.input_data\[597\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[597\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[597\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[597]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[596\] design_top:i_design_top\|rmio_stmm.input_data\[596\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[596\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[596\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[596]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[595\] design_top:i_design_top\|rmio_stmm.input_data\[595\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[595\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[595\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[595]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[594\] design_top:i_design_top\|rmio_stmm.input_data\[594\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[594\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[594\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[594]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[593\] design_top:i_design_top\|rmio_stmm.input_data\[593\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[593\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[593\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[593]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[592\] design_top:i_design_top\|rmio_stmm.input_data\[592\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[592\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[592\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[592]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[591\] design_top:i_design_top\|rmio_stmm.input_data\[591\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[591\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[591\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[591]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[590\] design_top:i_design_top\|rmio_stmm.input_data\[590\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[590\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[590\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[590]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[589\] design_top:i_design_top\|rmio_stmm.input_data\[589\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[589\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[589\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[589]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[588\] design_top:i_design_top\|rmio_stmm.input_data\[588\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[588\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[588\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[588]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[587\] design_top:i_design_top\|rmio_stmm.input_data\[587\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[587\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[587\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[587]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[586\] design_top:i_design_top\|rmio_stmm.input_data\[586\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[586\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[586\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[586]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[585\] design_top:i_design_top\|rmio_stmm.input_data\[585\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[585\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[585\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[585]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[584\] design_top:i_design_top\|rmio_stmm.input_data\[584\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[584\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[584\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[584]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[583\] design_top:i_design_top\|rmio_stmm.input_data\[583\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[583\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[583\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[583]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[582\] design_top:i_design_top\|rmio_stmm.input_data\[582\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[582\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[582\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[582]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[581\] design_top:i_design_top\|rmio_stmm.input_data\[581\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[581\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[581\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[581]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[580\] design_top:i_design_top\|rmio_stmm.input_data\[580\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[580\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[580\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[580]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[579\] design_top:i_design_top\|rmio_stmm.input_data\[579\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[579\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[579\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[579]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[578\] design_top:i_design_top\|rmio_stmm.input_data\[578\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[578\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[578\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[578]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[577\] design_top:i_design_top\|rmio_stmm.input_data\[577\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[577\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[577\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[577]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[576\] design_top:i_design_top\|rmio_stmm.input_data\[576\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[576\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[576\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[576]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[575\] design_top:i_design_top\|rmio_stmm.input_data\[575\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[575\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[575\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[575]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[574\] design_top:i_design_top\|rmio_stmm.input_data\[574\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[574\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[574\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[574]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[573\] design_top:i_design_top\|rmio_stmm.input_data\[573\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[573\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[573\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[573]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[572\] design_top:i_design_top\|rmio_stmm.input_data\[572\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[572\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[572\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[572]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[571\] design_top:i_design_top\|rmio_stmm.input_data\[571\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[571\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[571\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[571]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[570\] design_top:i_design_top\|rmio_stmm.input_data\[570\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[570\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[570\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[570]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[569\] design_top:i_design_top\|rmio_stmm.input_data\[569\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[569\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[569\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[569]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[568\] design_top:i_design_top\|rmio_stmm.input_data\[568\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[568\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[568\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[568]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[567\] design_top:i_design_top\|rmio_stmm.input_data\[567\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[567\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[567\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[567]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[566\] design_top:i_design_top\|rmio_stmm.input_data\[566\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[566\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[566\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[566]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[565\] design_top:i_design_top\|rmio_stmm.input_data\[565\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[565\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[565\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[565]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[564\] design_top:i_design_top\|rmio_stmm.input_data\[564\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[564\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[564\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[564]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[563\] design_top:i_design_top\|rmio_stmm.input_data\[563\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[563\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[563\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[563]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[562\] design_top:i_design_top\|rmio_stmm.input_data\[562\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[562\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[562\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[562]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[561\] design_top:i_design_top\|rmio_stmm.input_data\[561\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[561\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[561\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[561]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[560\] design_top:i_design_top\|rmio_stmm.input_data\[560\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[560\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[560\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[560]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[559\] design_top:i_design_top\|rmio_stmm.input_data\[559\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[559\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[559\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[559]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[558\] design_top:i_design_top\|rmio_stmm.input_data\[558\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[558\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[558\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[558]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[557\] design_top:i_design_top\|rmio_stmm.input_data\[557\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[557\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[557\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[557]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[556\] design_top:i_design_top\|rmio_stmm.input_data\[556\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[556\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[556\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[556]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[555\] design_top:i_design_top\|rmio_stmm.input_data\[555\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[555\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[555\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[555]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[554\] design_top:i_design_top\|rmio_stmm.input_data\[554\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[554\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[554\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[554]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[553\] design_top:i_design_top\|rmio_stmm.input_data\[553\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[553\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[553\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[553]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[552\] design_top:i_design_top\|rmio_stmm.input_data\[552\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[552\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[552\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[552]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[551\] design_top:i_design_top\|rmio_stmm.input_data\[551\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[551\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[551\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[551]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[550\] design_top:i_design_top\|rmio_stmm.input_data\[550\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[550\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[550\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[550]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[549\] design_top:i_design_top\|rmio_stmm.input_data\[549\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[549\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[549\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[549]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[548\] design_top:i_design_top\|rmio_stmm.input_data\[548\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[548\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[548\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[548]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[547\] design_top:i_design_top\|rmio_stmm.input_data\[547\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[547\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[547\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[547]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[546\] design_top:i_design_top\|rmio_stmm.input_data\[546\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[546\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[546\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[546]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[545\] design_top:i_design_top\|rmio_stmm.input_data\[545\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[545\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[545\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[545]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[544\] design_top:i_design_top\|rmio_stmm.input_data\[544\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[544\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[544\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[544]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[543\] design_top:i_design_top\|rmio_stmm.input_data\[543\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[543\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[543\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[543]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[542\] design_top:i_design_top\|rmio_stmm.input_data\[542\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[542\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[542\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[542]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[541\] design_top:i_design_top\|rmio_stmm.input_data\[541\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[541\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[541\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[541]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[540\] design_top:i_design_top\|rmio_stmm.input_data\[540\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[540\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[540\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[540]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[539\] design_top:i_design_top\|rmio_stmm.input_data\[539\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[539\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[539\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[539]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[538\] design_top:i_design_top\|rmio_stmm.input_data\[538\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[538\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[538\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[538]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[537\] design_top:i_design_top\|rmio_stmm.input_data\[537\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[537\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[537\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[537]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[536\] design_top:i_design_top\|rmio_stmm.input_data\[536\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[536\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[536\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[536]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[535\] design_top:i_design_top\|rmio_stmm.input_data\[535\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[535\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[535\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[535]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[534\] design_top:i_design_top\|rmio_stmm.input_data\[534\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[534\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[534\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[534]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[533\] design_top:i_design_top\|rmio_stmm.input_data\[533\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[533\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[533\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[533]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[532\] design_top:i_design_top\|rmio_stmm.input_data\[532\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[532\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[532\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[532]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[531\] design_top:i_design_top\|rmio_stmm.input_data\[531\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[531\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[531\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[531]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[530\] design_top:i_design_top\|rmio_stmm.input_data\[530\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[530\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[530\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[530]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[529\] design_top:i_design_top\|rmio_stmm.input_data\[529\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[529\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[529\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[529]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[528\] design_top:i_design_top\|rmio_stmm.input_data\[528\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[528\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[528\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[528]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[527\] design_top:i_design_top\|rmio_stmm.input_data\[527\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[527\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[527\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[527]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[526\] design_top:i_design_top\|rmio_stmm.input_data\[526\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[526\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[526\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[526]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[525\] design_top:i_design_top\|rmio_stmm.input_data\[525\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[525\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[525\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[525]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[524\] design_top:i_design_top\|rmio_stmm.input_data\[524\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[524\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[524\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[524]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[523\] design_top:i_design_top\|rmio_stmm.input_data\[523\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[523\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[523\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[523]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[522\] design_top:i_design_top\|rmio_stmm.input_data\[522\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[522\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[522\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[522]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[521\] design_top:i_design_top\|rmio_stmm.input_data\[521\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[521\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[521\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[521]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[520\] design_top:i_design_top\|rmio_stmm.input_data\[520\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[520\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[520\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[520]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[519\] design_top:i_design_top\|rmio_stmm.input_data\[519\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[519\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[519\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[519]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[518\] design_top:i_design_top\|rmio_stmm.input_data\[518\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[518\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[518\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[518]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[517\] design_top:i_design_top\|rmio_stmm.input_data\[517\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[517\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[517\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[517]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[516\] design_top:i_design_top\|rmio_stmm.input_data\[516\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[516\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[516\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[516]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[515\] design_top:i_design_top\|rmio_stmm.input_data\[515\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[515\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[515\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[515]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[514\] design_top:i_design_top\|rmio_stmm.input_data\[514\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[514\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[514\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[514]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[513\] design_top:i_design_top\|rmio_stmm.input_data\[513\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[513\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[513\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[513]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[512\] design_top:i_design_top\|rmio_stmm.input_data\[512\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[512\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[512\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[512]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[511\] design_top:i_design_top\|rmio_stmm.input_data\[511\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[511\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[511\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[511]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[510\] design_top:i_design_top\|rmio_stmm.input_data\[510\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[510\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[510\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[510]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[509\] design_top:i_design_top\|rmio_stmm.input_data\[509\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[509\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[509\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[509]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[508\] design_top:i_design_top\|rmio_stmm.input_data\[508\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[508\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[508\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[508]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[507\] design_top:i_design_top\|rmio_stmm.input_data\[507\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[507\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[507\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[507]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[506\] design_top:i_design_top\|rmio_stmm.input_data\[506\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[506\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[506\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[506]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[505\] design_top:i_design_top\|rmio_stmm.input_data\[505\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[505\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[505\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[505]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[504\] design_top:i_design_top\|rmio_stmm.input_data\[504\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[504\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[504\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[504]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[503\] design_top:i_design_top\|rmio_stmm.input_data\[503\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[503\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[503\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[503]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[502\] design_top:i_design_top\|rmio_stmm.input_data\[502\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[502\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[502\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[502]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[501\] design_top:i_design_top\|rmio_stmm.input_data\[501\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[501\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[501\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[501]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[500\] design_top:i_design_top\|rmio_stmm.input_data\[500\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[500\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[500\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[500]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[499\] design_top:i_design_top\|rmio_stmm.input_data\[499\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[499\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[499\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[499]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[498\] design_top:i_design_top\|rmio_stmm.input_data\[498\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[498\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[498\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[498]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[497\] design_top:i_design_top\|rmio_stmm.input_data\[497\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[497\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[497\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[497]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[496\] design_top:i_design_top\|rmio_stmm.input_data\[496\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[496\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[496\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[496]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[495\] design_top:i_design_top\|rmio_stmm.input_data\[495\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[495\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[495\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[495]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[494\] design_top:i_design_top\|rmio_stmm.input_data\[494\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[494\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[494\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[494]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[493\] design_top:i_design_top\|rmio_stmm.input_data\[493\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[493\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[493\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[493]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[492\] design_top:i_design_top\|rmio_stmm.input_data\[492\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[492\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[492\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[492]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[491\] design_top:i_design_top\|rmio_stmm.input_data\[491\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[491\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[491\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[491]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[490\] design_top:i_design_top\|rmio_stmm.input_data\[490\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[490\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[490\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[490]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[489\] design_top:i_design_top\|rmio_stmm.input_data\[489\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[489\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[489\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[489]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[488\] design_top:i_design_top\|rmio_stmm.input_data\[488\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[488\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[488\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[488]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[487\] design_top:i_design_top\|rmio_stmm.input_data\[487\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[487\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[487\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[487]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[486\] design_top:i_design_top\|rmio_stmm.input_data\[486\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[486\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[486\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[486]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[485\] design_top:i_design_top\|rmio_stmm.input_data\[485\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[485\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[485\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[485]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[484\] design_top:i_design_top\|rmio_stmm.input_data\[484\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[484\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[484\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[484]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[483\] design_top:i_design_top\|rmio_stmm.input_data\[483\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[483\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[483\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[483]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[482\] design_top:i_design_top\|rmio_stmm.input_data\[482\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[482\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[482\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[482]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[481\] design_top:i_design_top\|rmio_stmm.input_data\[481\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[481\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[481\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[481]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[480\] design_top:i_design_top\|rmio_stmm.input_data\[480\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[480\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[480\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[480]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[479\] design_top:i_design_top\|rmio_stmm.input_data\[479\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[479\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[479\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[479]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[478\] design_top:i_design_top\|rmio_stmm.input_data\[478\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[478\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[478\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[478]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[477\] design_top:i_design_top\|rmio_stmm.input_data\[477\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[477\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[477\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[477]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[476\] design_top:i_design_top\|rmio_stmm.input_data\[476\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[476\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[476\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[476]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[475\] design_top:i_design_top\|rmio_stmm.input_data\[475\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[475\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[475\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[475]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[474\] design_top:i_design_top\|rmio_stmm.input_data\[474\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[474\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[474\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[474]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[473\] design_top:i_design_top\|rmio_stmm.input_data\[473\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[473\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[473\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[473]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[472\] design_top:i_design_top\|rmio_stmm.input_data\[472\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[472\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[472\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[472]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[471\] design_top:i_design_top\|rmio_stmm.input_data\[471\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[471\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[471\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[471]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[470\] design_top:i_design_top\|rmio_stmm.input_data\[470\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[470\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[470\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[470]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[469\] design_top:i_design_top\|rmio_stmm.input_data\[469\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[469\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[469\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[469]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[468\] design_top:i_design_top\|rmio_stmm.input_data\[468\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[468\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[468\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[468]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[467\] design_top:i_design_top\|rmio_stmm.input_data\[467\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[467\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[467\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[467]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[466\] design_top:i_design_top\|rmio_stmm.input_data\[466\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[466\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[466\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[466]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[465\] design_top:i_design_top\|rmio_stmm.input_data\[465\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[465\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[465\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[465]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[464\] design_top:i_design_top\|rmio_stmm.input_data\[464\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[464\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[464\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[464]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[463\] design_top:i_design_top\|rmio_stmm.input_data\[463\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[463\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[463\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[463]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[462\] design_top:i_design_top\|rmio_stmm.input_data\[462\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[462\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[462\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[462]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[461\] design_top:i_design_top\|rmio_stmm.input_data\[461\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[461\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[461\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[461]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[460\] design_top:i_design_top\|rmio_stmm.input_data\[460\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[460\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[460\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[460]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[459\] design_top:i_design_top\|rmio_stmm.input_data\[459\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[459\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[459\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[459]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[458\] design_top:i_design_top\|rmio_stmm.input_data\[458\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[458\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[458\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[458]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[457\] design_top:i_design_top\|rmio_stmm.input_data\[457\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[457\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[457\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[457]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[456\] design_top:i_design_top\|rmio_stmm.input_data\[456\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[456\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[456\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[456]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[455\] design_top:i_design_top\|rmio_stmm.input_data\[455\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[455\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[455\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[455]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[454\] design_top:i_design_top\|rmio_stmm.input_data\[454\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[454\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[454\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[454]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[453\] design_top:i_design_top\|rmio_stmm.input_data\[453\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[453\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[453\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[453]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[452\] design_top:i_design_top\|rmio_stmm.input_data\[452\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[452\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[452\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[452]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[451\] design_top:i_design_top\|rmio_stmm.input_data\[451\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[451\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[451\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[451]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[450\] design_top:i_design_top\|rmio_stmm.input_data\[450\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[450\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[450\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[450]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[449\] design_top:i_design_top\|rmio_stmm.input_data\[449\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[449\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[449\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[449]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[448\] design_top:i_design_top\|rmio_stmm.input_data\[448\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[448\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[448\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[448]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[447\] design_top:i_design_top\|rmio_stmm.input_data\[447\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[447\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[447\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[447]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[446\] design_top:i_design_top\|rmio_stmm.input_data\[446\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[446\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[446\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[446]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[445\] design_top:i_design_top\|rmio_stmm.input_data\[445\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[445\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[445\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[445]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[444\] design_top:i_design_top\|rmio_stmm.input_data\[444\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[444\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[444\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[444]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[443\] design_top:i_design_top\|rmio_stmm.input_data\[443\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[443\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[443\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[443]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[442\] design_top:i_design_top\|rmio_stmm.input_data\[442\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[442\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[442\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[442]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[441\] design_top:i_design_top\|rmio_stmm.input_data\[441\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[441\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[441\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[441]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[440\] design_top:i_design_top\|rmio_stmm.input_data\[440\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[440\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[440\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[440]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[439\] design_top:i_design_top\|rmio_stmm.input_data\[439\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[439\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[439\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[439]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[438\] design_top:i_design_top\|rmio_stmm.input_data\[438\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[438\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[438\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[438]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[437\] design_top:i_design_top\|rmio_stmm.input_data\[437\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[437\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[437\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[437]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[436\] design_top:i_design_top\|rmio_stmm.input_data\[436\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[436\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[436\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[436]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[435\] design_top:i_design_top\|rmio_stmm.input_data\[435\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[435\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[435\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[435]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[434\] design_top:i_design_top\|rmio_stmm.input_data\[434\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[434\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[434\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[434]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[433\] design_top:i_design_top\|rmio_stmm.input_data\[433\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[433\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[433\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[433]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[432\] design_top:i_design_top\|rmio_stmm.input_data\[432\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[432\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[432\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[432]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[431\] design_top:i_design_top\|rmio_stmm.input_data\[431\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[431\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[431\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[431]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[430\] design_top:i_design_top\|rmio_stmm.input_data\[430\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[430\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[430\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[430]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[429\] design_top:i_design_top\|rmio_stmm.input_data\[429\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[429\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[429\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[429]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[428\] design_top:i_design_top\|rmio_stmm.input_data\[428\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[428\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[428\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[428]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[427\] design_top:i_design_top\|rmio_stmm.input_data\[427\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[427\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[427\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[427]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[426\] design_top:i_design_top\|rmio_stmm.input_data\[426\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[426\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[426\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[426]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[425\] design_top:i_design_top\|rmio_stmm.input_data\[425\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[425\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[425\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[425]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[424\] design_top:i_design_top\|rmio_stmm.input_data\[424\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[424\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[424\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[424]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[423\] design_top:i_design_top\|rmio_stmm.input_data\[423\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[423\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[423\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[423]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[422\] design_top:i_design_top\|rmio_stmm.input_data\[422\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[422\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[422\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[422]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[421\] design_top:i_design_top\|rmio_stmm.input_data\[421\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[421\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[421\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[421]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[420\] design_top:i_design_top\|rmio_stmm.input_data\[420\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[420\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[420\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[420]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[419\] design_top:i_design_top\|rmio_stmm.input_data\[419\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[419\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[419\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[419]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[418\] design_top:i_design_top\|rmio_stmm.input_data\[418\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[418\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[418\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[418]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[417\] design_top:i_design_top\|rmio_stmm.input_data\[417\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[417\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[417\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[417]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[416\] design_top:i_design_top\|rmio_stmm.input_data\[416\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[416\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[416\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[416]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[415\] design_top:i_design_top\|rmio_stmm.input_data\[415\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[415\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[415\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[415]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[414\] design_top:i_design_top\|rmio_stmm.input_data\[414\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[414\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[414\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[414]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[413\] design_top:i_design_top\|rmio_stmm.input_data\[413\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[413\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[413\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[413]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[412\] design_top:i_design_top\|rmio_stmm.input_data\[412\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[412\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[412\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[412]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[411\] design_top:i_design_top\|rmio_stmm.input_data\[411\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[411\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[411\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[411]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[410\] design_top:i_design_top\|rmio_stmm.input_data\[410\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[410\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[410\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[410]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[409\] design_top:i_design_top\|rmio_stmm.input_data\[409\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[409\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[409\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[409]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[408\] design_top:i_design_top\|rmio_stmm.input_data\[408\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[408\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[408\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[408]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[407\] design_top:i_design_top\|rmio_stmm.input_data\[407\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[407\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[407\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[407]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[406\] design_top:i_design_top\|rmio_stmm.input_data\[406\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[406\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[406\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[406]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[405\] design_top:i_design_top\|rmio_stmm.input_data\[405\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[405\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[405\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[405]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[404\] design_top:i_design_top\|rmio_stmm.input_data\[404\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[404\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[404\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[404]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[403\] design_top:i_design_top\|rmio_stmm.input_data\[403\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[403\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[403\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[403]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[402\] design_top:i_design_top\|rmio_stmm.input_data\[402\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[402\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[402\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[402]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[401\] design_top:i_design_top\|rmio_stmm.input_data\[401\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[401\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[401\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[401]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[400\] design_top:i_design_top\|rmio_stmm.input_data\[400\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[400\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[400\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[400]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[399\] design_top:i_design_top\|rmio_stmm.input_data\[399\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[399\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[399\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[399]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[398\] design_top:i_design_top\|rmio_stmm.input_data\[398\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[398\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[398\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[398]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[397\] design_top:i_design_top\|rmio_stmm.input_data\[397\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[397\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[397\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[397]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[396\] design_top:i_design_top\|rmio_stmm.input_data\[396\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[396\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[396\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[396]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[395\] design_top:i_design_top\|rmio_stmm.input_data\[395\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[395\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[395\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[395]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[394\] design_top:i_design_top\|rmio_stmm.input_data\[394\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[394\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[394\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[394]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[393\] design_top:i_design_top\|rmio_stmm.input_data\[393\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[393\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[393\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[393]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[392\] design_top:i_design_top\|rmio_stmm.input_data\[392\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[392\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[392\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[392]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[391\] design_top:i_design_top\|rmio_stmm.input_data\[391\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[391\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[391\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[391]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[390\] design_top:i_design_top\|rmio_stmm.input_data\[390\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[390\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[390\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[390]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[389\] design_top:i_design_top\|rmio_stmm.input_data\[389\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[389\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[389\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[389]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[388\] design_top:i_design_top\|rmio_stmm.input_data\[388\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[388\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[388\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[388]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[387\] design_top:i_design_top\|rmio_stmm.input_data\[387\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[387\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[387\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[387]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[386\] design_top:i_design_top\|rmio_stmm.input_data\[386\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[386\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[386\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[386]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[385\] design_top:i_design_top\|rmio_stmm.input_data\[385\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[385\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[385\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[385]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[384\] design_top:i_design_top\|rmio_stmm.input_data\[384\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[384\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[384\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[384]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[383\] design_top:i_design_top\|rmio_stmm.input_data\[383\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[383\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[383\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[383]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[382\] design_top:i_design_top\|rmio_stmm.input_data\[382\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[382\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[382\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[382]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[381\] design_top:i_design_top\|rmio_stmm.input_data\[381\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[381\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[381\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[381]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[380\] design_top:i_design_top\|rmio_stmm.input_data\[380\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[380\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[380\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[380]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[379\] design_top:i_design_top\|rmio_stmm.input_data\[379\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[379\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[379\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[379]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[378\] design_top:i_design_top\|rmio_stmm.input_data\[378\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[378\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[378\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[378]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[377\] design_top:i_design_top\|rmio_stmm.input_data\[377\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[377\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[377\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[377]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[376\] design_top:i_design_top\|rmio_stmm.input_data\[376\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[376\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[376\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[376]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[375\] design_top:i_design_top\|rmio_stmm.input_data\[375\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[375\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[375\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[375]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[374\] design_top:i_design_top\|rmio_stmm.input_data\[374\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[374\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[374\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[374]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[373\] design_top:i_design_top\|rmio_stmm.input_data\[373\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[373\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[373\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[373]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[372\] design_top:i_design_top\|rmio_stmm.input_data\[372\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[372\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[372\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[372]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[371\] design_top:i_design_top\|rmio_stmm.input_data\[371\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[371\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[371\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[371]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[370\] design_top:i_design_top\|rmio_stmm.input_data\[370\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[370\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[370\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[370]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[369\] design_top:i_design_top\|rmio_stmm.input_data\[369\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[369\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[369\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[369]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[368\] design_top:i_design_top\|rmio_stmm.input_data\[368\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[368\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[368\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[368]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[367\] design_top:i_design_top\|rmio_stmm.input_data\[367\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[367\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[367\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[367]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[366\] design_top:i_design_top\|rmio_stmm.input_data\[366\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[366\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[366\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[366]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[365\] design_top:i_design_top\|rmio_stmm.input_data\[365\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[365\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[365\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[365]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[364\] design_top:i_design_top\|rmio_stmm.input_data\[364\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[364\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[364\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[364]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[363\] design_top:i_design_top\|rmio_stmm.input_data\[363\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[363\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[363\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[363]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[362\] design_top:i_design_top\|rmio_stmm.input_data\[362\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[362\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[362\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[362]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[361\] design_top:i_design_top\|rmio_stmm.input_data\[361\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[361\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[361\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[361]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[360\] design_top:i_design_top\|rmio_stmm.input_data\[360\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[360\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[360\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[360]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[359\] design_top:i_design_top\|rmio_stmm.input_data\[359\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[359\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[359\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[359]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[358\] design_top:i_design_top\|rmio_stmm.input_data\[358\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[358\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[358\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[358]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[357\] design_top:i_design_top\|rmio_stmm.input_data\[357\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[357\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[357\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[357]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[356\] design_top:i_design_top\|rmio_stmm.input_data\[356\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[356\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[356\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[356]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[355\] design_top:i_design_top\|rmio_stmm.input_data\[355\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[355\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[355\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[355]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[354\] design_top:i_design_top\|rmio_stmm.input_data\[354\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[354\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[354\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[354]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[353\] design_top:i_design_top\|rmio_stmm.input_data\[353\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[353\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[353\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[353]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[352\] design_top:i_design_top\|rmio_stmm.input_data\[352\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[352\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[352\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[352]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[351\] design_top:i_design_top\|rmio_stmm.input_data\[351\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[351\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[351\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[351]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[350\] design_top:i_design_top\|rmio_stmm.input_data\[350\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[350\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[350\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[350]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[349\] design_top:i_design_top\|rmio_stmm.input_data\[349\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[349\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[349\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[349]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[348\] design_top:i_design_top\|rmio_stmm.input_data\[348\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[348\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[348\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[348]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[347\] design_top:i_design_top\|rmio_stmm.input_data\[347\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[347\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[347\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[347]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[346\] design_top:i_design_top\|rmio_stmm.input_data\[346\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[346\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[346\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[346]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[345\] design_top:i_design_top\|rmio_stmm.input_data\[345\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[345\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[345\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[345]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[344\] design_top:i_design_top\|rmio_stmm.input_data\[344\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[344\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[344\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[344]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[343\] design_top:i_design_top\|rmio_stmm.input_data\[343\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[343\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[343\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[343]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[342\] design_top:i_design_top\|rmio_stmm.input_data\[342\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[342\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[342\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[342]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[341\] design_top:i_design_top\|rmio_stmm.input_data\[341\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[341\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[341\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[341]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[340\] design_top:i_design_top\|rmio_stmm.input_data\[340\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[340\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[340\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[340]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[339\] design_top:i_design_top\|rmio_stmm.input_data\[339\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[339\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[339\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[339]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[338\] design_top:i_design_top\|rmio_stmm.input_data\[338\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[338\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[338\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[338]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[337\] design_top:i_design_top\|rmio_stmm.input_data\[337\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[337\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[337\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[337]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[336\] design_top:i_design_top\|rmio_stmm.input_data\[336\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[336\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[336\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[336]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[335\] design_top:i_design_top\|rmio_stmm.input_data\[335\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[335\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[335\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[335]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[334\] design_top:i_design_top\|rmio_stmm.input_data\[334\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[334\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[334\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[334]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[333\] design_top:i_design_top\|rmio_stmm.input_data\[333\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[333\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[333\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[333]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[332\] design_top:i_design_top\|rmio_stmm.input_data\[332\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[332\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[332\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[332]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[331\] design_top:i_design_top\|rmio_stmm.input_data\[331\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[331\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[331\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[331]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[330\] design_top:i_design_top\|rmio_stmm.input_data\[330\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[330\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[330\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[330]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[329\] design_top:i_design_top\|rmio_stmm.input_data\[329\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[329\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[329\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[329]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[328\] design_top:i_design_top\|rmio_stmm.input_data\[328\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[328\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[328\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[328]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[327\] design_top:i_design_top\|rmio_stmm.input_data\[327\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[327\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[327\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[327]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[326\] design_top:i_design_top\|rmio_stmm.input_data\[326\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[326\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[326\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[326]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[325\] design_top:i_design_top\|rmio_stmm.input_data\[325\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[325\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[325\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[325]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[324\] design_top:i_design_top\|rmio_stmm.input_data\[324\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[324\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[324\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[324]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[323\] design_top:i_design_top\|rmio_stmm.input_data\[323\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[323\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[323\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[323]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[322\] design_top:i_design_top\|rmio_stmm.input_data\[322\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[322\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[322\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[322]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[321\] design_top:i_design_top\|rmio_stmm.input_data\[321\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[321\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[321\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[321]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[320\] design_top:i_design_top\|rmio_stmm.input_data\[320\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[320\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[320\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[320]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[319\] design_top:i_design_top\|rmio_stmm.input_data\[319\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[319\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[319\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[319]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[318\] design_top:i_design_top\|rmio_stmm.input_data\[318\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[318\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[318\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[318]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[317\] design_top:i_design_top\|rmio_stmm.input_data\[317\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[317\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[317\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[317]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[316\] design_top:i_design_top\|rmio_stmm.input_data\[316\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[316\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[316\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[316]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[315\] design_top:i_design_top\|rmio_stmm.input_data\[315\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[315\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[315\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[315]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[314\] design_top:i_design_top\|rmio_stmm.input_data\[314\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[314\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[314\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[314]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[313\] design_top:i_design_top\|rmio_stmm.input_data\[313\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[313\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[313\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[313]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[312\] design_top:i_design_top\|rmio_stmm.input_data\[312\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[312\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[312\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[312]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[311\] design_top:i_design_top\|rmio_stmm.input_data\[311\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[311\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[311\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[311]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[310\] design_top:i_design_top\|rmio_stmm.input_data\[310\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[310\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[310\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[310]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[309\] design_top:i_design_top\|rmio_stmm.input_data\[309\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[309\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[309\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[309]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[308\] design_top:i_design_top\|rmio_stmm.input_data\[308\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[308\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[308\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[308]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[307\] design_top:i_design_top\|rmio_stmm.input_data\[307\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[307\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[307\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[307]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[306\] design_top:i_design_top\|rmio_stmm.input_data\[306\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[306\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[306\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[306]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[305\] design_top:i_design_top\|rmio_stmm.input_data\[305\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[305\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[305\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[305]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[304\] design_top:i_design_top\|rmio_stmm.input_data\[304\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[304\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[304\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[304]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[303\] design_top:i_design_top\|rmio_stmm.input_data\[303\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[303\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[303\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[303]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[302\] design_top:i_design_top\|rmio_stmm.input_data\[302\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[302\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[302\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[302]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[301\] design_top:i_design_top\|rmio_stmm.input_data\[301\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[301\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[301\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[301]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[300\] design_top:i_design_top\|rmio_stmm.input_data\[300\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[300\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[300\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[300]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[299\] design_top:i_design_top\|rmio_stmm.input_data\[299\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[299\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[299\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[299]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[298\] design_top:i_design_top\|rmio_stmm.input_data\[298\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[298\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[298\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[298]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[297\] design_top:i_design_top\|rmio_stmm.input_data\[297\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[297\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[297\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[297]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[296\] design_top:i_design_top\|rmio_stmm.input_data\[296\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[296\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[296\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[296]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[295\] design_top:i_design_top\|rmio_stmm.input_data\[295\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[295\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[295\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[295]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[294\] design_top:i_design_top\|rmio_stmm.input_data\[294\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[294\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[294\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[294]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[293\] design_top:i_design_top\|rmio_stmm.input_data\[293\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[293\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[293\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[293]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[292\] design_top:i_design_top\|rmio_stmm.input_data\[292\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[292\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[292\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[292]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[291\] design_top:i_design_top\|rmio_stmm.input_data\[291\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[291\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[291\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[291]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[290\] design_top:i_design_top\|rmio_stmm.input_data\[290\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[290\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[290\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[290]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[289\] design_top:i_design_top\|rmio_stmm.input_data\[289\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[289\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[289\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[289]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[288\] design_top:i_design_top\|rmio_stmm.input_data\[288\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[288\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[288\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[288]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[287\] design_top:i_design_top\|rmio_stmm.input_data\[287\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[287\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[287\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[287]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[286\] design_top:i_design_top\|rmio_stmm.input_data\[286\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[286\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[286\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[286]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[285\] design_top:i_design_top\|rmio_stmm.input_data\[285\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[285\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[285\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[285]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[284\] design_top:i_design_top\|rmio_stmm.input_data\[284\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[284\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[284\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[284]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[283\] design_top:i_design_top\|rmio_stmm.input_data\[283\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[283\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[283\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[283]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[282\] design_top:i_design_top\|rmio_stmm.input_data\[282\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[282\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[282\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[282]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[281\] design_top:i_design_top\|rmio_stmm.input_data\[281\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[281\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[281\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[281]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[280\] design_top:i_design_top\|rmio_stmm.input_data\[280\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[280\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[280\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[280]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[279\] design_top:i_design_top\|rmio_stmm.input_data\[279\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[279\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[279\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[279]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[278\] design_top:i_design_top\|rmio_stmm.input_data\[278\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[278\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[278\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[278]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[277\] design_top:i_design_top\|rmio_stmm.input_data\[277\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[277\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[277\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[277]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[276\] design_top:i_design_top\|rmio_stmm.input_data\[276\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[276\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[276\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[276]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[275\] design_top:i_design_top\|rmio_stmm.input_data\[275\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[275\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[275\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[275]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[274\] design_top:i_design_top\|rmio_stmm.input_data\[274\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[274\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[274\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[274]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[273\] design_top:i_design_top\|rmio_stmm.input_data\[273\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[273\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[273\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[273]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[272\] design_top:i_design_top\|rmio_stmm.input_data\[272\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[272\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[272\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[272]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[271\] design_top:i_design_top\|rmio_stmm.input_data\[271\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[271\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[271\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[271]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[270\] design_top:i_design_top\|rmio_stmm.input_data\[270\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[270\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[270\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[270]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[269\] design_top:i_design_top\|rmio_stmm.input_data\[269\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[269\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[269\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[269]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[268\] design_top:i_design_top\|rmio_stmm.input_data\[268\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[268\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[268\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[268]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[267\] design_top:i_design_top\|rmio_stmm.input_data\[267\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[267\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[267\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[267]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[266\] design_top:i_design_top\|rmio_stmm.input_data\[266\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[266\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[266\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[266]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[265\] design_top:i_design_top\|rmio_stmm.input_data\[265\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[265\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[265\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[265]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[264\] design_top:i_design_top\|rmio_stmm.input_data\[264\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[264\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[264\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[264]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[263\] design_top:i_design_top\|rmio_stmm.input_data\[263\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[263\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[263\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[263]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[262\] design_top:i_design_top\|rmio_stmm.input_data\[262\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[262\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[262\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[262]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[261\] design_top:i_design_top\|rmio_stmm.input_data\[261\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[261\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[261\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[261]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[260\] design_top:i_design_top\|rmio_stmm.input_data\[260\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[260\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[260\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[260]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[259\] design_top:i_design_top\|rmio_stmm.input_data\[259\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[259\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[259\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[259]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[258\] design_top:i_design_top\|rmio_stmm.input_data\[258\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[258\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[258\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[258]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[257\] design_top:i_design_top\|rmio_stmm.input_data\[257\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[257\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[257\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[257]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[256\] design_top:i_design_top\|rmio_stmm.input_data\[256\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[256\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[256\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[256]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[255\] design_top:i_design_top\|rmio_stmm.input_data\[255\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[255\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[255\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[255]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[254\] design_top:i_design_top\|rmio_stmm.input_data\[254\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[254\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[254\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[254]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[253\] design_top:i_design_top\|rmio_stmm.input_data\[253\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[253\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[253\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[253]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[252\] design_top:i_design_top\|rmio_stmm.input_data\[252\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[252\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[252\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[252]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[251\] design_top:i_design_top\|rmio_stmm.input_data\[251\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[251\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[251\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[251]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[250\] design_top:i_design_top\|rmio_stmm.input_data\[250\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[250\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[250\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[250]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[249\] design_top:i_design_top\|rmio_stmm.input_data\[249\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[249\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[249\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[249]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[248\] design_top:i_design_top\|rmio_stmm.input_data\[248\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[248\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[248\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[248]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[247\] design_top:i_design_top\|rmio_stmm.input_data\[247\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[247\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[247\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[247]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[246\] design_top:i_design_top\|rmio_stmm.input_data\[246\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[246\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[246\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[246]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[245\] design_top:i_design_top\|rmio_stmm.input_data\[245\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[245\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[245\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[245]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[244\] design_top:i_design_top\|rmio_stmm.input_data\[244\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[244\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[244\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[244]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[243\] design_top:i_design_top\|rmio_stmm.input_data\[243\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[243\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[243\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[243]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[242\] design_top:i_design_top\|rmio_stmm.input_data\[242\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[242\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[242\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[242]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[241\] design_top:i_design_top\|rmio_stmm.input_data\[241\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[241\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[241\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[241]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[240\] design_top:i_design_top\|rmio_stmm.input_data\[240\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[240\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[240\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[240]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[239\] design_top:i_design_top\|rmio_stmm.input_data\[239\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[239\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[239\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[239]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[238\] design_top:i_design_top\|rmio_stmm.input_data\[238\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[238\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[238\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[238]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[237\] design_top:i_design_top\|rmio_stmm.input_data\[237\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[237\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[237\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[237]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[236\] design_top:i_design_top\|rmio_stmm.input_data\[236\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[236\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[236\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[236]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[235\] design_top:i_design_top\|rmio_stmm.input_data\[235\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[235\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[235\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[235]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[234\] design_top:i_design_top\|rmio_stmm.input_data\[234\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[234\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[234\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[234]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[233\] design_top:i_design_top\|rmio_stmm.input_data\[233\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[233\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[233\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[233]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[232\] design_top:i_design_top\|rmio_stmm.input_data\[232\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[232\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[232\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[232]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[231\] design_top:i_design_top\|rmio_stmm.input_data\[231\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[231\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[231\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[231]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[230\] design_top:i_design_top\|rmio_stmm.input_data\[230\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[230\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[230\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[230]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[229\] design_top:i_design_top\|rmio_stmm.input_data\[229\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[229\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[229\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[229]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[228\] design_top:i_design_top\|rmio_stmm.input_data\[228\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[228\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[228\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[228]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[227\] design_top:i_design_top\|rmio_stmm.input_data\[227\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[227\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[227\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[227]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[226\] design_top:i_design_top\|rmio_stmm.input_data\[226\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[226\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[226\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[226]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[225\] design_top:i_design_top\|rmio_stmm.input_data\[225\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[225\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[225\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[225]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[224\] design_top:i_design_top\|rmio_stmm.input_data\[224\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[224\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[224\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[224]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[223\] design_top:i_design_top\|rmio_stmm.input_data\[223\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[223\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[223\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[223]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[222\] design_top:i_design_top\|rmio_stmm.input_data\[222\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[222\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[222\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[222]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[221\] design_top:i_design_top\|rmio_stmm.input_data\[221\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[221\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[221\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[221]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[220\] design_top:i_design_top\|rmio_stmm.input_data\[220\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[220\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[220\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[220]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[219\] design_top:i_design_top\|rmio_stmm.input_data\[219\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[219\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[219\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[219]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[218\] design_top:i_design_top\|rmio_stmm.input_data\[218\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[218\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[218\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[218]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[217\] design_top:i_design_top\|rmio_stmm.input_data\[217\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[217\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[217\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[217]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[216\] design_top:i_design_top\|rmio_stmm.input_data\[216\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[216\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[216\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[216]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[215\] design_top:i_design_top\|rmio_stmm.input_data\[215\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[215\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[215\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[215]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[214\] design_top:i_design_top\|rmio_stmm.input_data\[214\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[214\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[214\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[214]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[213\] design_top:i_design_top\|rmio_stmm.input_data\[213\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[213\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[213\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[213]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[212\] design_top:i_design_top\|rmio_stmm.input_data\[212\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[212\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[212\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[212]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[211\] design_top:i_design_top\|rmio_stmm.input_data\[211\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[211\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[211\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[211]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[210\] design_top:i_design_top\|rmio_stmm.input_data\[210\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[210\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[210\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[210]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[209\] design_top:i_design_top\|rmio_stmm.input_data\[209\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[209\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[209\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[209]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[208\] design_top:i_design_top\|rmio_stmm.input_data\[208\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[208\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[208\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[208]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[207\] design_top:i_design_top\|rmio_stmm.input_data\[207\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[207\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[207\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[207]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[206\] design_top:i_design_top\|rmio_stmm.input_data\[206\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[206\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[206\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[206]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[205\] design_top:i_design_top\|rmio_stmm.input_data\[205\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[205\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[205\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[205]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[204\] design_top:i_design_top\|rmio_stmm.input_data\[204\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[204\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[204\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[204]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[203\] design_top:i_design_top\|rmio_stmm.input_data\[203\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[203\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[203\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[203]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[202\] design_top:i_design_top\|rmio_stmm.input_data\[202\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[202\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[202\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[202]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[201\] design_top:i_design_top\|rmio_stmm.input_data\[201\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[201\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[201\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[201]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[200\] design_top:i_design_top\|rmio_stmm.input_data\[200\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[200\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[200\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[200]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[199\] design_top:i_design_top\|rmio_stmm.input_data\[199\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[199\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[199\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[199]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[198\] design_top:i_design_top\|rmio_stmm.input_data\[198\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[198\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[198\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[198]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[197\] design_top:i_design_top\|rmio_stmm.input_data\[197\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[197\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[197\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[197]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[196\] design_top:i_design_top\|rmio_stmm.input_data\[196\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[196\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[196\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[196]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[195\] design_top:i_design_top\|rmio_stmm.input_data\[195\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[195\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[195\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[195]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[194\] design_top:i_design_top\|rmio_stmm.input_data\[194\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[194\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[194\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[194]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[193\] design_top:i_design_top\|rmio_stmm.input_data\[193\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[193\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[193\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[193]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[192\] design_top:i_design_top\|rmio_stmm.input_data\[192\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[192\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[192\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[192]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[191\] design_top:i_design_top\|rmio_stmm.input_data\[191\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[191\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[191\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[191]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[190\] design_top:i_design_top\|rmio_stmm.input_data\[190\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[190\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[190\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[190]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[189\] design_top:i_design_top\|rmio_stmm.input_data\[189\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[189\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[189\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[189]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[188\] design_top:i_design_top\|rmio_stmm.input_data\[188\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[188\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[188\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[188]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[187\] design_top:i_design_top\|rmio_stmm.input_data\[187\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[187\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[187\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[187]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[186\] design_top:i_design_top\|rmio_stmm.input_data\[186\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[186\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[186\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[186]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[185\] design_top:i_design_top\|rmio_stmm.input_data\[185\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[185\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[185\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[185]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[184\] design_top:i_design_top\|rmio_stmm.input_data\[184\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[184\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[184\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[184]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[183\] design_top:i_design_top\|rmio_stmm.input_data\[183\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[183\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[183\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[183]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[182\] design_top:i_design_top\|rmio_stmm.input_data\[182\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[182\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[182\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[182]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[181\] design_top:i_design_top\|rmio_stmm.input_data\[181\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[181\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[181\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[181]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[180\] design_top:i_design_top\|rmio_stmm.input_data\[180\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[180\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[180\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[180]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[179\] design_top:i_design_top\|rmio_stmm.input_data\[179\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[179\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[179\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[179]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[178\] design_top:i_design_top\|rmio_stmm.input_data\[178\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[178\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[178\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[178]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[177\] design_top:i_design_top\|rmio_stmm.input_data\[177\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[177\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[177\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[177]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[176\] design_top:i_design_top\|rmio_stmm.input_data\[176\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[176\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[176\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[176]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[175\] design_top:i_design_top\|rmio_stmm.input_data\[175\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[175\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[175\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[175]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[174\] design_top:i_design_top\|rmio_stmm.input_data\[174\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[174\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[174\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[174]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[173\] design_top:i_design_top\|rmio_stmm.input_data\[173\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[173\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[173\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[173]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[172\] design_top:i_design_top\|rmio_stmm.input_data\[172\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[172\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[172\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[172]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[171\] design_top:i_design_top\|rmio_stmm.input_data\[171\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[171\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[171\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[171]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[170\] design_top:i_design_top\|rmio_stmm.input_data\[170\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[170\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[170\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[170]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[169\] design_top:i_design_top\|rmio_stmm.input_data\[169\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[169\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[169\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[169]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[168\] design_top:i_design_top\|rmio_stmm.input_data\[168\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[168\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[168\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[168]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[167\] design_top:i_design_top\|rmio_stmm.input_data\[167\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[167\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[167\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[167]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[166\] design_top:i_design_top\|rmio_stmm.input_data\[166\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[166\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[166\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[166]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[165\] design_top:i_design_top\|rmio_stmm.input_data\[165\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[165\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[165\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[165]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[164\] design_top:i_design_top\|rmio_stmm.input_data\[164\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[164\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[164\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[164]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[163\] design_top:i_design_top\|rmio_stmm.input_data\[163\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[163\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[163\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[163]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[162\] design_top:i_design_top\|rmio_stmm.input_data\[162\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[162\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[162\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[162]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[161\] design_top:i_design_top\|rmio_stmm.input_data\[161\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[161\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[161\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[161]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[160\] design_top:i_design_top\|rmio_stmm.input_data\[160\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[160\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[160\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[160]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[159\] design_top:i_design_top\|rmio_stmm.input_data\[159\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[159\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[159\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[159]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[158\] design_top:i_design_top\|rmio_stmm.input_data\[158\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[158\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[158\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[158]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[157\] design_top:i_design_top\|rmio_stmm.input_data\[157\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[157\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[157\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[157]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[156\] design_top:i_design_top\|rmio_stmm.input_data\[156\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[156\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[156\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[156]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[155\] design_top:i_design_top\|rmio_stmm.input_data\[155\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[155\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[155\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[155]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[154\] design_top:i_design_top\|rmio_stmm.input_data\[154\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[154\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[154\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[154]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[153\] design_top:i_design_top\|rmio_stmm.input_data\[153\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[153\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[153\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[153]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[152\] design_top:i_design_top\|rmio_stmm.input_data\[152\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[152\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[152\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[152]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[151\] design_top:i_design_top\|rmio_stmm.input_data\[151\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[151\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[151\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[151]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[150\] design_top:i_design_top\|rmio_stmm.input_data\[150\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[150\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[150\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[150]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[149\] design_top:i_design_top\|rmio_stmm.input_data\[149\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[149\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[149\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[149]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[148\] design_top:i_design_top\|rmio_stmm.input_data\[148\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[148\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[148\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[148]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[147\] design_top:i_design_top\|rmio_stmm.input_data\[147\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[147\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[147\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[147]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[146\] design_top:i_design_top\|rmio_stmm.input_data\[146\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[146\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[146\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[146]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[145\] design_top:i_design_top\|rmio_stmm.input_data\[145\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[145\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[145\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[145]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[144\] design_top:i_design_top\|rmio_stmm.input_data\[144\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[144\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[144\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[144]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[143\] design_top:i_design_top\|rmio_stmm.input_data\[143\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[143\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[143\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[143]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[142\] design_top:i_design_top\|rmio_stmm.input_data\[142\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[142\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[142\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[142]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[141\] design_top:i_design_top\|rmio_stmm.input_data\[141\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[141\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[141\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[141]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[140\] design_top:i_design_top\|rmio_stmm.input_data\[140\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[140\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[140\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[140]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[139\] design_top:i_design_top\|rmio_stmm.input_data\[139\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[139\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[139\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[139]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[138\] design_top:i_design_top\|rmio_stmm.input_data\[138\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[138\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[138\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[138]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[137\] design_top:i_design_top\|rmio_stmm.input_data\[137\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[137\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[137\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[137]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[136\] design_top:i_design_top\|rmio_stmm.input_data\[136\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[136\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[136\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[136]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[135\] design_top:i_design_top\|rmio_stmm.input_data\[135\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[135\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[135\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[135]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[134\] design_top:i_design_top\|rmio_stmm.input_data\[134\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[134\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[134\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[134]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[133\] design_top:i_design_top\|rmio_stmm.input_data\[133\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[133\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[133\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[133]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[132\] design_top:i_design_top\|rmio_stmm.input_data\[132\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[132\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[132\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[132]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[131\] design_top:i_design_top\|rmio_stmm.input_data\[131\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[131\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[131\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[131]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[130\] design_top:i_design_top\|rmio_stmm.input_data\[130\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[130\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[130\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[130]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[129\] design_top:i_design_top\|rmio_stmm.input_data\[129\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[129\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[129\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[129]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[128\] design_top:i_design_top\|rmio_stmm.input_data\[128\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[128\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[128\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[128]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[127\] design_top:i_design_top\|rmio_stmm.input_data\[127\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[127\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[127\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[127]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[126\] design_top:i_design_top\|rmio_stmm.input_data\[126\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[126\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[126\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[126]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[125\] design_top:i_design_top\|rmio_stmm.input_data\[125\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[125\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[125\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[125]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[124\] design_top:i_design_top\|rmio_stmm.input_data\[124\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[124\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[124\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[124]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[123\] design_top:i_design_top\|rmio_stmm.input_data\[123\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[123\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[123\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[123]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[122\] design_top:i_design_top\|rmio_stmm.input_data\[122\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[122\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[122\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[122]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[121\] design_top:i_design_top\|rmio_stmm.input_data\[121\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[121\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[121\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[121]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[120\] design_top:i_design_top\|rmio_stmm.input_data\[120\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[120\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[120\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[120]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[119\] design_top:i_design_top\|rmio_stmm.input_data\[119\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[119\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[119\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[119]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[118\] design_top:i_design_top\|rmio_stmm.input_data\[118\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[118\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[118\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[118]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[117\] design_top:i_design_top\|rmio_stmm.input_data\[117\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[117\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[117\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[117]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[116\] design_top:i_design_top\|rmio_stmm.input_data\[116\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[116\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[116\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[116]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[115\] design_top:i_design_top\|rmio_stmm.input_data\[115\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[115\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[115\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[115]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[114\] design_top:i_design_top\|rmio_stmm.input_data\[114\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[114\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[114\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[114]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[113\] design_top:i_design_top\|rmio_stmm.input_data\[113\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[113\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[113\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[113]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[112\] design_top:i_design_top\|rmio_stmm.input_data\[112\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[112\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[112\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[112]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[111\] design_top:i_design_top\|rmio_stmm.input_data\[111\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[111\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[111\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[111]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[110\] design_top:i_design_top\|rmio_stmm.input_data\[110\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[110\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[110\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[110]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[109\] design_top:i_design_top\|rmio_stmm.input_data\[109\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[109\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[109\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[109]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[108\] design_top:i_design_top\|rmio_stmm.input_data\[108\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[108\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[108\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[108]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[107\] design_top:i_design_top\|rmio_stmm.input_data\[107\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[107\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[107\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[107]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[106\] design_top:i_design_top\|rmio_stmm.input_data\[106\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[106\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[106\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[106]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[105\] design_top:i_design_top\|rmio_stmm.input_data\[105\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[105\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[105\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[105]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[104\] design_top:i_design_top\|rmio_stmm.input_data\[104\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[104\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[104\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[104]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[103\] design_top:i_design_top\|rmio_stmm.input_data\[103\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[103\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[103\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[103]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[102\] design_top:i_design_top\|rmio_stmm.input_data\[102\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[102\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[102\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[102]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[101\] design_top:i_design_top\|rmio_stmm.input_data\[101\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[101\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[101\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[101]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[100\] design_top:i_design_top\|rmio_stmm.input_data\[100\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[100\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[100\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[100]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[99\] design_top:i_design_top\|rmio_stmm.input_data\[99\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[99\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[99\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[99]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[98\] design_top:i_design_top\|rmio_stmm.input_data\[98\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[98\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[98\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[98]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[97\] design_top:i_design_top\|rmio_stmm.input_data\[97\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[97\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[97\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[97]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[96\] design_top:i_design_top\|rmio_stmm.input_data\[96\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[96\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[96\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[96]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[95\] design_top:i_design_top\|rmio_stmm.input_data\[95\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[95\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[95\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[95]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[94\] design_top:i_design_top\|rmio_stmm.input_data\[94\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[94\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[94\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[94]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[93\] design_top:i_design_top\|rmio_stmm.input_data\[93\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[93\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[93\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[93]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[92\] design_top:i_design_top\|rmio_stmm.input_data\[92\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[92\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[92\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[92]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[91\] design_top:i_design_top\|rmio_stmm.input_data\[91\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[91\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[91\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[91]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[90\] design_top:i_design_top\|rmio_stmm.input_data\[90\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[90\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[90\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[90]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[89\] design_top:i_design_top\|rmio_stmm.input_data\[89\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[89\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[89\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[89]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[88\] design_top:i_design_top\|rmio_stmm.input_data\[88\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[88\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[88\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[88]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[87\] design_top:i_design_top\|rmio_stmm.input_data\[87\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[87\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[87\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[87]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[86\] design_top:i_design_top\|rmio_stmm.input_data\[86\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[86\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[86\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[86]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[85\] design_top:i_design_top\|rmio_stmm.input_data\[85\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[85\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[85\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[85]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[84\] design_top:i_design_top\|rmio_stmm.input_data\[84\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[84\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[84\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[84]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[83\] design_top:i_design_top\|rmio_stmm.input_data\[83\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[83\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[83\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[83]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[82\] design_top:i_design_top\|rmio_stmm.input_data\[82\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[82\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[82\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[82]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[81\] design_top:i_design_top\|rmio_stmm.input_data\[81\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[81\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[81\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[81]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[80\] design_top:i_design_top\|rmio_stmm.input_data\[80\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[80\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[80\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[80]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[79\] design_top:i_design_top\|rmio_stmm.input_data\[79\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[79\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[79\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[79]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[78\] design_top:i_design_top\|rmio_stmm.input_data\[78\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[78\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[78\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[78]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[77\] design_top:i_design_top\|rmio_stmm.input_data\[77\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[77\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[77\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[77]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[76\] design_top:i_design_top\|rmio_stmm.input_data\[76\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[76\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[76\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[75\] design_top:i_design_top\|rmio_stmm.input_data\[75\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[75\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[75\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[75]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[74\] design_top:i_design_top\|rmio_stmm.input_data\[74\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[74\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[74\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[73\] design_top:i_design_top\|rmio_stmm.input_data\[73\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[73\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[73\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[73]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[72\] design_top:i_design_top\|rmio_stmm.input_data\[72\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[72\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[72\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[71\] design_top:i_design_top\|rmio_stmm.input_data\[71\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[71\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[71\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[71]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[70\] design_top:i_design_top\|rmio_stmm.input_data\[70\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[70\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[70\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[70]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[69\] design_top:i_design_top\|rmio_stmm.input_data\[69\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[69\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[69\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[69]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[68\] design_top:i_design_top\|rmio_stmm.input_data\[68\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[68\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[68\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[68]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[67\] design_top:i_design_top\|rmio_stmm.input_data\[67\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[67\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[67\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[67]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[66\] design_top:i_design_top\|rmio_stmm.input_data\[66\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[66\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[66\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[66]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[65\] design_top:i_design_top\|rmio_stmm.input_data\[65\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[65\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[65\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[65]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[64\] design_top:i_design_top\|rmio_stmm.input_data\[64\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[64\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[64\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[64]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[63\] design_top:i_design_top\|rmio_stmm.input_data\[63\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[63\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[63\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[63]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[62\] design_top:i_design_top\|rmio_stmm.input_data\[62\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[62\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[62\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[62]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[61\] design_top:i_design_top\|rmio_stmm.input_data\[61\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[61\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[61\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[61]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[60\] design_top:i_design_top\|rmio_stmm.input_data\[60\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[60\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[60\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[60]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[59\] design_top:i_design_top\|rmio_stmm.input_data\[59\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[59\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[59\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[59]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[58\] design_top:i_design_top\|rmio_stmm.input_data\[58\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[58\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[58\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[58]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[57\] design_top:i_design_top\|rmio_stmm.input_data\[57\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[57\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[57\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[57]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[56\] design_top:i_design_top\|rmio_stmm.input_data\[56\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[56\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[56\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[56]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[55\] design_top:i_design_top\|rmio_stmm.input_data\[55\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[55\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[55\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[55]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[54\] design_top:i_design_top\|rmio_stmm.input_data\[54\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[54\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[54\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[54]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[53\] design_top:i_design_top\|rmio_stmm.input_data\[53\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[53\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[53\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[53]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[52\] design_top:i_design_top\|rmio_stmm.input_data\[52\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[52\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[52\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[52]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[51\] design_top:i_design_top\|rmio_stmm.input_data\[51\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[51\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[51\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[51]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[50\] design_top:i_design_top\|rmio_stmm.input_data\[50\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[50\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[50\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[50]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[49\] design_top:i_design_top\|rmio_stmm.input_data\[49\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[49\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[49\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[49]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[48\] design_top:i_design_top\|rmio_stmm.input_data\[48\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[48\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[48\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[48]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[47\] design_top:i_design_top\|rmio_stmm.input_data\[47\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[47\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[47\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[47]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[46\] design_top:i_design_top\|rmio_stmm.input_data\[46\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[46\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[46\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[46]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[45\] design_top:i_design_top\|rmio_stmm.input_data\[45\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[45\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[45\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[45]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[44\] design_top:i_design_top\|rmio_stmm.input_data\[44\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[44\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[44\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[44]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[43\] design_top:i_design_top\|rmio_stmm.input_data\[43\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[43\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[43\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[43]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[42\] design_top:i_design_top\|rmio_stmm.input_data\[42\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[42\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[42\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[42]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[41\] design_top:i_design_top\|rmio_stmm.input_data\[41\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[41\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[41\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[41]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[40\] design_top:i_design_top\|rmio_stmm.input_data\[40\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[40\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[40\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[40]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[39\] design_top:i_design_top\|rmio_stmm.input_data\[39\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[39\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[39\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[39]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[38\] design_top:i_design_top\|rmio_stmm.input_data\[38\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[38\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[38\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[38]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[37\] design_top:i_design_top\|rmio_stmm.input_data\[37\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[37\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[37\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[37]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[36\] design_top:i_design_top\|rmio_stmm.input_data\[36\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[36\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[36\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[36]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[35\] design_top:i_design_top\|rmio_stmm.input_data\[35\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[35\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[35\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[35]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[34\] design_top:i_design_top\|rmio_stmm.input_data\[34\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[34\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[34\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[34]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[33\] design_top:i_design_top\|rmio_stmm.input_data\[33\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[33\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[33\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[33]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[32\] design_top:i_design_top\|rmio_stmm.input_data\[32\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[32\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[32\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[32]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[31\] design_top:i_design_top\|rmio_stmm.input_data\[31\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[31\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[31\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[30\] design_top:i_design_top\|rmio_stmm.input_data\[30\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[30\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[30\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[29\] design_top:i_design_top\|rmio_stmm.input_data\[29\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[29\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[29\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[28\] design_top:i_design_top\|rmio_stmm.input_data\[28\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[28\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[28\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[27\] design_top:i_design_top\|rmio_stmm.input_data\[27\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[27\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[27\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[26\] design_top:i_design_top\|rmio_stmm.input_data\[26\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[26\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[26\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[25\] design_top:i_design_top\|rmio_stmm.input_data\[25\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[25\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[25\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[24\] design_top:i_design_top\|rmio_stmm.input_data\[24\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[24\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[24\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[23\] design_top:i_design_top\|rmio_stmm.input_data\[23\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[23\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[23\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[22\] design_top:i_design_top\|rmio_stmm.input_data\[22\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[22\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[22\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[21\] design_top:i_design_top\|rmio_stmm.input_data\[21\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[21\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[21\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[20\] design_top:i_design_top\|rmio_stmm.input_data\[20\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[20\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[20\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[19\] design_top:i_design_top\|rmio_stmm.input_data\[19\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[19\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[19\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[18\] design_top:i_design_top\|rmio_stmm.input_data\[18\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[18\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[18\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[17\] design_top:i_design_top\|rmio_stmm.input_data\[17\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[17\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[17\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[16\] design_top:i_design_top\|rmio_stmm.input_data\[16\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[16\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[16\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[15\] design_top:i_design_top\|rmio_stmm.input_data\[15\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[15\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[15\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[14\] design_top:i_design_top\|rmio_stmm.input_data\[14\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[14\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[14\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[13\] design_top:i_design_top\|rmio_stmm.input_data\[13\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[13\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[13\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[12\] design_top:i_design_top\|rmio_stmm.input_data\[12\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[12\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[12\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[11\] design_top:i_design_top\|rmio_stmm.input_data\[11\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[11\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[11\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[10\] design_top:i_design_top\|rmio_stmm.input_data\[10\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[10\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[10\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[9\] design_top:i_design_top\|rmio_stmm.input_data\[9\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[9\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[9\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[8\] design_top:i_design_top\|rmio_stmm.input_data\[8\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[8\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[8\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[7\] design_top:i_design_top\|rmio_stmm.input_data\[7\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[7\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[7\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[6\] design_top:i_design_top\|rmio_stmm.input_data\[6\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[6\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[6\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[5\] design_top:i_design_top\|rmio_stmm.input_data\[5\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[5\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[5\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[4\] design_top:i_design_top\|rmio_stmm.input_data\[4\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[4\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[4\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[3\] design_top:i_design_top\|rmio_stmm.input_data\[3\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[3\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[3\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[2\] design_top:i_design_top\|rmio_stmm.input_data\[2\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[2\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[2\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[1\] design_top:i_design_top\|rmio_stmm.input_data\[1\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[1\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[1\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|rmio_layernorm.input_data\[0\] design_top:i_design_top\|rmio_stmm.input_data\[0\] " "Duplicate register \"design_top:i_design_top\|rmio_layernorm.input_data\[0\]\" merged to single register \"design_top:i_design_top\|rmio_stmm.input_data\[0\]\"" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 11 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|design_top:i_design_top|rmio_layernorm.input_data[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[177\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[178\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[177\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[178\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[3\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[3\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[2\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[2\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[2\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[66\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[69\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[66\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[69\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_masked\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1136 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\|last_channel\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\|last_dest_id\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\|last_channel\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\|last_dest_id\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 222 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|last_channel[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[9\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[15\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[11\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[19\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[23\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[21\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[16\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[20\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[20\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[17\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[17\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[25\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[14\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[32\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[32\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][32]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[22\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[22\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[26\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[13\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[13\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[27\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[24\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[24\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[18\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[12\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[10\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[66\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[66\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[1][66]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[69\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[69\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[1][69]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 518 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[66\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[69\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[66\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[69\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775352570 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[1][66]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1743775352570 ""}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|waitrequest_reset_override soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|waitrequest_reset_override\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent\|hold_waitrequest soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent\|hold_waitrequest\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent|hold_waitrequest"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:avmm_sdram_read_wrapper_0_m0_agent\|hold_waitrequest soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:avmm_sdram_read_wrapper_0_m0_agent\|hold_waitrequest\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_f2h_0_slave_0_translator\|waitrequest_reset_override\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:avmm_sdram_read_wrapper_0_m0_agent|hold_waitrequest"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[10\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[11\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[12\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[14\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[15\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[16\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[18\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[19\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[21\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[23\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[25\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[26\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[27\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[28\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[28\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[2\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[30\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[30\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[31\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[31\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[3\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[3\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[5\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[7\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[9\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\|av_readdata_pre\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_ready_hold\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator|av_readdata_pre[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[69\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[69\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[0][69]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[95\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[95\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[0][95]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[69\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[69\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][69]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[11\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[12\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[13\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[13\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[14\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[15\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[16\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[17\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[17\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[18\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[19\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[20\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[20\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[21\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[22\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[22\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[23\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[24\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[24\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[25\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[26\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[27\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[32\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[32\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][32]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[33\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[33\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][33]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[9\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[11\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[12\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[14\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[15\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[16\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[18\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[19\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[21\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[23\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[25\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[26\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[27\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[28\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[28\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[2\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[30\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[30\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[31\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[31\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[3\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[3\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[5\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[7\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[9\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\|mem\[0\]\[0\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo|mem[0][9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[4\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[4\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[4\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[4\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[5\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[5\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[5\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[6\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[6\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[6\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[6\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[7\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[7\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[7\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[8\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[8\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[8\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[8\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[9\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[9\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[9\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[10\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[11\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[11\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[11\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[12\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[12\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[12\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[13\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[13\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[13\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[13\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[14\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[14\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[14\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[15\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[15\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[15\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[16\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[16\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[16\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[17\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[17\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[17\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[17\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[18\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[18\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[18\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[19\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[19\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[19\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[20\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[20\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[20\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[20\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[21\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[21\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[21\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[22\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[22\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[22\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[22\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[23\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[23\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[23\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[24\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[24\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[24\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[24\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[25\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[25\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[25\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[26\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[26\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[26\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[27\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[27\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[27\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[28\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[28\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[28\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[28\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[29\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[29\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[29\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[29\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[30\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[30\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[30\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[30\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[31\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[31\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[31\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[31\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[4\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[4\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[4\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[4\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[5\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[5\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[5\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[6\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[6\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[6\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[6\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[7\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[7\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[7\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[8\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[8\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[8\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[8\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[9\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[9\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[9\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[10\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[11\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[11\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[11\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[12\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[12\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[12\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[12\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[13\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[13\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[13\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[13\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[14\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[14\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[14\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[14\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[15\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[15\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[15\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[15\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[16\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[16\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[16\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[16\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[17\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[17\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[17\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[17\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[18\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[18\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[18\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[18\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[19\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[19\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[19\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[19\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[20\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[20\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[20\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[20\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[21\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[21\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[21\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[21\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[22\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[22\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[22\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[22\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[23\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[23\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[23\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[23\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[24\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[24\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[24\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[24\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[25\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[25\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[25\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[25\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[26\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[26\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[26\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[26\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[27\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[27\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[27\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[27\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[28\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[28\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[28\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[28\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[29\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[29\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[29\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[29\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[30\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[30\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[30\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[30\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[31\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[31\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_addr_reg\[31\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg_dly\[31\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\"" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\"" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\] " "Duplicate register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\" merged to single register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1\|delay_signals\[0\]\[0\]\"" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 47 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775353167 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst|dspba_delay:redist2_vCount_uid49_lzcShifterZ1_uid10_fxpToFPTest_q_1|delay_signals[0][0]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1743775353167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775356406 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743775356618 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743775356618 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1743775359329 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1743775359329 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1743775359475 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1743775359475 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1743775359475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 5 1743775360303 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 5 1743775360303 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 5 1743775360303 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[3].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_narrow_reg data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_narrow_reg\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360880 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[1\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775360886 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|burstcount_register_lint[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[0\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775360886 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|burstcount_register_lint[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[2\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775360886 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|burstcount_register_lint[2]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 0 1743775360886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[14\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[14\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360889 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[14][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360889 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|burstcount_register_lint[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[13\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[13\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360889 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[13][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[12\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[12\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360890 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[12][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[11\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[11\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360890 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[11][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[10\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[10\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360890 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[10][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[9\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[9\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360891 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[9][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[8\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[8\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360891 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[8][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[7\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[7\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360891 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[7][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[6\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[6\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360892 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[6][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[5\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[5\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360892 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[5][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[4\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[4\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360892 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[4][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[3\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[3\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360892 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[3][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[2\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[2\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360893 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[2][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[1\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[1\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360893 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[1][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[0\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo\|mem\[0\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360893 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_0_f2h_sdram1_data_agent_rsp_fifo|mem[0][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burst_stalled data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\|burst_stalled\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 260 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775360981 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator|burst_stalled"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361018 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[2\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361018 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361018 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361038 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361038 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361038 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361038 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361039 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 0 1743775361039 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[12]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[179\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_size_reg\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[179\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[179\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_eop_reg " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[179\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_eop_reg\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[179]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[5\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[6\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[6\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[7\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[7\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[7\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[8\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[8\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[8\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[8\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[9\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[9\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[9\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[10\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[11\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[11\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[11\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 0 1743775361083 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 0 1743775361083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_narrow_reg data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_narrow_reg\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 594 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361644 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[2\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burstcount_register_lint[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[0\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burstcount_register_lint[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[1\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burstcount_register_lint[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1085 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1085 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[1][72]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\"" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361655 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[1][72]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 3 1743775361655 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\|burstcount_register_lint\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 287 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator|burstcount_register_lint[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1085 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_uncomp_byte_cnt_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1085 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[1\]\[33\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[1][33]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[1][95]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[1\]\[95\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[1][95]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|burst_bytecount\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 518 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361658 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo\|mem\[0\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rdata_fifo|mem[0][10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[95\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[95\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][95]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\|mem\[0\]\[66\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361659 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo|mem[0][66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361660 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_f2h_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_bytes_remaining_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361660 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361660 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[1][73]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361660 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][73]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361660 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio32_f2h_0_slave_0_agent_rsp_fifo|mem[0][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361661 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361661 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio32_f2h_0_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[3\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361845 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[2\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361846 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[1\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361846 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[14\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[14\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361849 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[13\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[13\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361849 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[12\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[12\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361849 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[11\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[11\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361850 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[10\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[10\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361850 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[9\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[9\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361850 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[8\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[8\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361851 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[7\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[7\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361851 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[6\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[6\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361851 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[5\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[5\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361851 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[4\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[4\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361852 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[3\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[3\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361852 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[2\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[2\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361852 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[1\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[1\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361852 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[0\]\[222\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\|mem\[0\]\[222\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361853 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][222]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361870 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361870 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361870 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361870 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361870 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361871 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|share_count_zero_flag data_in VCC " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361898 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|share_count_zero_flag data_in VCC " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361898 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|share_count\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361899 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|share_count\[0\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 3 1743775361899 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[5\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[5\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[5\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[6\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[6\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[6\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[7\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[7\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[7\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[7\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[8\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[8\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[8\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[8\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[9\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[9\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[9\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[9\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[10\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[10\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[10\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[10\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[11\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[11\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_byte_cnt_narrow_reg\[11\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|out_byte_cnt_reg\[11\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 3 1743775361910 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 3 1743775361910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363012 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363012 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[0\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363012 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363035 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363058 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[1].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363058 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\] data_in GND " "Reduced register \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|xd_fp_ff\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 122 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363059 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[2].i_layernorm|gamma_path:i_gamma_path|xd_fp_ff[2]"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743775363123 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775363123 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743775363123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0 " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775363218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0 " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363218 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743775363218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ccv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ccv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ccv " "Found entity 1: shift_taps_ccv" {  } { { "db/shift_taps_ccv.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/shift_taps_ccv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdc1 " "Found entity 1: altsyncram_kdc1" {  } { { "db/altsyncram_kdc1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_kdc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_g1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1 " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775363374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1 " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743775363374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743775363374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_odv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_odv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_odv " "Found entity 1: shift_taps_odv" {  } { { "db/shift_taps_odv.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/shift_taps_odv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgc1 " "Found entity 1: altsyncram_cgc1" {  } { { "db/altsyncram_cgc1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_cgc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743775363467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775363467 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743775364692 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1743775367674 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1743775367674 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1743775367674 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1743775367674 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1743775367674 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1743775367674 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1743775367674 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1743775367674 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1743775367675 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1743775367675 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1743775367699 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1743775367699 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1743775367698 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1743775367698 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1743775367700 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1743775367700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[4\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[5\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[6\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[7\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[8\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[9\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[10\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[11\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369349 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[12\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[13\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[14\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[15\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[16\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[17\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[18\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[19\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[20\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[21\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[22\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[23\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[24\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[25\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[26\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[27\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[28\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[29\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[30\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[31\] data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 7 1743775369350 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[2\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 7 1743775369423 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[1\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 7 1743775369423 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 7 1743775369423 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:hps_0_f2h_sdram1_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 7 1743775369423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|state.ST_COMP_TRANS data_in GND " "Reduced register \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|state.ST_COMP_TRANS\" with stuck data_in port to stuck value GND" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 398 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 1 1743775369602 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[1\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[1\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 1 1743775370071 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[0\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[0\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 1 1743775370071 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[2\] soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\] " "Duplicate register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[2\]\" merged to single register \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|int_nxt_addr_reg\[3\]\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1042 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 1 1743775370071 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 1 1743775370071 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775371061 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1743775371061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "319 " "319 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743775377532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775379458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743775384831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743775384831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743775389126 "|tiny_npu|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743775389126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90928 " "Implemented 90928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83087 " "Implemented 83087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_RAMS" "7080 " "Implemented 7080 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1743775389254 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743775389254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743775389254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 765 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 765 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1812 " "Peak virtual memory: 1812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743775389441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  4 22:03:09 2025 " "Processing ended: Fri Apr  4 22:03:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743775389441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743775389441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743775389441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743775389441 ""}
