{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 11:46:25 2022 " "Info: Processing started: Sun Apr 10 11:46:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off each_one -c each_one " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off each_one -c each_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_1 " "Info: Assuming node \"CLK_1\" is an undefined clock" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_1 register temp_ten\[1\] register temp_one\[0\] 33.33 MHz 30.0 ns Internal " "Info: Clock \"CLK_1\" has Internal fmax of 33.33 MHz between source register \"temp_ten\[1\]\" and destination register \"temp_one\[0\]\" (period= 30.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.000 ns + Longest register register " "Info: + Longest register to register delay is 25.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp_ten\[1\] 1 REG LC27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC27; Fanout = 13; REG Node = 'temp_ten\[1\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp_ten[1] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns LessThan0~32 2 COMB SEXP28 9 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP28; Fanout = 9; COMB Node = 'LessThan0~32'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { temp_ten[1] LessThan0~32 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns LessThan0~42 3 COMB LC21 17 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC21; Fanout = 17; COMB Node = 'LessThan0~42'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { LessThan0~32 LessThan0~42 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 25.000 ns temp_one\[0\] 4 REG LC3 20 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 25.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { LessThan0~42 temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.000 ns ( 84.00 % ) " "Info: Total cell delay = 21.000 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 16.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { temp_ten[1] LessThan0~32 LessThan0~42 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { temp_ten[1] {} LessThan0~32 {} LessThan0~42 {} temp_one[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1 destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_1\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_1 1 CLK PIN_83 9 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 9; CLK Node = 'CLK_1'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns temp_one\[0\] 2 REG LC3 20 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1 source 3.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_1\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_1 1 CLK PIN_83 9 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 9; CLK Node = 'CLK_1'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns temp_ten\[1\] 2 REG LC27 13 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC27; Fanout = 13; REG Node = 'temp_ten\[1\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_1 temp_ten[1] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_ten[1] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_ten[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_ten[1] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_ten[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "25.000 ns" { temp_ten[1] LessThan0~32 LessThan0~42 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "25.000 ns" { temp_ten[1] {} LessThan0~32 {} LessThan0~42 {} temp_one[0] {} } { 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 8.000ns 7.000ns 6.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_ten[1] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_ten[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp_one\[0\] max_each\[1\] CLK_1 28.000 ns register " "Info: tsu for register \"temp_one\[0\]\" (data pin = \"max_each\[1\]\", clock pin = \"CLK_1\") is 28.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.000 ns + Longest pin register " "Info: + Longest pin to register delay is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns max_each\[1\] 1 PIN PIN_48 4 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_48; Fanout = 4; PIN Node = 'max_each\[1\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { max_each[1] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns LessThan0~36 2 COMB SEXP17 5 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP17; Fanout = 5; COMB Node = 'LessThan0~36'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { max_each[1] LessThan0~36 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns LessThan0~42 3 COMB LC21 17 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC21; Fanout = 17; COMB Node = 'LessThan0~42'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { LessThan0~36 LessThan0~42 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 27.000 ns temp_one\[0\] 4 REG LC3 20 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { LessThan0~42 temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 85.19 % ) " "Info: Total cell delay = 23.000 ns ( 85.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.81 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { max_each[1] LessThan0~36 LessThan0~42 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { max_each[1] {} max_each[1]~out {} LessThan0~36 {} LessThan0~42 {} temp_one[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1 destination 3.000 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_1\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_1 1 CLK PIN_83 9 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 9; CLK Node = 'CLK_1'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns temp_one\[0\] 2 REG LC3 20 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { max_each[1] LessThan0~36 LessThan0~42 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { max_each[1] {} max_each[1]~out {} LessThan0~36 {} LessThan0~42 {} temp_one[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_1 each\[0\] temp_one\[0\] 8.000 ns register " "Info: tco from clock \"CLK_1\" to destination pin \"each\[0\]\" through register \"temp_one\[0\]\" is 8.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1 source 3.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_1\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_1 1 CLK PIN_83 9 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 9; CLK Node = 'CLK_1'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns temp_one\[0\] 2 REG LC3 20 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register pin " "Info: + Longest register to pin delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp_one\[0\] 1 REG LC3 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 20; REG Node = 'temp_one\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp_one[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 4.000 ns each\[0\] 2 PIN PIN_12 0 " "Info: 2: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'each\[0\]'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { temp_one[0] each[0] } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 100.00 % ) " "Info: Total cell delay = 4.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { temp_one[0] each[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { temp_one[0] {} each[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 temp_one[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} temp_one[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { temp_one[0] each[0] } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { temp_one[0] {} each[0] {} } { 0.000ns 0.000ns } { 0.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Cout1~reg0 CLR CLK_1 -3.000 ns register " "Info: th for register \"Cout1~reg0\" (data pin = \"CLR\", clock pin = \"CLK_1\") is -3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_1 destination 3.000 ns + Longest register " "Info: + Longest clock path from clock \"CLK_1\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_1 1 CLK PIN_83 9 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 9; CLK Node = 'CLK_1'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_1 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns Cout1~reg0 2 REG LC6 4 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC6; Fanout = 4; REG Node = 'Cout1~reg0'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_1 Cout1~reg0 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 Cout1~reg0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} Cout1~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLR 1 PIN PIN_81 9 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 9; PIN Node = 'CLR'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Cout1~reg0 2 REG LC6 4 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC6; Fanout = 4; REG Node = 'Cout1~reg0'" {  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLR Cout1~reg0 } "NODE_NAME" } } { "each_one.vhd" "" { Text "d:/baidunetdiskdownload/quartusii 9.0/quartus/each_one.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR Cout1~reg0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} Cout1~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_1 Cout1~reg0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_1 {} CLK_1~out {} Cout1~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR Cout1~reg0 } "NODE_NAME" } } { "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/baidunetdiskdownload/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} Cout1~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 11:46:25 2022 " "Info: Processing ended: Sun Apr 10 11:46:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
