# Verilog Pacman

> This project is a learning experience in Verilog/SystemVerilog with the goal of recreating a simple version of the game Pacman 