V3 63
FL C:/Cursos/IntroFpga/Practica03/Assembler/PROGRAM.VHD 2015/09/29.19:44:53 P.49d
EN work/program 1443567640 \
      FL C:/Cursos/IntroFpga/Practica03/Assembler/PROGRAM.VHD \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/program/low_level_definition 1443567641 \
      FL C:/Cursos/IntroFpga/Practica03/Assembler/PROGRAM.VHD EN work/program 1443567640 \
      CP RAMB16_S18
FL C:/Cursos/IntroFpga/Practica03/time_const/bbfifo_16x8.vhd 2003/12/03.14:53:56 P.49d
EN work/bbfifo_16x8 1443567634 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/bbfifo_16x8.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/bbfifo_16x8/low_level_definition 1443567635 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/bbfifo_16x8.vhd \
      EN work/bbfifo_16x8 1443567634 CP string CP label CP SRL16E CP FDRE CP LUT4 \
      CP MUXCY CP XORCY CP FDR CP LUT3
FL C:/Cursos/IntroFpga/Practica03/time_const/kcpsm3.vhd 2004/06/14.15:07:40 P.49d
EN work/kcpsm3 1443567638 FL C:/Cursos/IntroFpga/Practica03/time_const/kcpsm3.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/kcpsm3/low_level_definition 1443567639 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/kcpsm3.vhd EN work/kcpsm3 1443567638 \
      CP LUT1 CP FDR CP FDS CP LUT4 CP FD CP FDE CP LUT3 CP FDRE CP LUT2 CP MUXCY CP XORCY \
      CP INV CP string CP label CP FDRSE CP RAM16X1D CP RAM64X1S CP MUXF5 CP RAM32X1S
FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_rx.vhd 2003/12/03.14:53:38 P.49d
EN work/kcuart_rx 1443567632 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_rx.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/kcuart_rx/low_level_definition 1443567633 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_rx.vhd \
      EN work/kcuart_rx 1443567632 CP FD CP string CP label CP SRL16E CP FDE CP LUT4 \
      CP LUT3 CP LUT2
FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_tx.vhd 2003/12/03.14:53:48 P.49d
EN work/kcuart_tx 1443567636 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_tx.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/kcuart_tx/low_level_definition 1443567637 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/kcuart_tx.vhd \
      EN work/kcuart_tx 1443567636 CP LUT4 CP MUXF5 CP MUXF6 CP FDRS CP string \
      CP label CP FDRE CP LUT2 CP MULT_AND CP MUXCY CP XORCY CP LUT3 CP FDE CP SRL16E \
      CP FD
FL C:/Cursos/IntroFpga/Practica03/time_const/loopback.vhd 2015/09/29.20:00:04 P.49d
EN work/loopback 1443567648 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/loopback.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162
AR work/loopback/Behavioral 1443567649 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/loopback.vhd EN work/loopback 1443567648 \
      CP kcpsm3 CP program CP my_dcm CP uart_tx CP uart_rx
FL C:/Cursos/IntroFpga/Practica03/time_const/my_dcm.vhd 2015/09/22.21:01:08 P.49d
EN work/my_dcm 1443567642 FL C:/Cursos/IntroFpga/Practica03/time_const/my_dcm.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/NUMERIC_STD 1354696164 LB unisim \
      PH unisim/VCOMPONENTS 1354696165
AR work/my_dcm/BEHAVIORAL 1443567643 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/my_dcm.vhd EN work/my_dcm 1443567642 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Cursos/IntroFpga/Practica03/time_const/uart_rx.vhd 2003/12/03.14:53:26 P.49d
EN work/uart_rx 1443567646 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/uart_rx.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/uart_rx/macro_level_definition 1443567647 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/uart_rx.vhd EN work/uart_rx 1443567646 \
      CP kcuart_rx CP bbfifo_16x8
FL C:/Cursos/IntroFpga/Practica03/time_const/uart_tx.vhd 2003/12/03.14:53:16 P.49d
EN work/uart_tx 1443567644 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/uart_tx.vhd \
      PB ieee/std_logic_1164 1354696159 PB ieee/std_logic_arith 1354696160 \
      PB ieee/STD_LOGIC_UNSIGNED 1354696162 LB unisim PH unisim/VCOMPONENTS 1354696165
AR work/uart_tx/macro_level_definition 1443567645 \
      FL C:/Cursos/IntroFpga/Practica03/time_const/uart_tx.vhd EN work/uart_tx 1443567644 \
      CP kcuart_tx CP bbfifo_16x8
