- id: "microblaze_0"
  definition: "xilinx.com:ip:microblaze:11.0"
  configuration:


  ### GENERAL ###
  - name: C_USE_BARREL
    values: [true, false]

  - name: C_USE_FPU
    values: [0, 1, 2]

  - name: C_USE_HW_MUL
    values: [0, 1, 2]

  - name: C_USE_DIV
    values: [true, false]

  - name: C_USE_MSR_INSTR
    values: [true, false]

  - name: C_USE_PCMP_INSTR
    values: [true, false]

  - name: C_USE_REORDER_INSTR
    values : [true, false]

  - name: C_ADDR_SIZE
    values: [32, 36, 40, 44, 48, 52, 64]

  - name: C_AREA_OPTIMIZED
    values: [0, 1, 2]

  - name: C_USE_BRANCH_TARGET_CACHE
    enable: "C_AREA_OPTIMIZED != 1"
    values_eval: "[True] if C_AREA_OPTIMIZED == 2 else [True, False]"

  - name: C_BRANCH_TARGET_CACHE_SIZE
    enable: "C_AREA_OPTIMIZED != 1"
    values_eval: range(0, 8)

  - name: C_FAULT_TOLERANT
    values: [true, false]

  ### CACHE ###







  ports:
  - name: Clk
    protocol: "clk"
    direction: I
    width: 1
    connections:
    - microblaze_0/Clk

  - name: Reset
    protocol: "reset"
    direction: I
    width: 1
    connections:
    - microblaze_0/Reset

  # - name: 







### Local Memory Bus ###

- id: "lmb_d"
  definition: "xilinx.com:ip:lmb_v10:3.0"
  configuration:
  - name: C_EXT_RESET_HIGH
    values: [true, false]

  ports:
  - name: LMB_Clk
    protocol: "clk"
    direction: I
    width: 1
    connections:
    - lmb_d/LMB_Clk

  - name: SYS_Rst
    protocol: "reset"
    direction: I
    width: 1
    connections:
    - lmb_d/SYS_Rst

  - name: LMB_M
    protocol: "xilinx.com:interface:lmb_rtl:1.0"
    direction: Slave
    connections:
    - lmb_d/LMB_M
    addr_seg_name: "lmb_d/LMB_M"





### BRAM Controller ###

- id: "lmb_ctrl_d"
  definition: "xilinx.com:ip:lmb_bram_if_cntlr:4.0"
  configuration:
  - name: C_NUM_LMB
    values: [0]

  ports:
  - name: LMB_Clk
    protocol: "clk"
    direction: I
    width: 1
    connections:
    - lmb_ctrl_d/LMB_Clk