# Kernelæäº¤æµç¨‹è¿½è¸ª (4/5) - MESè°ƒåº¦å™¨ä¸ç¡¬ä»¶å±‚

**èŒƒå›´**: MESè°ƒåº¦å™¨çš„å®ç°å’Œç¡¬ä»¶äº¤äº’  
**ä»£ç è·¯å¾„**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/`  
**å…³é”®æ“ä½œ**: MES add_hw_queueã€MES Ringã€ç¡¬ä»¶Doorbellæ£€æµ‹

---

## âš ï¸ ç¡¬ä»¶è¦æ±‚è¯´æ˜

### MES æ”¯æŒçš„ GPU æ¶æ„

**MES (Micro-Engine Scheduler)** æ˜¯ç¡¬ä»¶è°ƒåº¦å™¨ï¼Œ**ä»…åœ¨ä»¥ä¸‹ GPU ä¸Šå¯ç”¨**ï¼š

| GPU ç³»åˆ— | ä»£è¡¨å‹å· | GC IP ç‰ˆæœ¬ | MES æ”¯æŒ | å¤‡æ³¨ |
|---------|---------|-----------|---------|------|
| **CDNA3** | MI300A/X | IP_VERSION(12, 0, x) | âœ… æ”¯æŒ | 2023+ |
| **CDNA2** | MI250X, MI210 | IP_VERSION(9, 4, 1) | âœ… æ”¯æŒ | 2021+ |
| **CDNA2** | **MI308X (Aqua Vanjaram)** | **IP_VERSION(9, 4, 2/3)** | **âŒ ä¸æ”¯æŒ** | **ä½¿ç”¨ CPSCH** |
| **CDNA1** | MI100 | IP_VERSION(9, 4, 0) | âŒ ä¸æ”¯æŒ | ä½¿ç”¨ CPSCH |
| **Vega 20** | MI50, MI60 | IP_VERSION(9, 0, x) | âŒ ä¸æ”¯æŒ | ä½¿ç”¨ CPSCH |
| **RDNA3** | RX 7900 XT/XTX | IP_VERSION(11, 0, x) | âœ… æ”¯æŒ | 2022+ |
| **RDNA2** | RX 6000 ç³»åˆ— | IP_VERSION(10, 3, x) | âŒ ä¸æ”¯æŒ | ä½¿ç”¨ CPSCH |

### æ£€æŸ¥æ‚¨çš„ GPU æ˜¯å¦æ”¯æŒ MES

```bash
# æ–¹æ³•1: æ£€æŸ¥ enable_mes å‚æ•°
cat /sys/module/amdgpu/parameters/mes
# è¾“å‡º: 1 = MES å¯ç”¨, 0 = CPSCH æ¨¡å¼

# æ–¹æ³•2: æŸ¥çœ‹ dmesg æ—¥å¿—
dmesg | grep -i mes
# å¦‚æœçœ‹åˆ° "MES enabled" è¯´æ˜ä½¿ç”¨ MES
# å¦‚æœçœ‹åˆ° "CPSCH mode" æˆ–æ²¡æœ‰ MES ç›¸å…³æ—¥å¿—ï¼Œè¯´æ˜ä½¿ç”¨ CPSCH

# æ–¹æ³•3: æŸ¥çœ‹ GPU ä¿¡æ¯
rocminfo | grep -i "Name"
# æ ¹æ® GPU å‹å·åˆ¤æ–­
```

### ä»£ç ä¸­çš„ MES å¯ç”¨æ¡ä»¶

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_discovery.c`

```c
static int amdgpu_discovery_set_mes_ip_blocks(struct amdgpu_device *adev)
{
    uint32_t gc_ip_version = amdgpu_ip_version(adev, GC_HWIP, 0);
    
    switch (gc_ip_version) {
    // RDNA3 ç³»åˆ—
    case IP_VERSION(11, 0, 0):
    case IP_VERSION(11, 0, 1):
    case IP_VERSION(11, 0, 2):
    case IP_VERSION(11, 0, 3):
    case IP_VERSION(11, 0, 4):
    case IP_VERSION(11, 5, 0):
    case IP_VERSION(11, 5, 1):
    case IP_VERSION(11, 5, 2):
    // CDNA3 (MI300A/X)
    case IP_VERSION(12, 0, 0):
    case IP_VERSION(12, 0, 1):
        adev->enable_mes = true;  // âœ… æ”¯æŒ MES
        break;
        
    default:
        // IP_VERSION(9, 4, x) - CDNA1/CDNA2 å¤§éƒ¨åˆ†å‹å·
        // IP_VERSION(10, 3, x) - RDNA2
        adev->enable_mes = false; // âŒ ä¸æ”¯æŒ MESï¼Œä½¿ç”¨ CPSCH
        break;
    }
}
```

> âš ï¸ **é‡è¦å‘ç°**ï¼šMI308X (Aqua Vanjaram) è™½ç„¶åç§°ç±»ä¼¼ MI300 ç³»åˆ—ï¼Œä½†å®é™…ä½¿ç”¨ **ALDEBARAN æ¶æ„**ï¼ŒGC IP ç‰ˆæœ¬ä¸º `IP_VERSION(9, 4, 2/3)`ï¼Œ**ä¸æ”¯æŒ MES**ï¼Œä½¿ç”¨ **CPSCH è°ƒåº¦å™¨**ã€‚è¿™æ˜¯åŸºäºå®é™…ç¡¬ä»¶éªŒè¯çš„ç»“æœã€‚

### æœ¬æ–‡æ¡£é€‚ç”¨èŒƒå›´

- âœ… **æœ¬æ–‡æ¡£æè¿° MES è°ƒåº¦å™¨çš„å·¥ä½œåŸç†**ï¼Œé€‚ç”¨äºæ”¯æŒ MES çš„ GPU
- âš ï¸ **å¦‚æœæ‚¨çš„ GPU ä¸æ”¯æŒ MES**ï¼ˆå¦‚ MI308Xã€MI100ã€Vegaï¼‰ï¼Œç³»ç»Ÿå°†ä½¿ç”¨ **CPSCH è°ƒåº¦å™¨**ï¼Œæµç¨‹ä¼šæœ‰æ‰€ä¸åŒ
- ğŸ“– CPSCH æ¨¡å¼ä¸‹ï¼Œkernel æäº¤å¯èƒ½éœ€è¦ç»è¿‡é©±åŠ¨å±‚ Ringï¼Œè€Œä¸æ˜¯ç›´æ¥é€šè¿‡ doorbell

---

## ğŸ“‹ æœ¬å±‚æ¦‚è¿°

MES (Micro-Engine Scheduler) æ˜¯AMD GPUçš„ç¡¬ä»¶è°ƒåº¦å™¨ï¼Œè´Ÿè´£ï¼š
1. ç®¡ç†GPUçš„ç¡¬ä»¶Queue
2. æ£€æµ‹Doorbellæ›´æ–°
3. ä»AQL Queueè¯»å–packetå¹¶è°ƒåº¦æ‰§è¡Œ
4. ç®¡ç†å¤šä¸ªQueueçš„è°ƒåº¦

æœ¬æ–‡æ¡£å°†æ·±å…¥MESçš„è½¯ä»¶æ¥å£å®ç°ã€‚

---

## 1ï¸âƒ£ MESåˆå§‹åŒ–

### 1.1 MESç»“æ„ä½“å®šä¹‰

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_mes.h`

```c
struct amdgpu_mes {
    struct amdgpu_device *adev;              // è®¾å¤‡å¯¹è±¡
    
    // MESå›ºä»¶
    const struct firmware *fw[AMDGPU_MAX_MES_PIPES];
    
    // MES Ringï¼ˆç”¨äºæäº¤MESå‘½ä»¤ï¼‰
    struct amdgpu_ring ring[AMDGPU_MAX_MES_PIPES];
    
    // MESå‡½æ•°æŒ‡é’ˆè¡¨
    const struct amdgpu_mes_funcs *funcs;
    
    // MESè°ƒåº¦ç®¡é“
    uint32_t sched_pipe_mask;
    uint32_t compute_pipe_mask;
    uint32_t gfx_pipe_mask;
    uint32_t sdma_pipe_mask;
    
    // MESä¸Šä¸‹æ–‡
    struct amdgpu_bo *mes_ctx_bo;            // MES context buffer
    uint64_t mes_ctx_gpu_addr;
    void *mes_ctx_cpu_ptr;
    
    // Queueç®¡ç†
    struct ida doorbell_ida;                 // Doorbell IDåˆ†é…å™¨
    struct mutex mutex_hidden;               // äº’æ–¥é”
    
    // ç»Ÿè®¡ä¿¡æ¯
    uint32_t total_max_queue;
    uint32_t num_mes_queues;
    
    // ... å…¶ä»–å­—æ®µ
};
```

### 1.2 MESå‡½æ•°æŒ‡é’ˆè¡¨

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_mes.h`

```c
struct amdgpu_mes_funcs {
    // Queueç®¡ç†
    int (*add_hw_queue)(struct amdgpu_mes *mes,
                       struct mes_add_queue_input *input);
    int (*remove_hw_queue)(struct amdgpu_mes *mes,
                          struct mes_remove_queue_input *input);
    int (*suspend_gang)(struct amdgpu_mes *mes,
                       struct mes_suspend_gang_input *input);
    int (*resume_gang)(struct amdgpu_mes *mes,
                      struct mes_resume_gang_input *input);
    
    // MESæ§åˆ¶
    int (*set_hw_resources)(struct amdgpu_mes *mes);
    int (*query_sched_status)(struct amdgpu_mes *mes);
    
    // å…¶ä»–MESæ“ä½œ
    // ...
};
```

### 1.3 MESåˆå§‹åŒ–ï¼ˆä»¥v12.0ä¸ºä¾‹ï¼‰

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static int mes_v12_0_init(struct amdgpu_device *adev)
{
    struct amdgpu_mes *mes = &adev->mes;
    int r;
    
    // 1. è®¾ç½®å‡½æ•°æŒ‡é’ˆ
    mes->funcs = &mes_v12_0_funcs;
    
    // 2. åˆå§‹åŒ–MES Ring
    r = mes_v12_0_init_microcode(adev);
    if (r) {
        dev_err(adev->dev, "Failed to init MES microcode\n");
        return r;
    }
    
    // 3. åˆ†é…MES context buffer
    r = amdgpu_bo_create_kernel(adev,
                                AMDGPU_MES_CTX_SIZE,
                                PAGE_SIZE,
                                AMDGPU_GEM_DOMAIN_GTT,
                                &mes->mes_ctx_bo,
                                &mes->mes_ctx_gpu_addr,
                                &mes->mes_ctx_cpu_ptr);
    if (r) {
        dev_err(adev->dev, "Failed to allocate MES context\n");
        return r;
    }
    
    // 4. åˆå§‹åŒ–doorbellåˆ†é…å™¨
    ida_init(&mes->doorbell_ida);
    
    // 5. åˆå§‹åŒ–äº’æ–¥é”
    mutex_init(&mes->mutex_hidden);
    
    return 0;
}
```

---

## 2ï¸âƒ£ MES add_hw_queue å®ç°

### 2.1 add_hw_queue å…¥å£

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static int mes_v12_0_add_hw_queue(struct amdgpu_mes *mes,
                                  struct mes_add_queue_input *input)
{
    union MESAPI__ADD_QUEUE mes_add_queue_pkt;
    int pipe, queue_type, r;
    
    // 1. ç¡®å®šqueueç±»å‹
    queue_type = convert_to_mes_queue_type(input->queue_type);
    
    // 2. ç¡®å®šä½¿ç”¨å“ªä¸ªMES pipe
    pipe = mes_v12_0_select_pipe(mes, queue_type);
    if (pipe < 0) {
        dev_err(mes->adev->dev, "No available MES pipe\n");
        return -EINVAL;
    }
    
    // 3. æ¸…é›¶MES packet
    memset(&mes_add_queue_pkt, 0, sizeof(mes_add_queue_pkt));
    
    // 4. å¡«å……MES ADD_QUEUE packet
    mes_v12_0_fill_add_queue_packet(input, &mes_add_queue_pkt);
    
    // 5. æäº¤packetåˆ°MESå¹¶ç­‰å¾…å®Œæˆ
    // è¿™æ˜¯å…³é”®æ­¥éª¤ï¼
    r = mes_v12_0_submit_pkt_and_poll_completion(mes,
                                                 pipe,
                                                 &mes_add_queue_pkt,
                                                 sizeof(mes_add_queue_pkt),
                                                 offsetof(union MESAPI__ADD_QUEUE, 
                                                         api_status));
    
    if (r) {
        dev_err(mes->adev->dev, "Failed to add queue to MES: %d\n", r);
        return r;
    }
    
    // 6. æ£€æŸ¥MESè¿”å›çš„çŠ¶æ€
    if (mes_add_queue_pkt.api_status.api_completion_fence_value !=
        AMDGPU_MES_STATUS_SUCCESS) {
        dev_err(mes->adev->dev, 
                "MES add queue failed with status: 0x%x\n",
                mes_add_queue_pkt.api_status.api_completion_fence_value);
        return -EINVAL;
    }
    
    return 0;
}
```

### 2.2 å¡«å……ADD_QUEUE Packet

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static void mes_v12_0_fill_add_queue_packet(
    struct mes_add_queue_input *input,
    union MESAPI__ADD_QUEUE *pkt)
{
    // Packet header
    pkt->header.type = MES_API_TYPE_SCHEDULER;
    pkt->header.opcode = MES_SCH_API_ADD_QUEUE;
    pkt->header.dwsize = sizeof(*pkt) / 4;
    
    // Processä¿¡æ¯
    pkt->process_id = input->process_id;
    pkt->page_table_base_addr = input->page_table_base_addr;
    pkt->process_va_start = input->process_va_start;
    pkt->process_va_end = input->process_va_end;
    pkt->process_quantum = input->process_quantum;
    pkt->process_context_addr = input->process_context_addr;
    
    // Gangè°ƒåº¦ä¿¡æ¯ï¼ˆMI300ç­‰æ–°æ¶æ„ï¼‰
    pkt->gang_context_addr = input->gang_context_addr;
    pkt->inprocess_gang_priority = input->inprocess_gang_priority;
    pkt->gang_global_priority_level = input->gang_global_priority_level;
    
    // Queueä¿¡æ¯
    pkt->queue_type = convert_to_mes_queue_type(input->queue_type);
    pkt->mqd_addr = input->mqd_addr;
    pkt->wptr_addr = input->wptr_addr;
    pkt->queue_size = input->queue_size;
    pkt->doorbell_offset = input->doorbell_offset;
    
    // GDS (Global Data Share)
    pkt->gds_base = input->gds_base;
    pkt->gds_size = input->gds_size;
    pkt->gws_base = input->gws_base;
    pkt->gws_size = input->gws_size;
    pkt->oa_mask = input->oa_mask;
    
    // è°ƒè¯•å’Œtrace
    pkt->trap_handler_addr = input->tba_addr;
    pkt->tma_addr = input->tma_addr;
    
    // å…¶ä»–æ ‡å¿—
    pkt->is_kfd_process = input->is_kfd_process;
    pkt->is_aql_queue = (input->queue_type == MES_QUEUE_TYPE_COMPUTE_AQL);
}
```

### 2.3 MES Packetç»“æ„

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
// MES ADD_QUEUE API packetç»“æ„
union MESAPI__ADD_QUEUE {
    struct {
        // Header (4 DWords)
        union MES_API_HEADER header;
        
        // Processä¿¡æ¯
        uint32_t process_id;
        uint64_t page_table_base_addr;
        uint64_t process_va_start;
        uint64_t process_va_end;
        uint64_t process_quantum;
        uint64_t process_context_addr;
        
        // Gangä¿¡æ¯
        uint64_t gang_context_addr;
        uint32_t inprocess_gang_priority;
        uint32_t gang_global_priority_level;
        
        // Queueä¿¡æ¯
        uint32_t queue_type;              // Compute/SDMAç­‰
        uint64_t mqd_addr;                // MQDåœ°å€
        uint64_t wptr_addr;               // å†™æŒ‡é’ˆåœ°å€
        uint32_t queue_size;              // Queueå¤§å°
        uint64_t doorbell_offset;         // Doorbellåç§»
        
        // GDSä¿¡æ¯
        uint32_t gds_base;
        uint32_t gds_size;
        uint32_t gws_base;
        uint32_t gws_size;
        uint32_t oa_mask;
        
        // Trap handler
        uint64_t trap_handler_addr;
        uint64_t tma_addr;
        
        // æ ‡å¿—
        uint32_t is_kfd_process;
        uint32_t is_aql_queue;
        uint32_t is_tmz_queue;
        
        // Reserved
        uint32_t reserved[10];
        
        // API status (MESå¡«å……)
        struct MES_API_STATUS api_status;
    };
    
    uint32_t max_dwords[API_FRAME_SIZE_IN_DWORDS];
};
```

---

## 3ï¸âƒ£ MES Ringå’ŒPacketæäº¤

### 3.1 MES Ringåˆå§‹åŒ–

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static int mes_v12_0_ring_init(struct amdgpu_device *adev)
{
    struct amdgpu_mes *mes = &adev->mes;
    struct amdgpu_ring *ring;
    int i, r;
    
    // ä¸ºæ¯ä¸ªMES pipeåˆå§‹åŒ–ä¸€ä¸ªring
    for (i = 0; i < AMDGPU_MAX_MES_PIPES; i++) {
        ring = &mes->ring[i];
        
        // è®¾ç½®ringç±»å‹
        ring->ring_obj = NULL;
        ring->use_doorbell = true;
        ring->doorbell_index = (adev->doorbell_index.mes_ring0 << 1) + i;
        
        // è®¾ç½®ringå‡½æ•°æŒ‡é’ˆ
        ring->funcs = &mes_v12_0_ring_funcs;
        
        // åˆå§‹åŒ–ring
        r = amdgpu_ring_init(adev, ring, 1024,
                           &mes->mes_irq, 0);
        if (r) {
            dev_err(adev->dev, "Failed to init MES ring %d\n", i);
            return r;
        }
    }
    
    return 0;
}
```

### 3.2 æäº¤Packetåˆ°MES Ring

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static int mes_v12_0_submit_pkt_and_poll_completion(
    struct amdgpu_mes *mes,
    int pipe,
    void *pkt,
    int size,
    int api_status_off)
{
    struct amdgpu_ring *ring = &mes->ring[pipe];
    struct amdgpu_device *adev = mes->adev;
    union MESAPI__ADD_QUEUE *x_pkt = pkt;
    signed long timeout = 3000000;  // 3ç§’è¶…æ—¶
    int r;
    
    // 1. é”å®šring
    r = amdgpu_ring_lock(ring, (size + 7) / 4);
    if (r) {
        dev_err(adev->dev, "Failed to lock MES ring\n");
        return r;
    }
    
    // 2. è®¾ç½®fenceï¼ˆç”¨äºåŒæ­¥ï¼‰
    x_pkt->api_status.api_completion_fence_addr = mes->mes_ctx_gpu_addr +
        offsetof(struct amdgpu_mes_ctx, api_completion_fence);
    x_pkt->api_status.api_completion_fence_value = ++mes->api_fence_value;
    
    // 3. å†™å…¥packetåˆ°ring
    // ä½¿ç”¨ringçš„write_multipleå‡½æ•°
    amdgpu_ring_write_multiple(ring, pkt, size / 4);
    
    // 4. æäº¤ringï¼ˆå†™å…¥doorbellï¼Œé€šçŸ¥MESï¼‰
    amdgpu_ring_commit(ring);
    
    // 5. è§£é”ring
    amdgpu_ring_unlock(ring);
    
    // 6. è½®è¯¢ç­‰å¾…MESå®Œæˆ
    // MESå®Œæˆåä¼šæ›´æ–°api_completion_fence
    r = mes_v12_0_poll_api_status(mes,
                                  x_pkt->api_status.api_completion_fence_value,
                                  timeout);
    if (r) {
        dev_err(adev->dev, "MES API timeout\n");
        return r;
    }
    
    return 0;
}
```

### 3.3 è½®è¯¢MESå®ŒæˆçŠ¶æ€

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static int mes_v12_0_poll_api_status(struct amdgpu_mes *mes,
                                     uint64_t fence_value,
                                     signed long timeout)
{
    volatile uint64_t *fence_ptr = 
        (volatile uint64_t *)(mes->mes_ctx_cpu_ptr +
                             offsetof(struct amdgpu_mes_ctx,
                                     api_completion_fence));
    
    signed long wait_time = timeout;
    
    // è½®è¯¢ç­‰å¾…fenceå€¼æ›´æ–°
    while (*fence_ptr != fence_value && wait_time > 0) {
        usleep_range(10, 100);  // ä¼‘çœ 10-100å¾®ç§’
        wait_time -= 10;
    }
    
    if (*fence_ptr != fence_value) {
        dev_err(mes->adev->dev,
                "MES API timeout: expected 0x%llx, got 0x%llx\n",
                fence_value, *fence_ptr);
        return -ETIMEDOUT;
    }
    
    return 0;
}
```

### 3.4 amdgpu_ring_commit - æäº¤åˆ°ç¡¬ä»¶

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/amdgpu_ring.c`

```c
void amdgpu_ring_commit(struct amdgpu_ring *ring)
{
    uint32_t count;
    
    // 1. è®¡ç®—å†™å…¥çš„å‘½ä»¤æ•°
    count = ring->wptr & ring->buf_mask;
    
    // 2. CPUå†…å­˜å±éšœï¼ˆç¡®ä¿å‘½ä»¤å¯è§ï¼‰
    mb();
    
    // 3. å†™å…¥ringçš„wptr
    amdgpu_ring_set_wptr(ring);
    
    // 4. å¦‚æœä½¿ç”¨doorbellï¼Œå†™å…¥doorbellå¯„å­˜å™¨
    // è¿™ä¼šé€šçŸ¥ç¡¬ä»¶æœ‰æ–°å‘½ä»¤
    if (ring->use_doorbell) {
        // è®¡ç®—doorbellåœ°å€
        uint32_t *doorbell = (uint32_t *)(ring->adev->doorbell.ptr + 
                                         ring->doorbell_index);
        
        // å†™å…¥doorbellï¼ˆè§¦å‘ç¡¬ä»¶ï¼‰
        WRITE_ONCE(*doorbell, ring->wptr);
    }
}
```

---

## 4ï¸âƒ£ MES Ringç±»å‹å’Œå‡½æ•°

### 4.1 MES Ringå‡½æ•°æŒ‡é’ˆè¡¨

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdgpu/mes_v12_0.c`

```c
static const struct amdgpu_ring_funcs mes_v12_0_ring_funcs = {
    .type = AMDGPU_RING_TYPE_MES,          // Ringç±»å‹ï¼šMES
    .align_mask = 1,
    .nop = 0,                               // NOPå‘½ä»¤
    .support_64bit_ptrs = true,
    .get_rptr = mes_v12_0_ring_get_rptr,
    .get_wptr = mes_v12_0_ring_get_wptr,
    .set_wptr = mes_v12_0_ring_set_wptr,
    .emit_frame_size = 8,                   // æ¯ä¸ªå‘½ä»¤çš„å¤§å°
    .emit_ib_size = 7,
    .emit_ib = mes_v12_0_ring_emit_ib,
    .emit_fence = mes_v12_0_ring_emit_fence,
    .test_ring = mes_v12_0_ring_test_ring,
    .test_ib = mes_v12_0_ring_test_ib,
    .insert_nop = mes_v12_0_ring_insert_nop,
    .pad_ib = amdgpu_ring_generic_pad_ib,
    .emit_wreg = mes_v12_0_ring_emit_wreg,
    .emit_reg_wait = mes_v12_0_ring_emit_reg_wait,
    .emit_reg_write_reg_wait = mes_v12_0_ring_emit_reg_write_reg_wait,
};
```

**å…³é”®å‘ç°**:
- âœ… MES Ringçš„ç±»å‹æ˜¯ `AMDGPU_RING_TYPE_MES`
- âœ… ä¸æ˜¯Compute Ringæˆ–SDMA Ring
- âœ… ä¸“é—¨ç”¨äºMESç®¡ç†å‘½ä»¤

---

## 5ï¸âƒ£ Doorbellæœºåˆ¶æ·±å…¥

### 5.1 Doorbellæ˜ å°„

åœ¨KFDåˆ›å»ºqueueæ—¶ï¼Œä¼šåˆ†é…doorbellåç§»ï¼š

**æ–‡ä»¶**: `ROCm_keyDriver/kfd-amdgpu-debug-20260106/amd/amdkfd/kfd_doorbell.c`

```c
uint64_t kfd_get_doorbell_dw_offset_in_bar(struct kfd_node *dev,
                                           struct kfd_process_device *pdd,
                                           struct queue *q)
{
    // è®¡ç®—doorbellåœ¨BARç©ºé—´ä¸­çš„åç§»
    uint64_t doorbell_id = q->doorbell_id;
    uint64_t offset;
    
    // doorbell_id * doorbell_size
    offset = doorbell_id * dev->device_info.doorbell_size;
    
    // åŠ ä¸Šè¿›ç¨‹çš„doorbellåŸºåœ°å€
    offset += pdd->doorbell_index * dev->device_info.doorbell_size;
    
    return offset;
}
```

### 5.2 ç”¨æˆ·ç©ºé—´mmap Doorbell

åœ¨HSA Runtimeä¸­ï¼ˆå‰é¢å·²ç»çœ‹åˆ°ï¼‰ï¼š

```cpp
// æ˜ å°„doorbellåˆ°ç”¨æˆ·ç©ºé—´
void* doorbell_ptr = mmap(
    NULL,
    sizeof(uint64_t),
    PROT_READ | PROT_WRITE,
    MAP_SHARED,
    kfd_fd,
    doorbell_offset  // è¿™æ˜¯KFDè¿”å›çš„åç§»
);

// ç”¨æˆ·ç©ºé—´å¯ä»¥ç›´æ¥å†™å…¥ï¼
*doorbell_ptr = write_index;
```

### 5.3 ç¡¬ä»¶æ£€æµ‹Doorbell

```
ç”¨æˆ·ç©ºé—´å†™å…¥doorbell
    â†“
å†™å…¥åˆ°æ˜ å°„çš„å†…å­˜åœ°å€
    â†“
é€šè¿‡PCIe BARæ˜ å°„åˆ°GPUçš„doorbellå¯„å­˜å™¨
    â†“
GPUç¡¬ä»¶å®æ—¶ç›‘æ§doorbellå¯„å­˜å™¨
    â†“
æ£€æµ‹åˆ°æ›´æ–°ï¼Œè§¦å‘MESç¡¬ä»¶è°ƒåº¦å™¨
    â†“
MESä»AQL Queueè¯»å–packet
    â†“
è§£æpacketï¼Œè°ƒåº¦kernelæ‰§è¡Œ
```

---

## 6ï¸âƒ£ MESç¡¬ä»¶è°ƒåº¦æµç¨‹

### 6.1 MESæ£€æµ‹Doorbellæ›´æ–°

```
ç¡¬ä»¶å±‚é¢ï¼ˆæ— è½¯ä»¶ä»£ç ï¼Œçº¯ç¡¬ä»¶é€»è¾‘ï¼‰:

MESç¡¬ä»¶è°ƒåº¦å™¨æŒç»­ç›‘æ§:
  â†“
æ£€æµ‹åˆ°Doorbellå¯„å­˜å™¨æ›´æ–°
  â†“
æ ¹æ®Doorbell IDå®šä½åˆ°å¯¹åº”çš„Queue
  â†“
è¯»å–Queueçš„MQDï¼ˆMemory Queue Descriptorï¼‰
  â†“
ä»MQDè·å–:
  - QueueåŸºåœ°å€
  - å½“å‰read_ptr
  - Queueå¤§å°
  â†“
è®¡ç®—packetåœ°å€:
  packet_addr = queue_base + (read_ptr % queue_size) * 64
  â†“
ä»GPUå†…å­˜è¯»å–AQL packetï¼ˆ64å­—èŠ‚ï¼‰
  â†“
è§£æpacket header:
  - type = 2: Kernel Dispatch
  - type = 1: Barrier
  - type = 3: Agent Dispatch
  â†“
å¦‚æœæ˜¯Kernel Dispatch:
  æå–kernelä¿¡æ¯:
    - gridå¤§å°
    - workgroupå¤§å°
    - kernelä»£ç åœ°å€
    - kernelå‚æ•°åœ°å€
  â†“
  åˆ†é…GPUèµ„æº:
    - é€‰æ‹©Compute Unit (CU)
    - åˆ†é…LDS (Local Data Share)
    - åˆ†é…VGPR/SGPR
  â†“
  è°ƒåº¦kernelåˆ°CUæ‰§è¡Œ
  â†“
  æ›´æ–°read_ptr
  â†“
  ç»§ç»­æ£€æŸ¥æ˜¯å¦æœ‰æ›´å¤špacket
```

### 6.2 ä»è½¯ä»¶è§’åº¦çœ‹MES

```
è½¯ä»¶è§†è§’:

1. Queueåˆ›å»ºé˜¶æ®µ:
   KFD Driver â†’ MES Ring â†’ ADD_QUEUEå‘½ä»¤
   MESç¡¬ä»¶è®°å½•Queueä¿¡æ¯ï¼ˆä»MQDï¼‰

2. Kernelæäº¤é˜¶æ®µ:
   ç”¨æˆ·ç©ºé—´ â†’ å†™AQL packet â†’ å†™doorbell
   ï¼ˆæ— éœ€è½¯ä»¶å‚ä¸ï¼‰
   
3. Kernelæ‰§è¡Œé˜¶æ®µ:
   MESç¡¬ä»¶è‡ªåŠ¨:
     - æ£€æµ‹doorbell
     - è¯»å–packet
     - è°ƒåº¦æ‰§è¡Œ
     - æ›´æ–°completion signal

è½¯ä»¶æ— æ„ŸçŸ¥ï¼Œå®Œå…¨ç”±ç¡¬ä»¶å¤„ç†ï¼
```

---

## 7ï¸âƒ£ å…³é”®æ•°æ®ç»“æ„

### 7.1 mes_add_queue_input

```c
// KFDä¼ é€’ç»™MESçš„queueä¿¡æ¯
struct mes_add_queue_input {
    uint32_t process_id;                  // è¿›ç¨‹ID (PASID)
    uint64_t page_table_base_addr;        // é¡µè¡¨åŸºåœ°å€
    uint64_t process_va_start;            // è¿›ç¨‹è™šæ‹Ÿåœ°å€èµ·å§‹
    uint64_t process_va_end;              // è¿›ç¨‹è™šæ‹Ÿåœ°å€ç»“æŸ
    uint64_t process_quantum;             // è¿›ç¨‹æ—¶é—´ç‰‡
    uint64_t process_context_addr;        // è¿›ç¨‹contextåœ°å€
    uint64_t gang_context_addr;           // Gang contextåœ°å€
    
    uint32_t queue_type;                  // Queueç±»å‹
    uint64_t mqd_addr;                    // MQDåœ°å€
    uint64_t wptr_addr;                   // å†™æŒ‡é’ˆåœ°å€
    uint32_t queue_size;                  // Queueå¤§å°
    uint64_t doorbell_offset;             // Doorbellåç§»
    
    uint32_t gds_base;                    // GDSåŸºåœ°å€
    uint32_t gds_size;                    // GDSå¤§å°
    // ... å…¶ä»–å­—æ®µ
};
```

### 7.2 MES Queueç±»å‹

```c
enum mes_queue_type {
    MES_QUEUE_TYPE_GFX,
    MES_QUEUE_TYPE_COMPUTE,
    MES_QUEUE_TYPE_COMPUTE_AQL,           // æˆ‘ä»¬ä½¿ç”¨çš„ç±»å‹
    MES_QUEUE_TYPE_SDMA,
    MES_QUEUE_TYPE_SDMA_XGMI,
};
```

---

## 8ï¸âƒ£ æµç¨‹å›¾

```
KFD Driver: create_queue_mes()
  â”‚
  â”‚ å‡†å¤‡ mes_add_queue_input
  â†“
è°ƒç”¨ mes->funcs->add_hw_queue()
  â†“
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
AMDGPU Driver: mes_v12_0_add_hw_queue()
  â”‚
  â”‚ 1. è½¬æ¢queueç±»å‹
  â”‚ 2. é€‰æ‹©MES pipe
  â”‚ 3. å¡«å……ADD_QUEUE packet
  â†“
mes_v12_0_submit_pkt_and_poll_completion()
  â”‚
  â”‚ 1. é”å®šMES ring
  â”‚ 2. è®¾ç½®completion fence
  â”‚ 3. å†™å…¥packetåˆ°ring
  â†“
amdgpu_ring_commit()
  â”‚
  â”‚ 1. å†…å­˜å±éšœ
  â”‚ 2. æ›´æ–°ring->wptr
  â”‚ 3. å†™å…¥doorbellå¯„å­˜å™¨  â† è§¦å‘ç¡¬ä»¶ï¼
  â†“
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
ç¡¬ä»¶å±‚: MESç¡¬ä»¶è°ƒåº¦å™¨

æ£€æµ‹åˆ°MES Ringçš„doorbellæ›´æ–°
  â†“
ä»MES Ringè¯»å–ADD_QUEUE packet
  â†“
è§£æpacketï¼Œæå–queueä¿¡æ¯
  â†“
ä»MQDè¯»å–queueè¯¦ç»†é…ç½®
  â†“
æ³¨å†Œqueueåˆ°MESè°ƒåº¦è¡¨
  â†“
è®¾ç½®completion fenceï¼ˆé€šçŸ¥è½¯ä»¶ï¼‰
  â†“
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
è¿”å›è·¯å¾„:

mes_v12_0_poll_api_status()
  â”‚ è½®è¯¢completion fence
  â†“
Queueåˆ›å»ºå®Œæˆ
  â†“
è¿”å›KFD Driver
```

---

## 9ï¸âƒ£ å…³é”®ä»£ç ä½ç½®æ€»ç»“

| åŠŸèƒ½ | æ–‡ä»¶è·¯å¾„ | å…³é”®å‡½æ•° |
|------|---------|---------|
| MESåˆå§‹åŒ– | `amdgpu/mes_v12_0.c` | `mes_v12_0_init()` |
| add_hw_queueå…¥å£ | `amdgpu/mes_v12_0.c` | `mes_v12_0_add_hw_queue()` |
| å¡«å……MES packet | `amdgpu/mes_v12_0.c` | `mes_v12_0_fill_add_queue_packet()` |
| æäº¤packet | `amdgpu/mes_v12_0.c` | `mes_v12_0_submit_pkt_and_poll_completion()` |
| Ring commit | `amdgpu/amdgpu_ring.c` | `amdgpu_ring_commit()` |
| è½®è¯¢å®Œæˆ | `amdgpu/mes_v12_0.c` | `mes_v12_0_poll_api_status()` |
| Doorbellç®¡ç† | `amdkfd/kfd_doorbell.c` | `kfd_get_doorbell_dw_offset_in_bar()` |
| MES Ringå‡½æ•° | `amdgpu/mes_v12_0.c` | `mes_v12_0_ring_funcs` |

---

## ğŸ”Ÿ å…³é”®å‘ç°

### 10.1 ä¸¤ç§Doorbellç”¨é€”

**MES Ringçš„Doorbell** (Queueåˆ›å»ºæ—¶ä½¿ç”¨):
```
KFD â†’ å‡†å¤‡ADD_QUEUEå‘½ä»¤
    â†“
å†™å…¥MES Ring
    â†“
å†™å…¥MES Ringçš„doorbell
    â†“
MESç¡¬ä»¶æ£€æµ‹ï¼Œå¤„ç†ADD_QUEUEå‘½ä»¤
    â†“
æ³¨å†ŒQueueåˆ°MES
```

**AQL Queueçš„Doorbell** (Kernelæäº¤æ—¶ä½¿ç”¨):
```
ç”¨æˆ·ç©ºé—´ â†’ å†™AQL packet
         â†“
         å†™å…¥AQL Queueçš„doorbell
         â†“
         MESç¡¬ä»¶æ£€æµ‹
         â†“
         ä»AQL Queueè¯»å–packet
         â†“
         è°ƒåº¦kernelæ‰§è¡Œ
```

### 10.2 MES Ring vs AQL Queue

| ç‰¹æ€§ | MES Ring | AQL Queue |
|------|---------|----------|
| ç”¨é€” | MESç®¡ç†å‘½ä»¤ | Kernelæäº¤ |
| å‘½ä»¤ç±»å‹ | ADD_QUEUE, REMOVE_QUEUEç­‰ | Kernel Dispatch |
| è®¿é—®è€… | KFDé©±åŠ¨ï¼ˆå†…æ ¸ç©ºé—´ï¼‰ | ç”¨æˆ·ç©ºé—´ï¼ˆHSA Runtimeï¼‰ |
| é¢‘ç‡ | ä½ï¼ˆQueueåˆ›å»º/é”€æ¯æ—¶ï¼‰ | é«˜ï¼ˆæ¯æ¬¡kernelå¯åŠ¨ï¼‰ |
| Ringç±»å‹ | AMDGPU_RING_TYPE_MES | ä¸æ˜¯Ringï¼Œæ˜¯Queue |

### 10.3 ä¸ºä»€ä¹ˆDoorbellæœºåˆ¶é«˜æ•ˆï¼Ÿ

1. **é›¶ç³»ç»Ÿè°ƒç”¨**:
   - Kernelæäº¤æ—¶æ— éœ€è¿›å…¥å†…æ ¸
   - ç›´æ¥å†™å…¥æ˜ å°„çš„doorbell

2. **ç¡¬ä»¶ç›´æ¥å¤„ç†**:
   - MESç¡¬ä»¶ç›‘æ§doorbell
   - æ— éœ€è½¯ä»¶ä¸­ä»‹

3. **å¹¶è¡Œå¤„ç†**:
   - å¤šä¸ªQueueå¯ä»¥åŒæ—¶æäº¤
   - MESç¡¬ä»¶å¹¶è¡Œè°ƒåº¦

---

## 1ï¸âƒ£1ï¸âƒ£ ä¸‹ä¸€æ­¥

åœ¨æœ€åä¸€ç« ï¼Œæˆ‘ä»¬å°†è¯¦ç»†ä»‹ç»ï¼š
- AQL Packetçš„å®Œæ•´æ ¼å¼
- å…³é”®æ•°æ®ç»“æ„çš„è¯¦ç»†å®šä¹‰
- Contextã€Entityç­‰æ¦‚å¿µçš„æ·±å…¥ç†è§£

ç»§ç»­é˜…è¯»: [KERNEL_TRACE_05_DATA_STRUCTURES.md](./KERNEL_TRACE_05_DATA_STRUCTURES.md)


