#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5569e4a40fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5569e4a352a0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
L_0x5569e4a7bf70 .functor BUFZ 32, v0x5569e4a60980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569e4a7bfe0 .functor BUFZ 32, L_0x5569e4a7bb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569e4a668e0_0 .net "DataAdr", 31 0, L_0x5569e4a7b620;  1 drivers
v0x5569e4a66a50_0 .net "Instr", 31 0, L_0x5569e4a7bfe0;  1 drivers
v0x5569e4a66b30_0 .net "MemWrite", 0 0, L_0x5569e4a67410;  1 drivers
v0x5569e4a66bd0_0 .net "PC", 31 0, L_0x5569e4a7bf70;  1 drivers
v0x5569e4a66c90_0 .net "WriteData", 31 0, L_0x5569e4a68020;  1 drivers
v0x5569e4a66d50_0 .var "clk", 0 0;
v0x5569e4a66df0_0 .net "funct3", 2 0, L_0x5569e4a7c140;  1 drivers
v0x5569e4a66ed0_0 .net "opcode", 6 0, L_0x5569e4a7c050;  1 drivers
v0x5569e4a66fb0 .array "registers", 0 31, 31 0;
v0x5569e4a67100_0 .var "reset", 0 0;
E_0x5569e4983d20 .event negedge, v0x5569e4a59230_0;
L_0x5569e4a7c050 .part L_0x5569e4a7bfe0, 0, 7;
L_0x5569e4a7c140 .part L_0x5569e4a7bfe0, 12, 3;
S_0x5569e4a2bc80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 24, 3 24 0, S_0x5569e4a352a0;
 .timescale 0 0;
v0x5569e4a36930_0 .var/2s "i", 31 0;
S_0x5569e4a57d00 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 137, 3 137 0, S_0x5569e4a352a0;
 .timescale 0 0;
v0x5569e4a22120_0 .var/2s "i", 31 0;
S_0x5569e4a57ef0 .scope begin, "$unm_blk_19" "$unm_blk_19" 3 44, 3 44 0, S_0x5569e4a352a0;
 .timescale 0 0;
v0x5569e4a583b0_0 .var/str "instr_name";
v0x5569e4a58490_0 .var "rd", 4 0;
v0x5569e4a58570_0 .var "rs1", 4 0;
v0x5569e4a58630_0 .var "rs2", 4 0;
S_0x5569e4a580d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 117, 3 117 0, S_0x5569e4a57ef0;
 .timescale 0 0;
v0x5569e4a582b0_0 .var/2s "i", 31 0;
S_0x5569e4a58710 .scope module, "dut" "top" 3 9, 4 2 0, S_0x5569e4a352a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x5569e4a65fc0_0 .net "DataAdr", 31 0, L_0x5569e4a7b620;  alias, 1 drivers
v0x5569e4a660a0_0 .net "Instr", 31 0, L_0x5569e4a7bb70;  1 drivers
v0x5569e4a66160_0 .net "MemWrite", 0 0, L_0x5569e4a67410;  alias, 1 drivers
v0x5569e4a66290_0 .net "PC", 31 0, v0x5569e4a60980_0;  1 drivers
v0x5569e4a66330_0 .net "ReadData", 31 0, L_0x5569e4a7beb0;  1 drivers
v0x5569e4a66480_0 .net "WriteData", 31 0, L_0x5569e4a68020;  alias, 1 drivers
v0x5569e4a665d0_0 .net "clk", 0 0, v0x5569e4a66d50_0;  1 drivers
v0x5569e4a66670_0 .net "funct3", 2 0, L_0x5569e4a7bc30;  1 drivers
v0x5569e4a66730_0 .net "reset", 0 0, v0x5569e4a67100_0;  1 drivers
L_0x5569e4a7bc30 .part L_0x5569e4a7bb70, 12, 3;
S_0x5569e4a588f0 .scope module, "dmem" "dmem" 4 30, 5 92 0, S_0x5569e4a58710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 32 "rd";
L_0x5569e4a7beb0 .functor BUFZ 32, L_0x5569e4a7bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569e4a58ed0 .array "RAM", 255 0, 31 0;
v0x5569e4a58fb0_0 .net *"_ivl_0", 31 0, L_0x5569e4a7bd20;  1 drivers
v0x5569e4a59090_0 .net *"_ivl_3", 29 0, L_0x5569e4a7bdc0;  1 drivers
v0x5569e4a59150_0 .net "a", 31 0, L_0x5569e4a7b620;  alias, 1 drivers
v0x5569e4a59230_0 .net "clk", 0 0, v0x5569e4a66d50_0;  alias, 1 drivers
v0x5569e4a59340_0 .net "funct3", 2 0, L_0x5569e4a7bc30;  alias, 1 drivers
v0x5569e4a59420_0 .net "rd", 31 0, L_0x5569e4a7beb0;  alias, 1 drivers
v0x5569e4a59500_0 .net "wd", 31 0, L_0x5569e4a68020;  alias, 1 drivers
v0x5569e4a595e0_0 .net "we", 0 0, L_0x5569e4a67410;  alias, 1 drivers
E_0x5569e4983a50 .event posedge, v0x5569e4a59230_0;
L_0x5569e4a7bd20 .array/port v0x5569e4a58ed0, L_0x5569e4a7bdc0;
L_0x5569e4a7bdc0 .part L_0x5569e4a7b620, 2, 30;
S_0x5569e4a58bd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 103, 5 103 0, S_0x5569e4a588f0;
 .timescale 0 0;
v0x5569e4a58dd0_0 .var/2s "i", 31 0;
S_0x5569e4a59760 .scope module, "imem" "imem" 4 23, 6 2 0, S_0x5569e4a58710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5569e4a7bb70 .functor BUFZ 32, L_0x5569e4a7b9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569e4a59c10 .array "RAM", 63 0, 31 0;
v0x5569e4a59cf0_0 .net *"_ivl_0", 31 0, L_0x5569e4a7b9e0;  1 drivers
v0x5569e4a59dd0_0 .net *"_ivl_3", 29 0, L_0x5569e4a7ba80;  1 drivers
v0x5569e4a59e90_0 .net "a", 31 0, v0x5569e4a60980_0;  alias, 1 drivers
v0x5569e4a59f70_0 .net "rd", 31 0, L_0x5569e4a7bb70;  alias, 1 drivers
L_0x5569e4a7b9e0 .array/port v0x5569e4a59c10, L_0x5569e4a7ba80;
L_0x5569e4a7ba80 .part v0x5569e4a60980_0, 2, 30;
S_0x5569e4a59910 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 11, 6 11 0, S_0x5569e4a59760;
 .timescale 0 0;
v0x5569e4a59b10_0 .var/2s "i", 31 0;
S_0x5569e4a5a100 .scope module, "rvsingle" "riscv_single" 4 12, 7 1 0, S_0x5569e4a58710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x5569e4a65010_0 .net "ALUControl", 2 0, v0x5569e4a5a860_0;  1 drivers
v0x5569e4a650f0_0 .net "ALUResult", 31 0, L_0x5569e4a7b620;  alias, 1 drivers
v0x5569e4a651b0_0 .net "ALUSrc", 0 0, L_0x5569e4a67370;  1 drivers
v0x5569e4a652e0_0 .net "ImmSrc", 1 0, L_0x5569e4a672d0;  1 drivers
v0x5569e4a65410_0 .net "Instr", 31 0, L_0x5569e4a7bb70;  alias, 1 drivers
v0x5569e4a654d0_0 .net "Jump", 0 0, L_0x5569e4a67760;  1 drivers
v0x5569e4a655c0_0 .net "MemWrite", 0 0, L_0x5569e4a67410;  alias, 1 drivers
v0x5569e4a65660_0 .net "PC", 31 0, v0x5569e4a60980_0;  alias, 1 drivers
v0x5569e4a65720_0 .net "PCSrc", 0 0, L_0x5569e4a67b40;  1 drivers
v0x5569e4a65850_0 .net "ReadData", 31 0, L_0x5569e4a7beb0;  alias, 1 drivers
v0x5569e4a65910_0 .net "RegWrite", 0 0, L_0x5569e4a67230;  1 drivers
v0x5569e4a65a40_0 .net "ResultSrc", 1 0, L_0x5569e4a67540;  1 drivers
v0x5569e4a65b90_0 .net "WriteData", 31 0, L_0x5569e4a68020;  alias, 1 drivers
v0x5569e4a65c50_0 .net "Zero", 0 0, v0x5569e4a5d3f0_0;  1 drivers
v0x5569e4a65cf0_0 .net "clk", 0 0, v0x5569e4a66d50_0;  alias, 1 drivers
v0x5569e4a65e20_0 .net "reset", 0 0, v0x5569e4a67100_0;  alias, 1 drivers
L_0x5569e4a67cf0 .part L_0x5569e4a7bb70, 0, 7;
L_0x5569e4a67e40 .part L_0x5569e4a7bb70, 12, 3;
L_0x5569e4a67ee0 .part L_0x5569e4a7bb70, 30, 1;
S_0x5569e4a5a330 .scope module, "c" "controller" 7 13, 8 2 0, S_0x5569e4a5a100;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0x5569e4a67ab0 .functor AND 1, L_0x5569e4a675e0, v0x5569e4a5d3f0_0, C4<1>, C4<1>;
L_0x5569e4a67b40 .functor OR 1, L_0x5569e4a67ab0, L_0x5569e4a67760, C4<0>, C4<0>;
v0x5569e4a5bcf0_0 .net "ALUControl", 2 0, v0x5569e4a5a860_0;  alias, 1 drivers
v0x5569e4a5be00_0 .net "ALUOp", 1 0, L_0x5569e4a676c0;  1 drivers
v0x5569e4a5bea0_0 .net "ALUSrc", 0 0, L_0x5569e4a67370;  alias, 1 drivers
v0x5569e4a5bf70_0 .net "Branch", 0 0, L_0x5569e4a675e0;  1 drivers
v0x5569e4a5c040_0 .net "ImmSrc", 1 0, L_0x5569e4a672d0;  alias, 1 drivers
v0x5569e4a5c130_0 .net "Jump", 0 0, L_0x5569e4a67760;  alias, 1 drivers
v0x5569e4a5c200_0 .net "MemWrite", 0 0, L_0x5569e4a67410;  alias, 1 drivers
v0x5569e4a5c2f0_0 .net "PCSrc", 0 0, L_0x5569e4a67b40;  alias, 1 drivers
v0x5569e4a5c390_0 .net "RegWrite", 0 0, L_0x5569e4a67230;  alias, 1 drivers
v0x5569e4a5c4c0_0 .net "ResultSrc", 1 0, L_0x5569e4a67540;  alias, 1 drivers
v0x5569e4a5c590_0 .net "Zero", 0 0, v0x5569e4a5d3f0_0;  alias, 1 drivers
v0x5569e4a5c630_0 .net *"_ivl_2", 0 0, L_0x5569e4a67ab0;  1 drivers
v0x5569e4a5c6d0_0 .net "funct3", 2 0, L_0x5569e4a67e40;  1 drivers
v0x5569e4a5c770_0 .net "funct7b5", 0 0, L_0x5569e4a67ee0;  1 drivers
v0x5569e4a5c810_0 .net "op", 6 0, L_0x5569e4a67cf0;  1 drivers
L_0x5569e4a67a10 .part L_0x5569e4a67cf0, 5, 1;
S_0x5569e4a5a640 .scope module, "ad" "aludec" 8 31, 9 2 0, S_0x5569e4a5a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
L_0x5569e4a67980 .functor AND 1, L_0x5569e4a67ee0, L_0x5569e4a67a10, C4<1>, C4<1>;
v0x5569e4a5a860_0 .var "ALUControl", 2 0;
v0x5569e4a5a960_0 .net "ALUOp", 1 0, L_0x5569e4a676c0;  alias, 1 drivers
v0x5569e4a5aa40_0 .net "RtypeSub", 0 0, L_0x5569e4a67980;  1 drivers
v0x5569e4a5ab10_0 .net "funct3", 2 0, L_0x5569e4a67e40;  alias, 1 drivers
v0x5569e4a5abf0_0 .net "funct7b5", 0 0, L_0x5569e4a67ee0;  alias, 1 drivers
v0x5569e4a5ad00_0 .net "opb5", 0 0, L_0x5569e4a67a10;  1 drivers
E_0x5569e49bc850 .event anyedge, v0x5569e4a5a960_0, v0x5569e4a5ab10_0, v0x5569e4a5aa40_0;
S_0x5569e4a5ae60 .scope module, "md" "maindecoder" 8 18, 10 2 0, S_0x5569e4a5a330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 2 "ResultSrc";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ImmSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x5569e4a5b180_0 .net "ALUOp", 1 0, L_0x5569e4a676c0;  alias, 1 drivers
v0x5569e4a5b260_0 .net "ALUSrc", 0 0, L_0x5569e4a67370;  alias, 1 drivers
v0x5569e4a5b300_0 .net "Branch", 0 0, L_0x5569e4a675e0;  alias, 1 drivers
v0x5569e4a5b3d0_0 .net "ImmSrc", 1 0, L_0x5569e4a672d0;  alias, 1 drivers
v0x5569e4a5b4b0_0 .net "Jump", 0 0, L_0x5569e4a67760;  alias, 1 drivers
v0x5569e4a5b5c0_0 .net "MemWrite", 0 0, L_0x5569e4a67410;  alias, 1 drivers
v0x5569e4a5b660_0 .net "RegWrite", 0 0, L_0x5569e4a67230;  alias, 1 drivers
v0x5569e4a5b700_0 .net "ResultSrc", 1 0, L_0x5569e4a67540;  alias, 1 drivers
v0x5569e4a5b7e0_0 .net *"_ivl_10", 10 0, v0x5569e4a5b8c0_0;  1 drivers
v0x5569e4a5b8c0_0 .var "controls", 10 0;
v0x5569e4a5b9a0_0 .net "funct3", 2 0, L_0x5569e4a67e40;  alias, 1 drivers
v0x5569e4a5ba90_0 .net "op", 6 0, L_0x5569e4a67cf0;  alias, 1 drivers
E_0x5569e49a78e0 .event anyedge, v0x5569e4a5ba90_0, v0x5569e4a5ab10_0;
L_0x5569e4a67230 .part v0x5569e4a5b8c0_0, 10, 1;
L_0x5569e4a672d0 .part v0x5569e4a5b8c0_0, 8, 2;
L_0x5569e4a67370 .part v0x5569e4a5b8c0_0, 7, 1;
L_0x5569e4a67410 .part v0x5569e4a5b8c0_0, 6, 1;
L_0x5569e4a67540 .part v0x5569e4a5b8c0_0, 4, 2;
L_0x5569e4a675e0 .part v0x5569e4a5b8c0_0, 3, 1;
L_0x5569e4a676c0 .part v0x5569e4a5b8c0_0, 1, 2;
L_0x5569e4a67760 .part v0x5569e4a5b8c0_0, 0, 1;
S_0x5569e4a5ca40 .scope module, "dp" "datapath" 7 27, 11 2 0, S_0x5569e4a5a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
L_0x5569e4a68020 .functor BUFZ 32, L_0x5569e4a78e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569e4a7b620 .functor BUFZ 32, v0x5569e4a5d170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569e4a63700_0 .net "ALUControl", 2 0, v0x5569e4a5a860_0;  alias, 1 drivers
v0x5569e4a637e0_0 .net "ALUInputA", 31 0, L_0x5569e4a7b2b0;  1 drivers
v0x5569e4a638a0_0 .net "ALUInputB", 31 0, L_0x5569e4a7b3f0;  1 drivers
v0x5569e4a639c0_0 .net "ALUResult", 31 0, L_0x5569e4a7b620;  alias, 1 drivers
v0x5569e4a63a60_0 .net "ALUResultInternal", 31 0, v0x5569e4a5d170_0;  1 drivers
v0x5569e4a63ba0_0 .net "ALUSrc", 0 0, L_0x5569e4a67370;  alias, 1 drivers
v0x5569e4a63c40_0 .net "ImmExt", 31 0, v0x5569e4a5ee50_0;  1 drivers
v0x5569e4a63d00_0 .net "ImmSrc", 1 0, L_0x5569e4a672d0;  alias, 1 drivers
v0x5569e4a63dc0_0 .net "Instr", 31 0, L_0x5569e4a7bb70;  alias, 1 drivers
v0x5569e4a63e80_0 .net "PC", 31 0, v0x5569e4a60980_0;  alias, 1 drivers
v0x5569e4a63fb0_0 .net "PCNext", 31 0, L_0x5569e4a782e0;  1 drivers
v0x5569e4a64070_0 .net "PCPlus4", 31 0, L_0x5569e4a67f80;  1 drivers
v0x5569e4a64130_0 .net "PCSrc", 0 0, L_0x5569e4a67b40;  alias, 1 drivers
v0x5569e4a641d0_0 .net "PCTarget", 31 0, L_0x5569e4a78130;  1 drivers
v0x5569e4a642e0_0 .net "ReadData", 31 0, L_0x5569e4a7beb0;  alias, 1 drivers
v0x5569e4a643f0_0 .net "ReadData2", 31 0, L_0x5569e4a78e30;  1 drivers
v0x5569e4a644b0_0 .net "RegWrite", 0 0, L_0x5569e4a67230;  alias, 1 drivers
v0x5569e4a64660_0 .net "Result", 31 0, L_0x5569e4a7b8c0;  1 drivers
v0x5569e4a64750_0 .net "ResultSrc", 1 0, L_0x5569e4a67540;  alias, 1 drivers
v0x5569e4a64810_0 .net "SrcA", 31 0, L_0x5569e4a78720;  1 drivers
v0x5569e4a648d0_0 .net "WriteData", 31 0, L_0x5569e4a68020;  alias, 1 drivers
v0x5569e4a649c0_0 .net "Zero", 0 0, v0x5569e4a5d3f0_0;  alias, 1 drivers
v0x5569e4a64ab0_0 .net *"_ivl_13", 6 0, L_0x5569e4a7b090;  1 drivers
L_0x794bf1986330 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5569e4a64b90_0 .net/2u *"_ivl_14", 6 0, L_0x794bf1986330;  1 drivers
v0x5569e4a64c70_0 .net *"_ivl_16", 0 0, L_0x5569e4a7b130;  1 drivers
v0x5569e4a64d30_0 .net "clk", 0 0, v0x5569e4a66d50_0;  alias, 1 drivers
v0x5569e4a64dd0_0 .net "reset", 0 0, v0x5569e4a67100_0;  alias, 1 drivers
L_0x5569e4a78fd0 .part L_0x5569e4a7bb70, 15, 5;
L_0x5569e4a79070 .part L_0x5569e4a7bb70, 20, 5;
L_0x5569e4a79220 .part L_0x5569e4a7bb70, 7, 5;
L_0x5569e4a7afc0 .part L_0x5569e4a7bb70, 7, 25;
L_0x5569e4a7b090 .part L_0x5569e4a7bb70, 0, 7;
L_0x5569e4a7b130 .cmp/eq 7, L_0x5569e4a7b090, L_0x794bf1986330;
L_0x5569e4a7b2b0 .functor MUXZ 32, L_0x5569e4a78720, v0x5569e4a60980_0, L_0x5569e4a7b130, C4<>;
S_0x5569e4a5cda0 .scope module, "alu" "alu" 11 63, 12 2 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5569e4a5d040_0 .net "ALUControl", 2 0, v0x5569e4a5a860_0;  alias, 1 drivers
v0x5569e4a5d170_0 .var "ALUResult", 31 0;
v0x5569e4a5d250_0 .net "SrcA", 31 0, L_0x5569e4a7b2b0;  alias, 1 drivers
v0x5569e4a5d310_0 .net "SrcB", 31 0, L_0x5569e4a7b3f0;  alias, 1 drivers
v0x5569e4a5d3f0_0 .var "Zero", 0 0;
L_0x794bf1986378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a5d4e0_0 .net/2u *"_ivl_0", 26 0, L_0x794bf1986378;  1 drivers
v0x5569e4a5d5a0_0 .net *"_ivl_3", 4 0, L_0x5569e4a7b490;  1 drivers
v0x5569e4a5d680_0 .net "shift_amount", 31 0, L_0x5569e4a7b530;  1 drivers
E_0x5569e4a5cfb0/0 .event anyedge, v0x5569e4a5a860_0, v0x5569e4a5d250_0, v0x5569e4a5d310_0, v0x5569e4a5d680_0;
E_0x5569e4a5cfb0/1 .event anyedge, v0x5569e4a5d310_0;
E_0x5569e4a5cfb0 .event/or E_0x5569e4a5cfb0/0, E_0x5569e4a5cfb0/1;
L_0x5569e4a7b490 .part L_0x5569e4a7b3f0, 0, 5;
L_0x5569e4a7b530 .concat [ 5 27 0 0], L_0x5569e4a7b490, L_0x794bf1986378;
S_0x5569e4a5d830 .scope module, "ext" "extend" 11 47, 13 2 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5569e4a5db10_0 .net *"_ivl_1", 0 0, L_0x5569e4a792c0;  1 drivers
v0x5569e4a5dc10_0 .net *"_ivl_10", 19 0, L_0x5569e4a797e0;  1 drivers
v0x5569e4a5dcf0_0 .net *"_ivl_13", 6 0, L_0x5569e4a79bd0;  1 drivers
v0x5569e4a5ddb0_0 .net *"_ivl_15", 4 0, L_0x5569e4a79c70;  1 drivers
v0x5569e4a5de90_0 .net *"_ivl_19", 0 0, L_0x5569e4a79e50;  1 drivers
v0x5569e4a5dfc0_0 .net *"_ivl_2", 19 0, L_0x5569e4a79360;  1 drivers
v0x5569e4a5e0a0_0 .net *"_ivl_20", 19 0, L_0x5569e4a79f50;  1 drivers
v0x5569e4a5e180_0 .net *"_ivl_23", 0 0, L_0x5569e4a7a340;  1 drivers
v0x5569e4a5e260_0 .net *"_ivl_25", 5 0, L_0x5569e4a7a450;  1 drivers
v0x5569e4a5e3d0_0 .net *"_ivl_27", 3 0, L_0x5569e4a7a4f0;  1 drivers
L_0x794bf19862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569e4a5e4b0_0 .net/2u *"_ivl_28", 0 0, L_0x794bf19862a0;  1 drivers
v0x5569e4a5e590_0 .net *"_ivl_33", 0 0, L_0x5569e4a7a7f0;  1 drivers
v0x5569e4a5e670_0 .net *"_ivl_34", 11 0, L_0x5569e4a7a920;  1 drivers
v0x5569e4a5e750_0 .net *"_ivl_37", 7 0, L_0x5569e4a7ab20;  1 drivers
v0x5569e4a5e830_0 .net *"_ivl_39", 0 0, L_0x5569e4a7ac60;  1 drivers
v0x5569e4a5e910_0 .net *"_ivl_41", 9 0, L_0x5569e4a7ad00;  1 drivers
L_0x794bf19862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569e4a5e9f0_0 .net/2u *"_ivl_42", 0 0, L_0x794bf19862e8;  1 drivers
v0x5569e4a5ead0_0 .net *"_ivl_5", 11 0, L_0x5569e4a79560;  1 drivers
v0x5569e4a5ebb0_0 .net *"_ivl_9", 0 0, L_0x5569e4a79740;  1 drivers
v0x5569e4a5ec90_0 .net "b_imm", 31 0, L_0x5569e4a7a610;  1 drivers
v0x5569e4a5ed70_0 .net "i_imm", 31 0, L_0x5569e4a79600;  1 drivers
v0x5569e4a5ee50_0 .var "immext", 31 0;
v0x5569e4a5ef30_0 .net "immsrc", 1 0, L_0x5569e4a672d0;  alias, 1 drivers
v0x5569e4a5eff0_0 .net "instr", 31 7, L_0x5569e4a7afc0;  1 drivers
v0x5569e4a5f0d0_0 .net "j_imm", 31 0, L_0x5569e4a7abc0;  1 drivers
v0x5569e4a5f1b0_0 .net "s_imm", 31 0, L_0x5569e4a79d60;  1 drivers
E_0x5569e4a5da80/0 .event anyedge, v0x5569e4a5b3d0_0, v0x5569e4a5ed70_0, v0x5569e4a5f1b0_0, v0x5569e4a5ec90_0;
E_0x5569e4a5da80/1 .event anyedge, v0x5569e4a5f0d0_0;
E_0x5569e4a5da80 .event/or E_0x5569e4a5da80/0, E_0x5569e4a5da80/1;
L_0x5569e4a792c0 .part L_0x5569e4a7afc0, 24, 1;
LS_0x5569e4a79360_0_0 .concat [ 1 1 1 1], L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0;
LS_0x5569e4a79360_0_4 .concat [ 1 1 1 1], L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0;
LS_0x5569e4a79360_0_8 .concat [ 1 1 1 1], L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0;
LS_0x5569e4a79360_0_12 .concat [ 1 1 1 1], L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0;
LS_0x5569e4a79360_0_16 .concat [ 1 1 1 1], L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0, L_0x5569e4a792c0;
LS_0x5569e4a79360_1_0 .concat [ 4 4 4 4], LS_0x5569e4a79360_0_0, LS_0x5569e4a79360_0_4, LS_0x5569e4a79360_0_8, LS_0x5569e4a79360_0_12;
LS_0x5569e4a79360_1_4 .concat [ 4 0 0 0], LS_0x5569e4a79360_0_16;
L_0x5569e4a79360 .concat [ 16 4 0 0], LS_0x5569e4a79360_1_0, LS_0x5569e4a79360_1_4;
L_0x5569e4a79560 .part L_0x5569e4a7afc0, 13, 12;
L_0x5569e4a79600 .concat [ 12 20 0 0], L_0x5569e4a79560, L_0x5569e4a79360;
L_0x5569e4a79740 .part L_0x5569e4a7afc0, 24, 1;
LS_0x5569e4a797e0_0_0 .concat [ 1 1 1 1], L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740;
LS_0x5569e4a797e0_0_4 .concat [ 1 1 1 1], L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740;
LS_0x5569e4a797e0_0_8 .concat [ 1 1 1 1], L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740;
LS_0x5569e4a797e0_0_12 .concat [ 1 1 1 1], L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740;
LS_0x5569e4a797e0_0_16 .concat [ 1 1 1 1], L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740, L_0x5569e4a79740;
LS_0x5569e4a797e0_1_0 .concat [ 4 4 4 4], LS_0x5569e4a797e0_0_0, LS_0x5569e4a797e0_0_4, LS_0x5569e4a797e0_0_8, LS_0x5569e4a797e0_0_12;
LS_0x5569e4a797e0_1_4 .concat [ 4 0 0 0], LS_0x5569e4a797e0_0_16;
L_0x5569e4a797e0 .concat [ 16 4 0 0], LS_0x5569e4a797e0_1_0, LS_0x5569e4a797e0_1_4;
L_0x5569e4a79bd0 .part L_0x5569e4a7afc0, 18, 7;
L_0x5569e4a79c70 .part L_0x5569e4a7afc0, 0, 5;
L_0x5569e4a79d60 .concat [ 5 7 20 0], L_0x5569e4a79c70, L_0x5569e4a79bd0, L_0x5569e4a797e0;
L_0x5569e4a79e50 .part L_0x5569e4a7afc0, 24, 1;
LS_0x5569e4a79f50_0_0 .concat [ 1 1 1 1], L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50;
LS_0x5569e4a79f50_0_4 .concat [ 1 1 1 1], L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50;
LS_0x5569e4a79f50_0_8 .concat [ 1 1 1 1], L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50;
LS_0x5569e4a79f50_0_12 .concat [ 1 1 1 1], L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50;
LS_0x5569e4a79f50_0_16 .concat [ 1 1 1 1], L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50, L_0x5569e4a79e50;
LS_0x5569e4a79f50_1_0 .concat [ 4 4 4 4], LS_0x5569e4a79f50_0_0, LS_0x5569e4a79f50_0_4, LS_0x5569e4a79f50_0_8, LS_0x5569e4a79f50_0_12;
LS_0x5569e4a79f50_1_4 .concat [ 4 0 0 0], LS_0x5569e4a79f50_0_16;
L_0x5569e4a79f50 .concat [ 16 4 0 0], LS_0x5569e4a79f50_1_0, LS_0x5569e4a79f50_1_4;
L_0x5569e4a7a340 .part L_0x5569e4a7afc0, 0, 1;
L_0x5569e4a7a450 .part L_0x5569e4a7afc0, 18, 6;
L_0x5569e4a7a4f0 .part L_0x5569e4a7afc0, 1, 4;
LS_0x5569e4a7a610_0_0 .concat [ 1 4 6 1], L_0x794bf19862a0, L_0x5569e4a7a4f0, L_0x5569e4a7a450, L_0x5569e4a7a340;
LS_0x5569e4a7a610_0_4 .concat [ 20 0 0 0], L_0x5569e4a79f50;
L_0x5569e4a7a610 .concat [ 12 20 0 0], LS_0x5569e4a7a610_0_0, LS_0x5569e4a7a610_0_4;
L_0x5569e4a7a7f0 .part L_0x5569e4a7afc0, 24, 1;
LS_0x5569e4a7a920_0_0 .concat [ 1 1 1 1], L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0;
LS_0x5569e4a7a920_0_4 .concat [ 1 1 1 1], L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0;
LS_0x5569e4a7a920_0_8 .concat [ 1 1 1 1], L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0, L_0x5569e4a7a7f0;
L_0x5569e4a7a920 .concat [ 4 4 4 0], LS_0x5569e4a7a920_0_0, LS_0x5569e4a7a920_0_4, LS_0x5569e4a7a920_0_8;
L_0x5569e4a7ab20 .part L_0x5569e4a7afc0, 5, 8;
L_0x5569e4a7ac60 .part L_0x5569e4a7afc0, 13, 1;
L_0x5569e4a7ad00 .part L_0x5569e4a7afc0, 14, 10;
LS_0x5569e4a7abc0_0_0 .concat [ 1 10 1 8], L_0x794bf19862e8, L_0x5569e4a7ad00, L_0x5569e4a7ac60, L_0x5569e4a7ab20;
LS_0x5569e4a7abc0_0_4 .concat [ 12 0 0 0], L_0x5569e4a7a920;
L_0x5569e4a7abc0 .concat [ 20 12 0 0], LS_0x5569e4a7abc0_0_0, LS_0x5569e4a7abc0_0_4;
S_0x5569e4a5f310 .scope module, "pcadd4" "adder" 11 23, 14 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5569e4a5f540_0 .net "a", 31 0, v0x5569e4a60980_0;  alias, 1 drivers
L_0x794bf1986018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5569e4a5f600_0 .net "b", 31 0, L_0x794bf1986018;  1 drivers
v0x5569e4a5f6c0_0 .net "y", 31 0, L_0x5569e4a67f80;  alias, 1 drivers
L_0x5569e4a67f80 .arith/sum 32, v0x5569e4a60980_0, L_0x794bf1986018;
S_0x5569e4a5f830 .scope module, "pcaddbranch" "adder" 11 24, 14 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5569e4a5fa60_0 .net "a", 31 0, v0x5569e4a60980_0;  alias, 1 drivers
v0x5569e4a5fb90_0 .net "b", 31 0, v0x5569e4a5ee50_0;  alias, 1 drivers
v0x5569e4a5fc50_0 .net "y", 31 0, L_0x5569e4a78130;  alias, 1 drivers
L_0x5569e4a78130 .arith/sum 32, v0x5569e4a60980_0, v0x5569e4a5ee50_0;
S_0x5569e4a5fda0 .scope module, "pcmux" "mux2" 11 26, 15 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5569e4a5ffd0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5569e4a600a0_0 .net "d0", 31 0, L_0x5569e4a67f80;  alias, 1 drivers
v0x5569e4a60190_0 .net "d1", 31 0, L_0x5569e4a78130;  alias, 1 drivers
v0x5569e4a60260_0 .net "s", 0 0, L_0x5569e4a67b40;  alias, 1 drivers
v0x5569e4a60360_0 .net "y", 31 0, L_0x5569e4a782e0;  alias, 1 drivers
L_0x5569e4a782e0 .functor MUXZ 32, L_0x5569e4a67f80, L_0x5569e4a78130, L_0x5569e4a67b40, C4<>;
S_0x5569e4a60490 .scope module, "pcreg" "flopr" 11 22, 16 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5569e4a60670 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5569e4a607c0_0 .net "clk", 0 0, v0x5569e4a66d50_0;  alias, 1 drivers
v0x5569e4a608b0_0 .net "d", 31 0, L_0x5569e4a782e0;  alias, 1 drivers
v0x5569e4a60980_0 .var "q", 31 0;
v0x5569e4a60a50_0 .net "reset", 0 0, v0x5569e4a67100_0;  alias, 1 drivers
E_0x5569e4a60740 .event posedge, v0x5569e4a60a50_0, v0x5569e4a59230_0;
S_0x5569e4a60ba0 .scope module, "register_file" "regfile" 11 34, 17 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5569e4a60ea0_0 .net *"_ivl_0", 31 0, L_0x5569e4a78450;  1 drivers
v0x5569e4a60fa0_0 .net *"_ivl_10", 6 0, L_0x5569e4a78650;  1 drivers
L_0x794bf19860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61080_0 .net *"_ivl_13", 1 0, L_0x794bf19860f0;  1 drivers
L_0x794bf1986138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61140_0 .net/2u *"_ivl_14", 31 0, L_0x794bf1986138;  1 drivers
v0x5569e4a61220_0 .net *"_ivl_18", 31 0, L_0x5569e4a788b0;  1 drivers
L_0x794bf1986180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61350_0 .net *"_ivl_21", 26 0, L_0x794bf1986180;  1 drivers
L_0x794bf19861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61430_0 .net/2u *"_ivl_22", 31 0, L_0x794bf19861c8;  1 drivers
v0x5569e4a61510_0 .net *"_ivl_24", 0 0, L_0x5569e4a789e0;  1 drivers
v0x5569e4a615d0_0 .net *"_ivl_26", 31 0, L_0x5569e4a78b20;  1 drivers
v0x5569e4a616b0_0 .net *"_ivl_28", 6 0, L_0x5569e4a78c10;  1 drivers
L_0x794bf1986060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61790_0 .net *"_ivl_3", 26 0, L_0x794bf1986060;  1 drivers
L_0x794bf1986210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61870_0 .net *"_ivl_31", 1 0, L_0x794bf1986210;  1 drivers
L_0x794bf1986258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61950_0 .net/2u *"_ivl_32", 31 0, L_0x794bf1986258;  1 drivers
L_0x794bf19860a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569e4a61a30_0 .net/2u *"_ivl_4", 31 0, L_0x794bf19860a8;  1 drivers
v0x5569e4a61b10_0 .net *"_ivl_6", 0 0, L_0x5569e4a78510;  1 drivers
v0x5569e4a61bd0_0 .net *"_ivl_8", 31 0, L_0x5569e4a785b0;  1 drivers
v0x5569e4a61cb0_0 .net "a1", 4 0, L_0x5569e4a78fd0;  1 drivers
v0x5569e4a61d90_0 .net "a2", 4 0, L_0x5569e4a79070;  1 drivers
v0x5569e4a61e70_0 .net "a3", 4 0, L_0x5569e4a79220;  1 drivers
v0x5569e4a61f50_0 .net "clk", 0 0, v0x5569e4a66d50_0;  alias, 1 drivers
v0x5569e4a61ff0_0 .net "rd1", 31 0, L_0x5569e4a78720;  alias, 1 drivers
v0x5569e4a620d0_0 .net "rd2", 31 0, L_0x5569e4a78e30;  alias, 1 drivers
v0x5569e4a621b0 .array "rf", 0 31, 31 0;
v0x5569e4a62270_0 .net "wd3", 31 0, L_0x5569e4a7b8c0;  alias, 1 drivers
v0x5569e4a62350_0 .net "we3", 0 0, L_0x5569e4a67230;  alias, 1 drivers
L_0x5569e4a78450 .concat [ 5 27 0 0], L_0x5569e4a78fd0, L_0x794bf1986060;
L_0x5569e4a78510 .cmp/ne 32, L_0x5569e4a78450, L_0x794bf19860a8;
L_0x5569e4a785b0 .array/port v0x5569e4a621b0, L_0x5569e4a78650;
L_0x5569e4a78650 .concat [ 5 2 0 0], L_0x5569e4a78fd0, L_0x794bf19860f0;
L_0x5569e4a78720 .functor MUXZ 32, L_0x794bf1986138, L_0x5569e4a785b0, L_0x5569e4a78510, C4<>;
L_0x5569e4a788b0 .concat [ 5 27 0 0], L_0x5569e4a79070, L_0x794bf1986180;
L_0x5569e4a789e0 .cmp/ne 32, L_0x5569e4a788b0, L_0x794bf19861c8;
L_0x5569e4a78b20 .array/port v0x5569e4a621b0, L_0x5569e4a78c10;
L_0x5569e4a78c10 .concat [ 5 2 0 0], L_0x5569e4a79070, L_0x794bf1986210;
L_0x5569e4a78e30 .functor MUXZ 32, L_0x794bf1986258, L_0x5569e4a78b20, L_0x5569e4a789e0, C4<>;
S_0x5569e4a62590 .scope module, "resultmux" "mux3" 11 73, 18 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5569e4a62720 .param/l "WIDTH" 0 18 1, +C4<00000000000000000000000000100000>;
v0x5569e4a627c0_0 .net *"_ivl_1", 0 0, L_0x5569e4a7b690;  1 drivers
v0x5569e4a628c0_0 .net *"_ivl_3", 0 0, L_0x5569e4a7b730;  1 drivers
v0x5569e4a629a0_0 .net *"_ivl_4", 31 0, L_0x5569e4a7b7d0;  1 drivers
v0x5569e4a62a60_0 .net "d0", 31 0, v0x5569e4a5d170_0;  alias, 1 drivers
v0x5569e4a62b50_0 .net "d1", 31 0, L_0x5569e4a7beb0;  alias, 1 drivers
v0x5569e4a62c40_0 .net "d2", 31 0, L_0x5569e4a67f80;  alias, 1 drivers
v0x5569e4a62d30_0 .net "s", 1 0, L_0x5569e4a67540;  alias, 1 drivers
v0x5569e4a62e40_0 .net "y", 31 0, L_0x5569e4a7b8c0;  alias, 1 drivers
L_0x5569e4a7b690 .part L_0x5569e4a67540, 1, 1;
L_0x5569e4a7b730 .part L_0x5569e4a67540, 0, 1;
L_0x5569e4a7b7d0 .functor MUXZ 32, v0x5569e4a5d170_0, L_0x5569e4a7beb0, L_0x5569e4a7b730, C4<>;
L_0x5569e4a7b8c0 .functor MUXZ 32, L_0x5569e4a7b7d0, L_0x5569e4a67f80, L_0x5569e4a7b690, C4<>;
S_0x5569e4a62f80 .scope module, "srcbmux" "mux2" 11 56, 15 1 0, S_0x5569e4a5ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5569e4a5ff80 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5569e4a632e0_0 .net "d0", 31 0, L_0x5569e4a68020;  alias, 1 drivers
v0x5569e4a633f0_0 .net "d1", 31 0, v0x5569e4a5ee50_0;  alias, 1 drivers
v0x5569e4a634e0_0 .net "s", 0 0, L_0x5569e4a67370;  alias, 1 drivers
v0x5569e4a635d0_0 .net "y", 31 0, L_0x5569e4a7b3f0;  alias, 1 drivers
L_0x5569e4a7b3f0 .functor MUXZ 32, L_0x5569e4a68020, v0x5569e4a5ee50_0, L_0x5569e4a67370, C4<>;
    .scope S_0x5569e4a5ae60;
T_0 ;
Ewait_0 .event/or E_0x5569e49a78e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5569e4a5ba90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x5569e4a5b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x5569e4a5b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.22;
T_0.18 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x5569e4a5b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.23 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.24 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.25 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.26 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.27 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.28 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.29 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.30 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x5569e4a5b9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.33 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.34 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.35 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.36 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.37 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.38 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.40;
T_0.40 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1185, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x5569e4a5b8c0_0, 0, 11;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5569e4a5a640;
T_1 ;
Ewait_1 .event/or E_0x5569e49bc850, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5569e4a5a960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5569e4a5ab10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x5569e4a5aa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5569e4a5a860_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5569e4a60490;
T_2 ;
    %wait E_0x5569e4a60740;
    %load/vec4 v0x5569e4a60a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569e4a60980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5569e4a608b0_0;
    %assign/vec4 v0x5569e4a60980_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5569e4a60ba0;
T_3 ;
    %wait E_0x5569e4983a50;
    %load/vec4 v0x5569e4a62350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5569e4a62270_0;
    %load/vec4 v0x5569e4a61e70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569e4a621b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5569e4a5d830;
T_4 ;
Ewait_2 .event/or E_0x5569e4a5da80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5569e4a5ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e4a5ee50_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5569e4a5ed70_0;
    %store/vec4 v0x5569e4a5ee50_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5569e4a5f1b0_0;
    %store/vec4 v0x5569e4a5ee50_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5569e4a5ec90_0;
    %store/vec4 v0x5569e4a5ee50_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5569e4a5f0d0_0;
    %store/vec4 v0x5569e4a5ee50_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5569e4a5cda0;
T_5 ;
Ewait_3 .event/or E_0x5569e4a5cfb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5569e4a5d040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %and;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %or;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %add;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %sub;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %xor;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5569e4a5d250_0;
    %ix/getv 4, v0x5569e4a5d680_0;
    %shiftl 4;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5569e4a5d250_0;
    %load/vec4 v0x5569e4a5d310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0x5569e4a5d170_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5569e4a5d170_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5569e4a5d3f0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5569e4a59760;
T_6 ;
    %vpi_call/w 6 9 "$readmemh", "riscvtest.txt", v0x5569e4a59c10 {0 0 0};
    %vpi_call/w 6 10 "$display", "IMEM: Loaded instructions from riscvtest.txt" {0 0 0};
    %fork t_1, S_0x5569e4a59910;
    %jmp t_0;
    .scope S_0x5569e4a59910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e4a59b10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5569e4a59b10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call/w 6 12 "$display", "IMEM[%0d] = %h", v0x5569e4a59b10_0, &A<v0x5569e4a59c10, v0x5569e4a59b10_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5569e4a59b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5569e4a59b10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x5569e4a59760;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0x5569e4a588f0;
T_7 ;
    %fork t_3, S_0x5569e4a58bd0;
    %jmp t_2;
    .scope S_0x5569e4a58bd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e4a58dd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5569e4a58dd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5569e4a58dd0_0;
    %store/vec4a v0x5569e4a58ed0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5569e4a58dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5569e4a58dd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x5569e4a588f0;
t_2 %join;
    %end;
    .thread T_7;
    .scope S_0x5569e4a588f0;
T_8 ;
    %wait E_0x5569e4983a50;
    %load/vec4 v0x5569e4a595e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5569e4a59500_0;
    %load/vec4 v0x5569e4a59150_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569e4a58ed0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5569e4a352a0;
T_9 ;
    %wait E_0x5569e4983d20;
    %fork t_5, S_0x5569e4a2bc80;
    %jmp t_4;
    .scope S_0x5569e4a2bc80;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569e4a36930_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5569e4a36930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0x5569e4a36930_0;
    %load/vec4a v0x5569e4a621b0, 4;
    %ix/getv/s 4, v0x5569e4a36930_0;
    %store/vec4a v0x5569e4a66fb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5569e4a36930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5569e4a36930_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x5569e4a352a0;
t_4 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5569e4a352a0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569e4a67100_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569e4a67100_0, 0;
    %vpi_call/w 3 33 "$display", "=== RISC-V INSTRUCTION TEST STARTED ===" {0 0 0};
    %vpi_call/w 3 34 "$display", "Testing all implemented instructions..." {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5569e4a352a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569e4a66d50_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569e4a66d50_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5569e4a352a0;
T_12 ;
    %wait E_0x5569e4983d20;
    %load/vec4 v0x5569e4a67100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_7, S_0x5569e4a57ef0;
    %jmp t_6;
    .scope S_0x5569e4a57ef0;
t_7 ;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5569e4a58490_0, 0, 5;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5569e4a58570_0, 0, 5;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5569e4a58630_0, 0, 5;
    %load/vec4 v0x5569e4a66ed0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %pushi/str "UNKNOWN";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.12;
T_12.2 ;
    %pushi/str "LUI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.12;
T_12.3 ;
    %pushi/str "AUIPC";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.12;
T_12.4 ;
    %pushi/str "JAL";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.12;
T_12.5 ;
    %pushi/str "JALR";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v0x5569e4a66df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %pushi/str "BRANCH";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.16;
T_12.13 ;
    %pushi/str "BEQ";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.16;
T_12.14 ;
    %pushi/str "BNE";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v0x5569e4a66df0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %pushi/str "LOAD";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.19;
T_12.17 ;
    %pushi/str "LW";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.19;
T_12.19 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v0x5569e4a66df0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %pushi/str "STORE";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.22;
T_12.20 ;
    %pushi/str "SW";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v0x5569e4a66df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %pushi/str "I-TYPE";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.23 ;
    %pushi/str "ADDI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.24 ;
    %pushi/str "SLTI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.25 ;
    %pushi/str "SLTIU";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.26 ;
    %pushi/str "XORI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.27 ;
    %pushi/str "ORI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.28 ;
    %pushi/str "ANDI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.29 ;
    %pushi/str "SLLI";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.30 ;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.33, 8;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %jmp/1 T_12.34, 8;
T_12.33 ; End of true expr.
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %jmp/0 T_12.34, 8;
 ; End of false expr.
    %blend;
T_12.34;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.32;
T_12.32 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0x5569e4a66df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %pushi/str "R-TYPE";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.35 ;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.45, 8;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %jmp/1 T_12.46, 8;
T_12.45 ; End of true expr.
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %jmp/0 T_12.46, 8;
 ; End of false expr.
    %blend;
T_12.46;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.36 ;
    %pushi/str "SLL";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.37 ;
    %pushi/str "SLT";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.38 ;
    %pushi/str "SLTU";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.39 ;
    %pushi/str "XOR";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.40 ;
    %load/vec4 v0x5569e4a66a50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.47, 8;
    %pushi/vec4 5460545, 0, 24; draw_string_vec4
    %jmp/1 T_12.48, 8;
T_12.47 ; End of true expr.
    %pushi/vec4 5460556, 0, 24; draw_string_vec4
    %jmp/0 T_12.48, 8;
 ; End of false expr.
    %blend;
T_12.48;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.41 ;
    %pushi/str "OR";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.42 ;
    %pushi/str "AND";
    %store/str v0x5569e4a583b0_0;
    %jmp T_12.44;
T_12.44 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %vpi_call/w 3 106 "$display", "PC=%0d: %s rd=x%0d, rs1=x%0d, rs2=x%0d, ALUResult=%0d", v0x5569e4a66bd0_0, v0x5569e4a583b0_0, v0x5569e4a58490_0, v0x5569e4a58570_0, v0x5569e4a58630_0, v0x5569e4a668e0_0 {0 0 0};
    %load/vec4 v0x5569e4a66b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.49, 8;
    %vpi_call/w 3 110 "$display", "*** STORE: Addr=%0d, Data=%0d", v0x5569e4a668e0_0, v0x5569e4a66c90_0 {0 0 0};
    %load/vec4 v0x5569e4a668e0_0;
    %cmpi/e 96, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.53, 4;
    %load/vec4 v0x5569e4a66c90_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.51, 8;
    %vpi_call/w 3 114 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 115 "$display", "*** SUCCESS: All instructions passed! ***" {0 0 0};
    %vpi_call/w 3 116 "$display", "*** Final register states:" {0 0 0};
    %fork t_9, S_0x5569e4a580d0;
    %jmp t_8;
    .scope S_0x5569e4a580d0;
t_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5569e4a582b0_0, 0, 32;
T_12.54 ;
    %load/vec4 v0x5569e4a582b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.55, 5;
    %ix/getv/s 4, v0x5569e4a582b0_0;
    %load/vec4a v0x5569e4a66fb0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.56, 4;
    %vpi_call/w 3 119 "$display", "  x%0d = %0d (0x%h)", v0x5569e4a582b0_0, &A<v0x5569e4a66fb0, v0x5569e4a582b0_0 >, &A<v0x5569e4a66fb0, v0x5569e4a582b0_0 > {0 0 0};
T_12.56 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5569e4a582b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5569e4a582b0_0, 0, 32;
    %jmp T_12.54;
T_12.55 ;
    %end;
    .scope S_0x5569e4a57ef0;
t_8 %join;
    %vpi_call/w 3 122 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 123 "$stop" {0 0 0};
T_12.51 ;
T_12.49 ;
    %end;
    .scope S_0x5569e4a352a0;
t_6 %join;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5569e4a352a0;
T_13 ;
    %delay 2000, 0;
    %vpi_call/w 3 132 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 133 "$display", "*** TIMEOUT: Simulation stopped ***" {0 0 0};
    %vpi_call/w 3 134 "$display", "Last PC: %0d", v0x5569e4a66bd0_0 {0 0 0};
    %vpi_call/w 3 135 "$display", "Last instruction: 0x%h", v0x5569e4a66a50_0 {0 0 0};
    %vpi_call/w 3 136 "$display", "Register states:" {0 0 0};
    %fork t_11, S_0x5569e4a57d00;
    %jmp t_10;
    .scope S_0x5569e4a57d00;
t_11 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5569e4a22120_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5569e4a22120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %ix/getv/s 4, v0x5569e4a22120_0;
    %load/vec4a v0x5569e4a66fb0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call/w 3 139 "$display", "  x%0d = %0d (0x%h)", v0x5569e4a22120_0, &A<v0x5569e4a66fb0, v0x5569e4a22120_0 >, &A<v0x5569e4a66fb0, v0x5569e4a22120_0 > {0 0 0};
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5569e4a22120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5569e4a22120_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5569e4a352a0;
t_10 %join;
    %vpi_call/w 3 142 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 143 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "riscv_single.sv";
    "controller.sv";
    "aludec.sv";
    "maindecoder.sv";
    "datapath.sv";
    "alu.sv";
    "extend.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "regfile.sv";
    "mux3.sv";
