
FreeRTOSDemoProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a4c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000960  08009bdc  08009bdc  0000abdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a53c  0800a53c  0000c0cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a53c  0800a53c  0000b53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a544  0800a544  0000c0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a544  0800a544  0000b544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a548  0800a548  0000b548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20000000  0800a54c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c0cc  2**0
                  CONTENTS
 10 .bss          000194e8  200000cc  200000cc  0000c0cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200195b4  200195b4  0000c0cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c0cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018a5c  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d95  00000000  00000000  00024b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c8  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010e7  00000000  00000000  00029eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f74  00000000  00000000  0002af9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aeda  00000000  00000000  0004ff13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd047  00000000  00000000  0006aded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00147e34  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060c4  00000000  00000000  00147e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0014df3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000cc 	.word	0x200000cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009bc4 	.word	0x08009bc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	08009bc4 	.word	0x08009bc4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2iz>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a44:	d215      	bcs.n	8000a72 <__aeabi_d2iz+0x36>
 8000a46:	d511      	bpl.n	8000a6c <__aeabi_d2iz+0x30>
 8000a48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d912      	bls.n	8000a78 <__aeabi_d2iz+0x3c>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a62:	fa23 f002 	lsr.w	r0, r3, r2
 8000a66:	bf18      	it	ne
 8000a68:	4240      	negne	r0, r0
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d105      	bne.n	8000a84 <__aeabi_d2iz+0x48>
 8000a78:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a7c:	bf08      	it	eq
 8000a7e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000aa0:	f000 b96a 	b.w	8000d78 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9d08      	ldr	r5, [sp, #32]
 8000ac2:	460c      	mov	r4, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14e      	bne.n	8000b66 <__udivmoddi4+0xaa>
 8000ac8:	4694      	mov	ip, r2
 8000aca:	458c      	cmp	ip, r1
 8000acc:	4686      	mov	lr, r0
 8000ace:	fab2 f282 	clz	r2, r2
 8000ad2:	d962      	bls.n	8000b9a <__udivmoddi4+0xde>
 8000ad4:	b14a      	cbz	r2, 8000aea <__udivmoddi4+0x2e>
 8000ad6:	f1c2 0320 	rsb	r3, r2, #32
 8000ada:	4091      	lsls	r1, r2
 8000adc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae4:	4319      	orrs	r1, r3
 8000ae6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aee:	fa1f f68c 	uxth.w	r6, ip
 8000af2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000af6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000afa:	fb07 1114 	mls	r1, r7, r4, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb04 f106 	mul.w	r1, r4, r6
 8000b06:	4299      	cmp	r1, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x64>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b12:	f080 8112 	bcs.w	8000d3a <__udivmoddi4+0x27e>
 8000b16:	4299      	cmp	r1, r3
 8000b18:	f240 810f 	bls.w	8000d3a <__udivmoddi4+0x27e>
 8000b1c:	3c02      	subs	r4, #2
 8000b1e:	4463      	add	r3, ip
 8000b20:	1a59      	subs	r1, r3, r1
 8000b22:	fa1f f38e 	uxth.w	r3, lr
 8000b26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b32:	fb00 f606 	mul.w	r6, r0, r6
 8000b36:	429e      	cmp	r6, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x94>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b42:	f080 80fc 	bcs.w	8000d3e <__udivmoddi4+0x282>
 8000b46:	429e      	cmp	r6, r3
 8000b48:	f240 80f9 	bls.w	8000d3e <__udivmoddi4+0x282>
 8000b4c:	4463      	add	r3, ip
 8000b4e:	3802      	subs	r0, #2
 8000b50:	1b9b      	subs	r3, r3, r6
 8000b52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b56:	2100      	movs	r1, #0
 8000b58:	b11d      	cbz	r5, 8000b62 <__udivmoddi4+0xa6>
 8000b5a:	40d3      	lsrs	r3, r2
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d905      	bls.n	8000b76 <__udivmoddi4+0xba>
 8000b6a:	b10d      	cbz	r5, 8000b70 <__udivmoddi4+0xb4>
 8000b6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b70:	2100      	movs	r1, #0
 8000b72:	4608      	mov	r0, r1
 8000b74:	e7f5      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	d146      	bne.n	8000c0c <__udivmoddi4+0x150>
 8000b7e:	42a3      	cmp	r3, r4
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xcc>
 8000b82:	4290      	cmp	r0, r2
 8000b84:	f0c0 80f0 	bcc.w	8000d68 <__udivmoddi4+0x2ac>
 8000b88:	1a86      	subs	r6, r0, r2
 8000b8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d0e6      	beq.n	8000b62 <__udivmoddi4+0xa6>
 8000b94:	e9c5 6300 	strd	r6, r3, [r5]
 8000b98:	e7e3      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	f040 8090 	bne.w	8000cc0 <__udivmoddi4+0x204>
 8000ba0:	eba1 040c 	sub.w	r4, r1, ip
 8000ba4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ba8:	fa1f f78c 	uxth.w	r7, ip
 8000bac:	2101      	movs	r1, #1
 8000bae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bbe:	fb07 f006 	mul.w	r0, r7, r6
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x11c>
 8000bc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bca:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x11a>
 8000bd0:	4298      	cmp	r0, r3
 8000bd2:	f200 80cd 	bhi.w	8000d70 <__udivmoddi4+0x2b4>
 8000bd6:	4626      	mov	r6, r4
 8000bd8:	1a1c      	subs	r4, r3, r0
 8000bda:	fa1f f38e 	uxth.w	r3, lr
 8000bde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000be2:	fb08 4410 	mls	r4, r8, r0, r4
 8000be6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bea:	fb00 f707 	mul.w	r7, r0, r7
 8000bee:	429f      	cmp	r7, r3
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x148>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0x146>
 8000bfc:	429f      	cmp	r7, r3
 8000bfe:	f200 80b0 	bhi.w	8000d62 <__udivmoddi4+0x2a6>
 8000c02:	4620      	mov	r0, r4
 8000c04:	1bdb      	subs	r3, r3, r7
 8000c06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c0a:	e7a5      	b.n	8000b58 <__udivmoddi4+0x9c>
 8000c0c:	f1c1 0620 	rsb	r6, r1, #32
 8000c10:	408b      	lsls	r3, r1
 8000c12:	fa22 f706 	lsr.w	r7, r2, r6
 8000c16:	431f      	orrs	r7, r3
 8000c18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c20:	ea43 030c 	orr.w	r3, r3, ip
 8000c24:	40f4      	lsrs	r4, r6
 8000c26:	fa00 f801 	lsl.w	r8, r0, r1
 8000c2a:	0c38      	lsrs	r0, r7, #16
 8000c2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c30:	fbb4 fef0 	udiv	lr, r4, r0
 8000c34:	fa1f fc87 	uxth.w	ip, r7
 8000c38:	fb00 441e 	mls	r4, r0, lr, r4
 8000c3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c40:	fb0e f90c 	mul.w	r9, lr, ip
 8000c44:	45a1      	cmp	r9, r4
 8000c46:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x1a6>
 8000c4c:	193c      	adds	r4, r7, r4
 8000c4e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c52:	f080 8084 	bcs.w	8000d5e <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8081 	bls.w	8000d5e <__udivmoddi4+0x2a2>
 8000c5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c60:	443c      	add	r4, r7
 8000c62:	eba4 0409 	sub.w	r4, r4, r9
 8000c66:	fa1f f983 	uxth.w	r9, r3
 8000c6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x1d2>
 8000c7e:	193c      	adds	r4, r7, r4
 8000c80:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c84:	d267      	bcs.n	8000d56 <__udivmoddi4+0x29a>
 8000c86:	45a4      	cmp	ip, r4
 8000c88:	d965      	bls.n	8000d56 <__udivmoddi4+0x29a>
 8000c8a:	3b02      	subs	r3, #2
 8000c8c:	443c      	add	r4, r7
 8000c8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c92:	fba0 9302 	umull	r9, r3, r0, r2
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	429c      	cmp	r4, r3
 8000c9c:	46ce      	mov	lr, r9
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	d351      	bcc.n	8000d46 <__udivmoddi4+0x28a>
 8000ca2:	d04e      	beq.n	8000d42 <__udivmoddi4+0x286>
 8000ca4:	b155      	cbz	r5, 8000cbc <__udivmoddi4+0x200>
 8000ca6:	ebb8 030e 	subs.w	r3, r8, lr
 8000caa:	eb64 040c 	sbc.w	r4, r4, ip
 8000cae:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	431e      	orrs	r6, r3
 8000cb6:	40cc      	lsrs	r4, r1
 8000cb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e750      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000cc0:	f1c2 0320 	rsb	r3, r2, #32
 8000cc4:	fa20 f103 	lsr.w	r1, r0, r3
 8000cc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ccc:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd0:	4094      	lsls	r4, r2
 8000cd2:	430c      	orrs	r4, r1
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cdc:	fa1f f78c 	uxth.w	r7, ip
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ce8:	0c23      	lsrs	r3, r4, #16
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f107 	mul.w	r1, r0, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x24c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000cfe:	d22c      	bcs.n	8000d5a <__udivmoddi4+0x29e>
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d92a      	bls.n	8000d5a <__udivmoddi4+0x29e>
 8000d04:	3802      	subs	r0, #2
 8000d06:	4463      	add	r3, ip
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d10:	fb08 3311 	mls	r3, r8, r1, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb01 f307 	mul.w	r3, r1, r7
 8000d1c:	42a3      	cmp	r3, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x276>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d28:	d213      	bcs.n	8000d52 <__udivmoddi4+0x296>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d911      	bls.n	8000d52 <__udivmoddi4+0x296>
 8000d2e:	3902      	subs	r1, #2
 8000d30:	4464      	add	r4, ip
 8000d32:	1ae4      	subs	r4, r4, r3
 8000d34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d38:	e739      	b.n	8000bae <__udivmoddi4+0xf2>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	e6f0      	b.n	8000b20 <__udivmoddi4+0x64>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e706      	b.n	8000b50 <__udivmoddi4+0x94>
 8000d42:	45c8      	cmp	r8, r9
 8000d44:	d2ae      	bcs.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d4e:	3801      	subs	r0, #1
 8000d50:	e7a8      	b.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d52:	4631      	mov	r1, r6
 8000d54:	e7ed      	b.n	8000d32 <__udivmoddi4+0x276>
 8000d56:	4603      	mov	r3, r0
 8000d58:	e799      	b.n	8000c8e <__udivmoddi4+0x1d2>
 8000d5a:	4630      	mov	r0, r6
 8000d5c:	e7d4      	b.n	8000d08 <__udivmoddi4+0x24c>
 8000d5e:	46d6      	mov	lr, sl
 8000d60:	e77f      	b.n	8000c62 <__udivmoddi4+0x1a6>
 8000d62:	4463      	add	r3, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	e74d      	b.n	8000c04 <__udivmoddi4+0x148>
 8000d68:	4606      	mov	r6, r0
 8000d6a:	4623      	mov	r3, r4
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e70f      	b.n	8000b90 <__udivmoddi4+0xd4>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	4463      	add	r3, ip
 8000d74:	e730      	b.n	8000bd8 <__udivmoddi4+0x11c>
 8000d76:	bf00      	nop

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <acc_task>:
/****************************************************
 *  Public functions                                *
 ****************************************************/

void acc_task(void* param)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af02      	add	r7, sp, #8
 8000d82:	6078      	str	r0, [r7, #4]
	message_t *msg;
	int16_t x, y, z;

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000d84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d88:	9300      	str	r3, [sp, #0]
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2000      	movs	r0, #0
 8000d92:	f006 ffa7 	bl	8007ce4 <xTaskGenericNotifyWait>

		// Display Accelerometer menu for the user
		xQueueSend(q_print, &msg_acc_menu, portMAX_DELAY);
 8000d96:	4b33      	ldr	r3, [pc, #204]	@ (8000e64 <acc_task+0xe8>)
 8000d98:	6818      	ldr	r0, [r3, #0]
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000da0:	4931      	ldr	r1, [pc, #196]	@ (8000e68 <acc_task+0xec>)
 8000da2:	f005 fcd1 	bl	8006748 <xQueueGenericSend>

		// Wait for the user to make a selection
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dae:	9200      	str	r2, [sp, #0]
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	2000      	movs	r0, #0
 8000db6:	f006 ff95 	bl	8007ce4 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	617b      	str	r3, [r7, #20]

		// Process command
		if(msg->len <= 4) {
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	d838      	bhi.n	8000e38 <acc_task+0xbc>
			if(!strcmp((char*)msg->payload, "Read")) {
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	4928      	ldr	r1, [pc, #160]	@ (8000e6c <acc_task+0xf0>)
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fa00 	bl	80001d0 <strcmp>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d112      	bne.n	8000dfc <acc_task+0x80>
				// Take an accelerometer reading
				accelerometer_read(&x, &y, &z);
 8000dd6:	f107 020a 	add.w	r2, r7, #10
 8000dda:	f107 010c 	add.w	r1, r7, #12
 8000dde:	f107 030e 	add.w	r3, r7, #14
 8000de2:	4618      	mov	r0, r3
 8000de4:	f000 f876 	bl	8000ed4 <accelerometer_read>
				show_acc_data(&x, &y, &z);
 8000de8:	f107 020a 	add.w	r2, r7, #10
 8000dec:	f107 010c 	add.w	r1, r7, #12
 8000df0:	f107 030e 	add.w	r3, r7, #14
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 f8b3 	bl	8000f60 <show_acc_data>
 8000dfa:	e025      	b.n	8000e48 <acc_task+0xcc>
			}
			else if (!strcmp((char*)msg->payload, "Main")) {
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	491c      	ldr	r1, [pc, #112]	@ (8000e70 <acc_task+0xf4>)
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff f9e5 	bl	80001d0 <strcmp>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d10c      	bne.n	8000e26 <acc_task+0xaa>
				// Update the system state
				curr_sys_state = sMainMenu;
 8000e0c:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <acc_task+0xf8>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8000e12:	4b19      	ldr	r3, [pc, #100]	@ (8000e78 <acc_task+0xfc>)
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	2300      	movs	r3, #0
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2100      	movs	r1, #0
 8000e20:	f006 ffe0 	bl	8007de4 <xTaskGenericNotify>
 8000e24:	e010      	b.n	8000e48 <acc_task+0xcc>
			}
			else {
				xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 8000e26:	4b0f      	ldr	r3, [pc, #60]	@ (8000e64 <acc_task+0xe8>)
 8000e28:	6818      	ldr	r0, [r3, #0]
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e30:	4912      	ldr	r1, [pc, #72]	@ (8000e7c <acc_task+0x100>)
 8000e32:	f005 fc89 	bl	8006748 <xQueueGenericSend>
 8000e36:	e007      	b.n	8000e48 <acc_task+0xcc>
			}
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_acc, portMAX_DELAY);
 8000e38:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <acc_task+0xe8>)
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e42:	490e      	ldr	r1, [pc, #56]	@ (8000e7c <acc_task+0x100>)
 8000e44:	f005 fc80 	bl	8006748 <xQueueGenericSend>
		}

		// Notify self / accelerometer task if not returning to the main menu
		if (sAccMenu == curr_sys_state)
 8000e48:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <acc_task+0xf8>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d199      	bne.n	8000d84 <acc_task+0x8>
			xTaskNotify(handle_acc_task, 0, eNoAction);
 8000e50:	4b0b      	ldr	r3, [pc, #44]	@ (8000e80 <acc_task+0x104>)
 8000e52:	6818      	ldr	r0, [r3, #0]
 8000e54:	2300      	movs	r3, #0
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2300      	movs	r3, #0
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	f006 ffc1 	bl	8007de4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000e62:	e78f      	b.n	8000d84 <acc_task+0x8>
 8000e64:	20000258 	.word	0x20000258
 8000e68:	20000004 	.word	0x20000004
 8000e6c:	08009ce4 	.word	0x08009ce4
 8000e70:	08009cec 	.word	0x08009cec
 8000e74:	20000271 	.word	0x20000271
 8000e78:	20000240 	.word	0x20000240
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000254 	.word	0x20000254

08000e84 <accelerometer_init>:
	}
}

void accelerometer_init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// Configure CTRL_REG1_A: 100Hz, normal power mode, all axes enabled
	uint8_t configData = 0x57; // 0b01010111: 100Hz, normal power mode, all axes enabled
 8000e8a:	2357      	movs	r3, #87	@ 0x57
 8000e8c:	71fb      	strb	r3, [r7, #7]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2108      	movs	r1, #8
 8000e92:	480e      	ldr	r0, [pc, #56]	@ (8000ecc <accelerometer_init+0x48>)
 8000e94:	f002 f914 	bl	80030c0 <HAL_GPIO_WritePin>

	// Send the register address
	uint8_t reg = LSM303DLHC_CTRL_REG1_A;
 8000e98:	2320      	movs	r3, #32
 8000e9a:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8000e9c:	1db9      	adds	r1, r7, #6
 8000e9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	480a      	ldr	r0, [pc, #40]	@ (8000ed0 <accelerometer_init+0x4c>)
 8000ea6:	f003 fa66 	bl	8004376 <HAL_SPI_Transmit>

	// Send the configuration data
	HAL_SPI_Transmit(&hspi1, &configData, 1, HAL_MAX_DELAY);
 8000eaa:	1df9      	adds	r1, r7, #7
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	4807      	ldr	r0, [pc, #28]	@ (8000ed0 <accelerometer_init+0x4c>)
 8000eb4:	f003 fa5f 	bl	8004376 <HAL_SPI_Transmit>

	// Pull CS high to deselect the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	2108      	movs	r1, #8
 8000ebc:	4803      	ldr	r0, [pc, #12]	@ (8000ecc <accelerometer_init+0x48>)
 8000ebe:	f002 f8ff 	bl	80030c0 <HAL_GPIO_WritePin>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	200001a0 	.word	0x200001a0

08000ed4 <accelerometer_read>:

void accelerometer_read(int16_t *x, int16_t *y, int16_t *z)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b088      	sub	sp, #32
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	uint8_t accelData[6];
	uint8_t reg = LSM303DLHC_OUT_X_L_A;
 8000ee0:	23a8      	movs	r3, #168	@ 0xa8
 8000ee2:	75fb      	strb	r3, [r7, #23]

	// Pull CS low to select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2108      	movs	r1, #8
 8000ee8:	481b      	ldr	r0, [pc, #108]	@ (8000f58 <accelerometer_read+0x84>)
 8000eea:	f002 f8e9 	bl	80030c0 <HAL_GPIO_WritePin>

	// Send the register address
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8000eee:	f107 0117 	add.w	r1, r7, #23
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4818      	ldr	r0, [pc, #96]	@ (8000f5c <accelerometer_read+0x88>)
 8000efa:	f003 fa3c 	bl	8004376 <HAL_SPI_Transmit>

	// Receive the data
	HAL_SPI_Receive(&hspi1, accelData, 6, HAL_MAX_DELAY);
 8000efe:	f107 0118 	add.w	r1, r7, #24
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f06:	2206      	movs	r2, #6
 8000f08:	4814      	ldr	r0, [pc, #80]	@ (8000f5c <accelerometer_read+0x88>)
 8000f0a:	f003 fb77 	bl	80045fc <HAL_SPI_Receive>

	// Pull CS high to de-select the device
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2108      	movs	r1, #8
 8000f12:	4811      	ldr	r0, [pc, #68]	@ (8000f58 <accelerometer_read+0x84>)
 8000f14:	f002 f8d4 	bl	80030c0 <HAL_GPIO_WritePin>

	// Convert the data
	*x = (int16_t)(accelData[1] << 8 | accelData[0]);
 8000f18:	7e7b      	ldrb	r3, [r7, #25]
 8000f1a:	021b      	lsls	r3, r3, #8
 8000f1c:	b21a      	sxth	r2, r3
 8000f1e:	7e3b      	ldrb	r3, [r7, #24]
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	b21a      	sxth	r2, r3
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	801a      	strh	r2, [r3, #0]
	*y = (int16_t)(accelData[3] << 8 | accelData[2]);
 8000f2a:	7efb      	ldrb	r3, [r7, #27]
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	b21a      	sxth	r2, r3
 8000f30:	7ebb      	ldrb	r3, [r7, #26]
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b21a      	sxth	r2, r3
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	801a      	strh	r2, [r3, #0]
	*z = (int16_t)(accelData[5] << 8 | accelData[4]);
 8000f3c:	7f7b      	ldrb	r3, [r7, #29]
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	7f3b      	ldrb	r3, [r7, #28]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	801a      	strh	r2, [r3, #0]
}
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	200001a0 	.word	0x200001a0

08000f60 <show_acc_data>:

void show_acc_data(int16_t *x, int16_t *y, int16_t *z)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	static char showacc[40];
	static char* acc = showacc;

	sprintf((char*)showacc, "Accel: X=%d, Y=%d, Z=%d\r\n", *x, *y, *z);
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	460b      	mov	r3, r1
 8000f86:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <show_acc_data+0x48>)
 8000f88:	4808      	ldr	r0, [pc, #32]	@ (8000fac <show_acc_data+0x4c>)
 8000f8a:	f008 f97b 	bl	8009284 <siprintf>
	xQueueSend(q_print, &acc, portMAX_DELAY);
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <show_acc_data+0x50>)
 8000f90:	6818      	ldr	r0, [r3, #0]
 8000f92:	2300      	movs	r3, #0
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f98:	4906      	ldr	r1, [pc, #24]	@ (8000fb4 <show_acc_data+0x54>)
 8000f9a:	f005 fbd5 	bl	8006748 <xQueueGenericSend>
}
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	08009cf4 	.word	0x08009cf4
 8000fac:	200000e8 	.word	0x200000e8
 8000fb0:	20000258 	.word	0x20000258
 8000fb4:	20000008 	.word	0x20000008

08000fb8 <led_task>:
 * @note The task must be notified when a new command is available.									   *
 * @note The function utilizes software timers to control LED effects.								   *
 ******************************************************************************************************/

void led_task(void *param)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	6078      	str	r0, [r7, #4]
	uint32_t msg_addr;
	message_t *msg;
	int freq = 2; // Frequency in Hz
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	60bb      	str	r3, [r7, #8]
	int period = 500; // Period in ms
 8000fc4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000fc8:	617b      	str	r3, [r7, #20]

	while(1) {
		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f006 fe84 	bl	8007ce4 <xTaskGenericNotifyWait>

		// Display LED menu for the user
		xQueueSend(q_print, &msg_led_menu, portMAX_DELAY);
 8000fdc:	4b7d      	ldr	r3, [pc, #500]	@ (80011d4 <led_task+0x21c>)
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fe6:	497c      	ldr	r1, [pc, #496]	@ (80011d8 <led_task+0x220>)
 8000fe8:	f005 fbae 	bl	8006748 <xQueueGenericSend>

		// Wait for the user to select their desired LED effect
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ff4:	9200      	str	r2, [sp, #0]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f006 fe72 	bl	8007ce4 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	613b      	str	r3, [r7, #16]

		// Process command, adjust LED state, and set software timers accordingly
		if(msg->len <= 4) {
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	2b04      	cmp	r3, #4
 800100a:	f200 80cb 	bhi.w	80011a4 <led_task+0x1ec>
			if(!strcmp((char*)msg->payload, "None"))			// No effect
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4972      	ldr	r1, [pc, #456]	@ (80011dc <led_task+0x224>)
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff f8dc 	bl	80001d0 <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d109      	bne.n	8001032 <led_task+0x7a>
			{
				set_led_timer(effectNone);
 800101e:	2004      	movs	r0, #4
 8001020:	f000 f912 	bl	8001248 <set_led_timer>
				curr_led_state = sNone;
 8001024:	4b6e      	ldr	r3, [pc, #440]	@ (80011e0 <led_task+0x228>)
 8001026:	2204      	movs	r2, #4
 8001028:	701a      	strb	r2, [r3, #0]
				control_all_leds(LED_OFF);
 800102a:	2000      	movs	r0, #0
 800102c:	f000 f93e 	bl	80012ac <control_all_leds>
 8001030:	e0c0      	b.n	80011b4 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E1")) {		// E1 effect
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	496b      	ldr	r1, [pc, #428]	@ (80011e4 <led_task+0x22c>)
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff f8ca 	bl	80001d0 <strcmp>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d106      	bne.n	8001050 <led_task+0x98>
				curr_led_state = sEffectE1;
 8001042:	4b67      	ldr	r3, [pc, #412]	@ (80011e0 <led_task+0x228>)
 8001044:	2200      	movs	r2, #0
 8001046:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE1);
 8001048:	2000      	movs	r0, #0
 800104a:	f000 f8fd 	bl	8001248 <set_led_timer>
 800104e:	e0b1      	b.n	80011b4 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E2")) {		// E2 effect
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4965      	ldr	r1, [pc, #404]	@ (80011e8 <led_task+0x230>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f8bb 	bl	80001d0 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d106      	bne.n	800106e <led_task+0xb6>
				curr_led_state = sEffectE2;
 8001060:	4b5f      	ldr	r3, [pc, #380]	@ (80011e0 <led_task+0x228>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE2);
 8001066:	2001      	movs	r0, #1
 8001068:	f000 f8ee 	bl	8001248 <set_led_timer>
 800106c:	e0a2      	b.n	80011b4 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E3")) {		// E3 effect
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	495e      	ldr	r1, [pc, #376]	@ (80011ec <led_task+0x234>)
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff f8ac 	bl	80001d0 <strcmp>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d106      	bne.n	800108c <led_task+0xd4>
				curr_led_state = sEffectE3;
 800107e:	4b58      	ldr	r3, [pc, #352]	@ (80011e0 <led_task+0x228>)
 8001080:	2202      	movs	r2, #2
 8001082:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE3);
 8001084:	2002      	movs	r0, #2
 8001086:	f000 f8df 	bl	8001248 <set_led_timer>
 800108a:	e093      	b.n	80011b4 <led_task+0x1fc>
			}
			else if (!strcmp((char*)msg->payload, "E4")) {		// E4 effect
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	4958      	ldr	r1, [pc, #352]	@ (80011f0 <led_task+0x238>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f89d 	bl	80001d0 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d106      	bne.n	80010aa <led_task+0xf2>
				curr_led_state = sEffectE4;
 800109c:	4b50      	ldr	r3, [pc, #320]	@ (80011e0 <led_task+0x228>)
 800109e:	2203      	movs	r2, #3
 80010a0:	701a      	strb	r2, [r3, #0]
				set_led_timer(effectE4);
 80010a2:	2003      	movs	r0, #3
 80010a4:	f000 f8d0 	bl	8001248 <set_led_timer>
 80010a8:	e084      	b.n	80011b4 <led_task+0x1fc>
			}
			else if (parse_freq_string(msg, &freq)) {			// Frequency adjustment
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	4619      	mov	r1, r3
 80010b0:	6938      	ldr	r0, [r7, #16]
 80010b2:	f000 f9ef 	bl	8001494 <parse_freq_string>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d055      	beq.n	8001168 <led_task+0x1b0>
				// Check that there is an active effect
				if(sNone == curr_led_state) {
 80010bc:	4b48      	ldr	r3, [pc, #288]	@ (80011e0 <led_task+0x228>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b04      	cmp	r3, #4
 80010c2:	d108      	bne.n	80010d6 <led_task+0x11e>
					xQueueSend(q_print, &msg_no_active_effect, portMAX_DELAY);
 80010c4:	4b43      	ldr	r3, [pc, #268]	@ (80011d4 <led_task+0x21c>)
 80010c6:	6818      	ldr	r0, [r3, #0]
 80010c8:	2300      	movs	r3, #0
 80010ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010ce:	4949      	ldr	r1, [pc, #292]	@ (80011f4 <led_task+0x23c>)
 80010d0:	f005 fb3a 	bl	8006748 <xQueueGenericSend>
 80010d4:	e06e      	b.n	80011b4 <led_task+0x1fc>
				}
				// Check that frequency is between 1 and 10 Hz
				else if(freq > 10) {
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	2b0a      	cmp	r3, #10
 80010da:	dd08      	ble.n	80010ee <led_task+0x136>
					xQueueSend(q_print, &msg_inv_freq, portMAX_DELAY);
 80010dc:	4b3d      	ldr	r3, [pc, #244]	@ (80011d4 <led_task+0x21c>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	2300      	movs	r3, #0
 80010e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010e6:	4944      	ldr	r1, [pc, #272]	@ (80011f8 <led_task+0x240>)
 80010e8:	f005 fb2e 	bl	8006748 <xQueueGenericSend>
 80010ec:	e062      	b.n	80011b4 <led_task+0x1fc>
				}
				// Change timer frequency
				else {
					period = (1.0 / freq) * 1000;
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa27 	bl	8000544 <__aeabi_i2d>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	493f      	ldr	r1, [pc, #252]	@ (80011fc <led_task+0x244>)
 8001100:	f7ff fbb4 	bl	800086c <__aeabi_ddiv>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <led_task+0x248>)
 8001112:	f7ff fa81 	bl	8000618 <__aeabi_dmul>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff fc8d 	bl	8000a3c <__aeabi_d2iz>
 8001122:	4603      	mov	r3, r0
 8001124:	617b      	str	r3, [r7, #20]
					if (xTimerChangePeriod(handle_led_timer[curr_led_state], pdMS_TO_TICKS(period), 0) != pdPASS) {
 8001126:	4b2e      	ldr	r3, [pc, #184]	@ (80011e0 <led_task+0x228>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	461a      	mov	r2, r3
 800112c:	4b35      	ldr	r3, [pc, #212]	@ (8001204 <led_task+0x24c>)
 800112e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001138:	fb02 f303 	mul.w	r3, r2, r3
 800113c:	4a32      	ldr	r2, [pc, #200]	@ (8001208 <led_task+0x250>)
 800113e:	fba2 2303 	umull	r2, r3, r2, r3
 8001142:	099a      	lsrs	r2, r3, #6
 8001144:	2300      	movs	r3, #0
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	2300      	movs	r3, #0
 800114a:	2104      	movs	r1, #4
 800114c:	f007 f92c 	bl	80083a8 <xTimerGenericCommand>
 8001150:	4603      	mov	r3, r0
 8001152:	2b01      	cmp	r3, #1
 8001154:	d02e      	beq.n	80011b4 <led_task+0x1fc>
						// If frequency update was not successful, notify the user
						xQueueSend(q_print, &msg_err_freq, portMAX_DELAY);
 8001156:	4b1f      	ldr	r3, [pc, #124]	@ (80011d4 <led_task+0x21c>)
 8001158:	6818      	ldr	r0, [r3, #0]
 800115a:	2300      	movs	r3, #0
 800115c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001160:	492a      	ldr	r1, [pc, #168]	@ (800120c <led_task+0x254>)
 8001162:	f005 faf1 	bl	8006748 <xQueueGenericSend>
 8001166:	e025      	b.n	80011b4 <led_task+0x1fc>
					}
				}
			}
			else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4929      	ldr	r1, [pc, #164]	@ (8001210 <led_task+0x258>)
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f82f 	bl	80001d0 <strcmp>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10c      	bne.n	8001192 <led_task+0x1da>
				// Update the system state
				curr_sys_state = sMainMenu;
 8001178:	4b26      	ldr	r3, [pc, #152]	@ (8001214 <led_task+0x25c>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]

				// Notify the main menu task
				xTaskNotify(handle_main_menu_task, 0, eNoAction);
 800117e:	4b26      	ldr	r3, [pc, #152]	@ (8001218 <led_task+0x260>)
 8001180:	6818      	ldr	r0, [r3, #0]
 8001182:	2300      	movs	r3, #0
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2300      	movs	r3, #0
 8001188:	2200      	movs	r2, #0
 800118a:	2100      	movs	r1, #0
 800118c:	f006 fe2a 	bl	8007de4 <xTaskGenericNotify>
 8001190:	e010      	b.n	80011b4 <led_task+0x1fc>
			}
			else												// Invalid response
				xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);
 8001192:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <led_task+0x21c>)
 8001194:	6818      	ldr	r0, [r3, #0]
 8001196:	2300      	movs	r3, #0
 8001198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800119c:	491f      	ldr	r1, [pc, #124]	@ (800121c <led_task+0x264>)
 800119e:	f005 fad3 	bl	8006748 <xQueueGenericSend>
 80011a2:	e007      	b.n	80011b4 <led_task+0x1fc>
		}
		else {
			// If user input is longer than 4 characters, notify user of invalid response
			xQueueSend(q_print, &msg_inv_led, portMAX_DELAY);
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <led_task+0x21c>)
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	2300      	movs	r3, #0
 80011aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011ae:	491b      	ldr	r1, [pc, #108]	@ (800121c <led_task+0x264>)
 80011b0:	f005 faca 	bl	8006748 <xQueueGenericSend>
		}

		// Notify self / led task if not returning to the main menu
		if (sLedMenu == curr_sys_state)
 80011b4:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <led_task+0x25c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	f47f af06 	bne.w	8000fca <led_task+0x12>
			xTaskNotify(handle_led_task, 0, eNoAction);
 80011be:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <led_task+0x268>)
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	2300      	movs	r3, #0
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	2300      	movs	r3, #0
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	f006 fe0a 	bl	8007de4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80011d0:	e6fb      	b.n	8000fca <led_task+0x12>
 80011d2:	bf00      	nop
 80011d4:	20000258 	.word	0x20000258
 80011d8:	2000001c 	.word	0x2000001c
 80011dc:	08009f58 	.word	0x08009f58
 80011e0:	20000020 	.word	0x20000020
 80011e4:	08009f60 	.word	0x08009f60
 80011e8:	08009f64 	.word	0x08009f64
 80011ec:	08009f68 	.word	0x08009f68
 80011f0:	08009f6c 	.word	0x08009f6c
 80011f4:	20000010 	.word	0x20000010
 80011f8:	20000018 	.word	0x20000018
 80011fc:	3ff00000 	.word	0x3ff00000
 8001200:	408f4000 	.word	0x408f4000
 8001204:	20000260 	.word	0x20000260
 8001208:	10624dd3 	.word	0x10624dd3
 800120c:	20000014 	.word	0x20000014
 8001210:	08009f70 	.word	0x08009f70
 8001214:	20000271 	.word	0x20000271
 8001218:	20000240 	.word	0x20000240
 800121c:	2000000c 	.word	0x2000000c
 8001220:	2000024c 	.word	0x2000024c

08001224 <led_callback>:
 * @note The function assumes that the timer IDs correspond directly to the LED effects to be executed *
 *       and relies on proper timer setup and management by the calling code.						   *
 ******************************************************************************************************/

void led_callback(TimerHandle_t xTimer)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	// Get timer ID
	int id = (uint32_t)pvTimerGetTimerID(xTimer);
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f007 fba5 	bl	800897c <pvTimerGetTimerID>
 8001232:	4603      	mov	r3, r0
 8001234:	60fb      	str	r3, [r7, #12]

	// LED effects correspond to timer ID's
	int effect = id;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	60bb      	str	r3, [r7, #8]
	execute_led_effect(effect);
 800123a:	68b8      	ldr	r0, [r7, #8]
 800123c:	f000 f8c4 	bl	80013c8 <execute_led_effect>
}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <set_led_timer>:
 * @note This function assumes that `handle_led_timer[]` array is properly initialized and contains    *
 *       valid FreeRTOS software timer handles for each LED effect.									   *
 ******************************************************************************************************/

void set_led_timer(led_effect_t effect)
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b087      	sub	sp, #28
 800124c:	af02      	add	r7, sp, #8
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
	// Turn off all timers
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	e00e      	b.n	8001276 <set_led_timer+0x2e>
		xTimerStop(handle_led_timer[i], portMAX_DELAY);
 8001258:	4a13      	ldr	r2, [pc, #76]	@ (80012a8 <set_led_timer+0x60>)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2300      	movs	r3, #0
 8001268:	2200      	movs	r2, #0
 800126a:	2103      	movs	r1, #3
 800126c:	f007 f89c 	bl	80083a8 <xTimerGenericCommand>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3301      	adds	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b03      	cmp	r3, #3
 800127a:	dded      	ble.n	8001258 <set_led_timer+0x10>
	}

	// Start the selected timer
	if(effectNone != effect) {
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	2b04      	cmp	r3, #4
 8001280:	d00e      	beq.n	80012a0 <set_led_timer+0x58>
		xTimerStart(handle_led_timer[effect], portMAX_DELAY);
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	4a08      	ldr	r2, [pc, #32]	@ (80012a8 <set_led_timer+0x60>)
 8001286:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800128a:	f006 f979 	bl	8007580 <xTaskGetTickCount>
 800128e:	4602      	mov	r2, r0
 8001290:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2300      	movs	r3, #0
 8001298:	2101      	movs	r1, #1
 800129a:	4620      	mov	r0, r4
 800129c:	f007 f884 	bl	80083a8 <xTimerGenericCommand>
	}
}
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd90      	pop	{r4, r7, pc}
 80012a8:	20000260 	.word	0x20000260

080012ac <control_all_leds>:
 * 																									   *
 * @note This function assumes that the macros for each on-board LED are configured correctly.	       *
 ******************************************************************************************************/

void control_all_leds(int state)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, state);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012be:	480f      	ldr	r0, [pc, #60]	@ (80012fc <control_all_leds+0x50>)
 80012c0:	f001 fefe 	bl	80030c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, state);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012ce:	480b      	ldr	r0, [pc, #44]	@ (80012fc <control_all_leds+0x50>)
 80012d0:	f001 fef6 	bl	80030c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, state);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	461a      	mov	r2, r3
 80012da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012de:	4807      	ldr	r0, [pc, #28]	@ (80012fc <control_all_leds+0x50>)
 80012e0:	f001 feee 	bl	80030c0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, state);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	461a      	mov	r2, r3
 80012ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012ee:	4803      	ldr	r0, [pc, #12]	@ (80012fc <control_all_leds+0x50>)
 80012f0:	f001 fee6 	bl	80030c0 <HAL_GPIO_WritePin>
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40020c00 	.word	0x40020c00

08001300 <control_led_group>:
 * @note The provided `led_mode` specifies which LED group should be turned on (ex. LED_EVEN). The	   *
 *       other LED group (ex. LED_ODD) will be turned off.											   *
 ******************************************************************************************************/

void control_led_group(int led_mode)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	// Turn on even LEDs
	if(LED_EVEN == led_mode) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d118      	bne.n	8001340 <control_led_group+0x40>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001314:	4818      	ldr	r0, [pc, #96]	@ (8001378 <control_led_group+0x78>)
 8001316:	f001 fed3 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001320:	4815      	ldr	r0, [pc, #84]	@ (8001378 <control_led_group+0x78>)
 8001322:	f001 fecd 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800132c:	4812      	ldr	r0, [pc, #72]	@ (8001378 <control_led_group+0x78>)
 800132e:	f001 fec7 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 8001332:	2201      	movs	r2, #1
 8001334:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <control_led_group+0x78>)
 800133a:	f001 fec1 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
	}
}
 800133e:	e017      	b.n	8001370 <control_led_group+0x70>
		HAL_GPIO_WritePin(ORANGE_LED_PORT, ORANGE_LED_PIN, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001346:	480c      	ldr	r0, [pc, #48]	@ (8001378 <control_led_group+0x78>)
 8001348:	f001 feba 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001352:	4809      	ldr	r0, [pc, #36]	@ (8001378 <control_led_group+0x78>)
 8001354:	f001 feb4 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLUE_LED_PORT, BLUE_LED_PIN, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800135e:	4806      	ldr	r0, [pc, #24]	@ (8001378 <control_led_group+0x78>)
 8001360:	f001 feae 	bl	80030c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800136a:	4803      	ldr	r0, [pc, #12]	@ (8001378 <control_led_group+0x78>)
 800136c:	f001 fea8 	bl	80030c0 <HAL_GPIO_WritePin>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40020c00 	.word	0x40020c00

0800137c <control_single_led>:
 * @note `config` dictates the LED states, ex. 0x05 = 0101 = Green and Red LEDs on, Orange and Blue    *
 *       LEDs off.																					   *
 ******************************************************************************************************/

void control_single_led(int config)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	// Orange		LD3			GPIO_PIN_13		0x2000  //
	// Red			LD5			GPIO_PIN_14		0x4000  //
	// Blue			LD6			GPIO_PIN_15		0x8000  //
	//////////////////////////////////////////////////////

	for(int i=0; i<NUM_LED_TIMERS; i++) {
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	e014      	b.n	80013b4 <control_single_led+0x38>
		HAL_GPIO_WritePin(GREEN_LED_PORT, (GREEN_LED_PIN << i), ((config >> i) & 0x1));
 800138a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	b299      	uxth	r1, r3
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	fa42 f303 	asr.w	r3, r2, r3
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	461a      	mov	r2, r3
 80013a8:	4806      	ldr	r0, [pc, #24]	@ (80013c4 <control_single_led+0x48>)
 80013aa:	f001 fe89 	bl	80030c0 <HAL_GPIO_WritePin>
	for(int i=0; i<NUM_LED_TIMERS; i++) {
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	3301      	adds	r3, #1
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	dde7      	ble.n	800138a <control_single_led+0xe>
	}
}
 80013ba:	bf00      	nop
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40020c00 	.word	0x40020c00

080013c8 <execute_led_effect>:
 * @note This function assumes that functions `control_all_leds()`, `control_led_group()`, and 		   *
 *       `control_single_led()` are implemented to control the LEDs accordingly.			 		   *
 ******************************************************************************************************/

void execute_led_effect(int effect)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	// Flag used for effects E1 and E2
	static int flag = 1;
	// i and used for effects E3 and E4
	static int i = 0;

	switch(effect) {
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b03      	cmp	r3, #3
 80013d4:	d854      	bhi.n	8001480 <execute_led_effect+0xb8>
 80013d6:	a201      	add	r2, pc, #4	@ (adr r2, 80013dc <execute_led_effect+0x14>)
 80013d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013dc:	080013ed 	.word	0x080013ed
 80013e0:	08001411 	.word	0x08001411
 80013e4:	08001435 	.word	0x08001435
 80013e8:	0800145b 	.word	0x0800145b
		case effectE1:
			// Flash all LEDs in unison
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 80013ec:	4b27      	ldr	r3, [pc, #156]	@ (800148c <execute_led_effect+0xc4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f083 0301 	eor.w	r3, r3, #1
 80013f4:	4a25      	ldr	r2, [pc, #148]	@ (800148c <execute_led_effect+0xc4>)
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	4b24      	ldr	r3, [pc, #144]	@ (800148c <execute_led_effect+0xc4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <execute_led_effect+0x40>
 8001400:	2000      	movs	r0, #0
 8001402:	f7ff ff53 	bl	80012ac <control_all_leds>
			break;
 8001406:	e03c      	b.n	8001482 <execute_led_effect+0xba>
			(flag ^= 1) ? control_all_leds(LED_OFF) : control_all_leds(LED_ON);
 8001408:	2001      	movs	r0, #1
 800140a:	f7ff ff4f 	bl	80012ac <control_all_leds>
			break;
 800140e:	e038      	b.n	8001482 <execute_led_effect+0xba>
		case effectE2:
			// Flash even and odd LEDs back and forth
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 8001410:	4b1e      	ldr	r3, [pc, #120]	@ (800148c <execute_led_effect+0xc4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f083 0301 	eor.w	r3, r3, #1
 8001418:	4a1c      	ldr	r2, [pc, #112]	@ (800148c <execute_led_effect+0xc4>)
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <execute_led_effect+0xc4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <execute_led_effect+0x64>
 8001424:	2000      	movs	r0, #0
 8001426:	f7ff ff6b 	bl	8001300 <control_led_group>
			break;
 800142a:	e02a      	b.n	8001482 <execute_led_effect+0xba>
			(flag ^= 1) ? control_led_group(LED_EVEN) : control_led_group(LED_ODD);
 800142c:	2001      	movs	r0, #1
 800142e:	f7ff ff67 	bl	8001300 <control_led_group>
			break;
 8001432:	e026      	b.n	8001482 <execute_led_effect+0xba>
		case effectE3:
			// Move the illuminated LED around the circle of on-board LEDs
			control_single_led(0x1 << (i++ % 4));
 8001434:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <execute_led_effect+0xc8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	1c5a      	adds	r2, r3, #1
 800143a:	4915      	ldr	r1, [pc, #84]	@ (8001490 <execute_led_effect+0xc8>)
 800143c:	600a      	str	r2, [r1, #0]
 800143e:	425a      	negs	r2, r3
 8001440:	f003 0303 	and.w	r3, r3, #3
 8001444:	f002 0203 	and.w	r2, r2, #3
 8001448:	bf58      	it	pl
 800144a:	4253      	negpl	r3, r2
 800144c:	2201      	movs	r2, #1
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff92 	bl	800137c <control_single_led>
			break;
 8001458:	e013      	b.n	8001482 <execute_led_effect+0xba>
		case effectE4:
			// Move the illuminated LED around the circle of on-board LEDs in opposite direction of effect E3
			control_single_led(0x08 >> (i++ % 4));
 800145a:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <execute_led_effect+0xc8>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	1c5a      	adds	r2, r3, #1
 8001460:	490b      	ldr	r1, [pc, #44]	@ (8001490 <execute_led_effect+0xc8>)
 8001462:	600a      	str	r2, [r1, #0]
 8001464:	425a      	negs	r2, r3
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	f002 0203 	and.w	r2, r2, #3
 800146e:	bf58      	it	pl
 8001470:	4253      	negpl	r3, r2
 8001472:	2208      	movs	r2, #8
 8001474:	fa42 f303 	asr.w	r3, r2, r3
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff7f 	bl	800137c <control_single_led>
			break;
 800147e:	e000      	b.n	8001482 <execute_led_effect+0xba>
		default:
			break;
 8001480:	bf00      	nop
	}
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000024 	.word	0x20000024
 8001490:	20000110 	.word	0x20000110

08001494 <parse_freq_string>:
 *       validate the value range explicitly. It relies on other components to handle invalid values.  *
 ******************************************************************************************************/


int parse_freq_string(message_t *msg, int *freq_Hz)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
    // Check if the input string is at least 2 characters long (F and one digit)
    int len = strlen((char *)msg->payload);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7fe fe9f 	bl	80001e4 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	60bb      	str	r3, [r7, #8]
    if (len < 2 || len > 4) return 0;
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	dd02      	ble.n	80014b6 <parse_freq_string+0x22>
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	dd01      	ble.n	80014ba <parse_freq_string+0x26>
 80014b6:	2300      	movs	r3, #0
 80014b8:	e025      	b.n	8001506 <parse_freq_string+0x72>

    // Check if the first character is 'F'
    if (msg->payload[0] != 'F') return 0;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b46      	cmp	r3, #70	@ 0x46
 80014c0:	d001      	beq.n	80014c6 <parse_freq_string+0x32>
 80014c2:	2300      	movs	r3, #0
 80014c4:	e01f      	b.n	8001506 <parse_freq_string+0x72>

    // Check if the remaining characters are digits
    for (int i = 1; i < len; i++)
 80014c6:	2301      	movs	r3, #1
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	e010      	b.n	80014ee <parse_freq_string+0x5a>
    {
        if (!isdigit(msg->payload[i])) return 0;
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001510 <parse_freq_string+0x7c>)
 80014d8:	4413      	add	r3, r2
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d101      	bne.n	80014e8 <parse_freq_string+0x54>
 80014e4:	2300      	movs	r3, #0
 80014e6:	e00e      	b.n	8001506 <parse_freq_string+0x72>
    for (int i = 1; i < len; i++)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	3301      	adds	r3, #1
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	dbea      	blt.n	80014cc <parse_freq_string+0x38>
    }

    // Convert the numeric part to an integer
    *freq_Hz = freq_str_to_int(msg, len);
 80014f6:	68b9      	ldr	r1, [r7, #8]
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f80b 	bl	8001514 <freq_str_to_int>
 80014fe:	4602      	mov	r2, r0
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	601a      	str	r2, [r3, #0]
    return 1;
 8001504:	2301      	movs	r3, #1
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	0800a408 	.word	0x0800a408

08001514 <freq_str_to_int>:
 *       invalid formats or edge cases (e.g., non-numeric characters). It relies on proper validation  *
 *       by the calling function.																	   *
 ******************************************************************************************************/

int freq_str_to_int(message_t *msg, int len)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
	int ret = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<len; i++) {
 8001522:	2301      	movs	r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	e00f      	b.n	8001548 <freq_str_to_int+0x34>
		ret = ret * 10 + (msg->payload[i] - '0'); // Convert from ASCII to an integer
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4619      	mov	r1, r3
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	4413      	add	r3, r2
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	3b30      	subs	r3, #48	@ 0x30
 800153e:	440b      	add	r3, r1
 8001540:	60fb      	str	r3, [r7, #12]
	for(int i=1; i<len; i++) {
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	3301      	adds	r3, #1
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	dbeb      	blt.n	8001528 <freq_str_to_int+0x14>
	}

	return ret;
 8001550:	68fb      	ldr	r3, [r7, #12]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <rtc_task>:
 * @note There are multiple state machines handled here: the overall system state machine and the	   *
 *       RTC-specific state machine.																   *
 ******************************************************************************************************/

void rtc_task(void *param)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
	message_t *msg;

	while(1) {

		// Wait for notification from another task
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001568:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2300      	movs	r3, #0
 8001570:	2200      	movs	r2, #0
 8001572:	2100      	movs	r1, #0
 8001574:	2000      	movs	r0, #0
 8001576:	f006 fbb5 	bl	8007ce4 <xTaskGenericNotifyWait>

		while(curr_sys_state != sMainMenu) {
 800157a:	e1e5      	b.n	8001948 <rtc_task+0x3e8>

			switch(curr_sys_state) {
 800157c:	4bb3      	ldr	r3, [pc, #716]	@ (800184c <rtc_task+0x2ec>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b05      	cmp	r3, #5
 8001582:	f000 8116 	beq.w	80017b2 <rtc_task+0x252>
 8001586:	2b05      	cmp	r3, #5
 8001588:	f300 81cf 	bgt.w	800192a <rtc_task+0x3ca>
 800158c:	2b03      	cmp	r3, #3
 800158e:	d002      	beq.n	8001596 <rtc_task+0x36>
 8001590:	2b04      	cmp	r3, #4
 8001592:	d07a      	beq.n	800168a <rtc_task+0x12a>
 8001594:	e1c9      	b.n	800192a <rtc_task+0x3ca>
				/***** RTC main menu state *****/
				case sRtcMenu:
					// Display RTC menu for the user, show current time and date
					xQueueSend(q_print, &msg_rtc_menu_1, portMAX_DELAY);
 8001596:	4bae      	ldr	r3, [pc, #696]	@ (8001850 <rtc_task+0x2f0>)
 8001598:	6818      	ldr	r0, [r3, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015a0:	49ac      	ldr	r1, [pc, #688]	@ (8001854 <rtc_task+0x2f4>)
 80015a2:	f005 f8d1 	bl	8006748 <xQueueGenericSend>
					show_time_date();
 80015a6:	f000 fa6d 	bl	8001a84 <show_time_date>
					xQueueSend(q_print, &msg_rtc_menu_2, portMAX_DELAY);
 80015aa:	4ba9      	ldr	r3, [pc, #676]	@ (8001850 <rtc_task+0x2f0>)
 80015ac:	6818      	ldr	r0, [r3, #0]
 80015ae:	2300      	movs	r3, #0
 80015b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015b4:	49a8      	ldr	r1, [pc, #672]	@ (8001858 <rtc_task+0x2f8>)
 80015b6:	f005 f8c7 	bl	8006748 <xQueueGenericSend>

					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80015ba:	f107 0308 	add.w	r3, r7, #8
 80015be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015c2:	9200      	str	r2, [sp, #0]
 80015c4:	2200      	movs	r2, #0
 80015c6:	2100      	movs	r1, #0
 80015c8:	2000      	movs	r0, #0
 80015ca:	f006 fb8b 	bl	8007ce4 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	617b      	str	r3, [r7, #20]

					// Process command, update date / time accordingly
					if(msg->len <= 4) {
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d84b      	bhi.n	8001672 <rtc_task+0x112>
						if(!strcmp((char*)msg->payload, "Date")) {			// Configure date
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	499f      	ldr	r1, [pc, #636]	@ (800185c <rtc_task+0x2fc>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f7fe fdf6 	bl	80001d0 <strcmp>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10b      	bne.n	8001602 <rtc_task+0xa2>
							// Update the system state
							curr_sys_state = sRtcDateConfig;
 80015ea:	4b98      	ldr	r3, [pc, #608]	@ (800184c <rtc_task+0x2ec>)
 80015ec:	2204      	movs	r2, #4
 80015ee:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mo, portMAX_DELAY);
 80015f0:	4b97      	ldr	r3, [pc, #604]	@ (8001850 <rtc_task+0x2f0>)
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015fa:	4999      	ldr	r1, [pc, #612]	@ (8001860 <rtc_task+0x300>)
 80015fc:	f005 f8a4 	bl	8006748 <xQueueGenericSend>
					else {
						// If user input is longer than 4 characters, notify user of invalid response
						curr_sys_state = sMainMenu;
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
					}
					break;
 8001600:	e1a2      	b.n	8001948 <rtc_task+0x3e8>
						else if (!strcmp((char*)msg->payload, "Time")) {	// Configure time
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	4997      	ldr	r1, [pc, #604]	@ (8001864 <rtc_task+0x304>)
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe fde2 	bl	80001d0 <strcmp>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d10b      	bne.n	800162a <rtc_task+0xca>
							curr_sys_state = sRtcTimeConfig;
 8001612:	4b8e      	ldr	r3, [pc, #568]	@ (800184c <rtc_task+0x2ec>)
 8001614:	2205      	movs	r2, #5
 8001616:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_hh, portMAX_DELAY);
 8001618:	4b8d      	ldr	r3, [pc, #564]	@ (8001850 <rtc_task+0x2f0>)
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001622:	4991      	ldr	r1, [pc, #580]	@ (8001868 <rtc_task+0x308>)
 8001624:	f005 f890 	bl	8006748 <xQueueGenericSend>
					break;
 8001628:	e18e      	b.n	8001948 <rtc_task+0x3e8>
						else if (!strcmp((char*)msg->payload, "Rfsh")) {	// Refresh the date and time
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	498f      	ldr	r1, [pc, #572]	@ (800186c <rtc_task+0x30c>)
 800162e:	4618      	mov	r0, r3
 8001630:	f7fe fdce 	bl	80001d0 <strcmp>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d103      	bne.n	8001642 <rtc_task+0xe2>
							curr_sys_state = sRtcMenu;
 800163a:	4b84      	ldr	r3, [pc, #528]	@ (800184c <rtc_task+0x2ec>)
 800163c:	2203      	movs	r2, #3
 800163e:	701a      	strb	r2, [r3, #0]
					break;
 8001640:	e182      	b.n	8001948 <rtc_task+0x3e8>
						else if (!strcmp((char*)msg->payload, "Main")) {	// Back to main menu
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	498a      	ldr	r1, [pc, #552]	@ (8001870 <rtc_task+0x310>)
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe fdc2 	bl	80001d0 <strcmp>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <rtc_task+0xfa>
							curr_sys_state = sMainMenu;
 8001652:	4b7e      	ldr	r3, [pc, #504]	@ (800184c <rtc_task+0x2ec>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
					break;
 8001658:	e176      	b.n	8001948 <rtc_task+0x3e8>
							curr_sys_state = sMainMenu;
 800165a:	4b7c      	ldr	r3, [pc, #496]	@ (800184c <rtc_task+0x2ec>)
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
							xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8001660:	4b7b      	ldr	r3, [pc, #492]	@ (8001850 <rtc_task+0x2f0>)
 8001662:	6818      	ldr	r0, [r3, #0]
 8001664:	2300      	movs	r3, #0
 8001666:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800166a:	4982      	ldr	r1, [pc, #520]	@ (8001874 <rtc_task+0x314>)
 800166c:	f005 f86c 	bl	8006748 <xQueueGenericSend>
					break;
 8001670:	e16a      	b.n	8001948 <rtc_task+0x3e8>
						curr_sys_state = sMainMenu;
 8001672:	4b76      	ldr	r3, [pc, #472]	@ (800184c <rtc_task+0x2ec>)
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]
						xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8001678:	4b75      	ldr	r3, [pc, #468]	@ (8001850 <rtc_task+0x2f0>)
 800167a:	6818      	ldr	r0, [r3, #0]
 800167c:	2300      	movs	r3, #0
 800167e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001682:	497c      	ldr	r1, [pc, #496]	@ (8001874 <rtc_task+0x314>)
 8001684:	f005 f860 	bl	8006748 <xQueueGenericSend>
					break;
 8001688:	e15e      	b.n	8001948 <rtc_task+0x3e8>
				/***** RTC date configuration state *****/
				case sRtcDateConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001692:	9200      	str	r2, [sp, #0]
 8001694:	2200      	movs	r2, #0
 8001696:	2100      	movs	r1, #0
 8001698:	2000      	movs	r0, #0
 800169a:	f006 fb23 	bl	8007ce4 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	617b      	str	r3, [r7, #20]

					// Configure month, date, year, or day of week accordingly
					switch(curr_rtc_state) {
 80016a2:	4b75      	ldr	r3, [pc, #468]	@ (8001878 <rtc_task+0x318>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	f200 814b 	bhi.w	8001942 <rtc_task+0x3e2>
 80016ac:	a201      	add	r2, pc, #4	@ (adr r2, 80016b4 <rtc_task+0x154>)
 80016ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b2:	bf00      	nop
 80016b4:	080016c5 	.word	0x080016c5
 80016b8:	080016f5 	.word	0x080016f5
 80016bc:	08001725 	.word	0x08001725
 80016c0:	08001755 	.word	0x08001755
						case MONTH_CONFIG:									// Month config
							uint8_t m = getnumber(msg->payload, msg->len);
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	4619      	mov	r1, r3
 80016cc:	4610      	mov	r0, r2
 80016ce:	f000 f95b 	bl	8001988 <getnumber>
 80016d2:	4603      	mov	r3, r0
 80016d4:	733b      	strb	r3, [r7, #12]
							date.Month = m;
 80016d6:	4a69      	ldr	r2, [pc, #420]	@ (800187c <rtc_task+0x31c>)
 80016d8:	7b3b      	ldrb	r3, [r7, #12]
 80016da:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = DATE_CONFIG;
 80016dc:	4b66      	ldr	r3, [pc, #408]	@ (8001878 <rtc_task+0x318>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dd, portMAX_DELAY);
 80016e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001850 <rtc_task+0x2f0>)
 80016e4:	6818      	ldr	r0, [r3, #0]
 80016e6:	2300      	movs	r3, #0
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016ec:	4964      	ldr	r1, [pc, #400]	@ (8001880 <rtc_task+0x320>)
 80016ee:	f005 f82b 	bl	8006748 <xQueueGenericSend>
							break;
 80016f2:	e05d      	b.n	80017b0 <rtc_task+0x250>
						case DATE_CONFIG:									// Date config
							uint8_t d = getnumber(msg->payload, msg->len);
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4610      	mov	r0, r2
 80016fe:	f000 f943 	bl	8001988 <getnumber>
 8001702:	4603      	mov	r3, r0
 8001704:	737b      	strb	r3, [r7, #13]
							date.Date = d;
 8001706:	4a5d      	ldr	r2, [pc, #372]	@ (800187c <rtc_task+0x31c>)
 8001708:	7b7b      	ldrb	r3, [r7, #13]
 800170a:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = YEAR_CONFIG;
 800170c:	4b5a      	ldr	r3, [pc, #360]	@ (8001878 <rtc_task+0x318>)
 800170e:	2202      	movs	r2, #2
 8001710:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_yr, portMAX_DELAY);
 8001712:	4b4f      	ldr	r3, [pc, #316]	@ (8001850 <rtc_task+0x2f0>)
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	2300      	movs	r3, #0
 8001718:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800171c:	4959      	ldr	r1, [pc, #356]	@ (8001884 <rtc_task+0x324>)
 800171e:	f005 f813 	bl	8006748 <xQueueGenericSend>
							break;
 8001722:	e045      	b.n	80017b0 <rtc_task+0x250>
						case YEAR_CONFIG:									// Year config
							uint8_t y = getnumber(msg->payload, msg->len);
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	4619      	mov	r1, r3
 800172c:	4610      	mov	r0, r2
 800172e:	f000 f92b 	bl	8001988 <getnumber>
 8001732:	4603      	mov	r3, r0
 8001734:	73bb      	strb	r3, [r7, #14]
							date.Year = y;
 8001736:	4a51      	ldr	r2, [pc, #324]	@ (800187c <rtc_task+0x31c>)
 8001738:	7bbb      	ldrb	r3, [r7, #14]
 800173a:	70d3      	strb	r3, [r2, #3]
							curr_rtc_state = DAY_CONFIG;
 800173c:	4b4e      	ldr	r3, [pc, #312]	@ (8001878 <rtc_task+0x318>)
 800173e:	2203      	movs	r2, #3
 8001740:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_dow, portMAX_DELAY);
 8001742:	4b43      	ldr	r3, [pc, #268]	@ (8001850 <rtc_task+0x2f0>)
 8001744:	6818      	ldr	r0, [r3, #0]
 8001746:	2300      	movs	r3, #0
 8001748:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800174c:	494e      	ldr	r1, [pc, #312]	@ (8001888 <rtc_task+0x328>)
 800174e:	f004 fffb 	bl	8006748 <xQueueGenericSend>
							break;
 8001752:	e02d      	b.n	80017b0 <rtc_task+0x250>
						case DAY_CONFIG:									// Day of week config
							uint8_t day = getnumber(msg->payload, msg->len);
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	4619      	mov	r1, r3
 800175c:	4610      	mov	r0, r2
 800175e:	f000 f913 	bl	8001988 <getnumber>
 8001762:	4603      	mov	r3, r0
 8001764:	73fb      	strb	r3, [r7, #15]
							date.WeekDay = day;
 8001766:	4a45      	ldr	r2, [pc, #276]	@ (800187c <rtc_task+0x31c>)
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	7013      	strb	r3, [r2, #0]

							// Check that the user entered a valid date entry, configure date
							if(!validate_rtc_information(NULL, &date)) {
 800176c:	4943      	ldr	r1, [pc, #268]	@ (800187c <rtc_task+0x31c>)
 800176e:	2000      	movs	r0, #0
 8001770:	f000 f92b 	bl	80019ca <validate_rtc_information>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10b      	bne.n	8001792 <rtc_task+0x232>
								rtc_configure_date(&date);
 800177a:	4840      	ldr	r0, [pc, #256]	@ (800187c <rtc_task+0x31c>)
 800177c:	f000 f972 	bl	8001a64 <rtc_configure_date>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY);
 8001780:	4b33      	ldr	r3, [pc, #204]	@ (8001850 <rtc_task+0x2f0>)
 8001782:	6818      	ldr	r0, [r3, #0]
 8001784:	2300      	movs	r3, #0
 8001786:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800178a:	4940      	ldr	r1, [pc, #256]	@ (800188c <rtc_task+0x32c>)
 800178c:	f004 ffdc 	bl	8006748 <xQueueGenericSend>
 8001790:	e007      	b.n	80017a2 <rtc_task+0x242>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8001792:	4b2f      	ldr	r3, [pc, #188]	@ (8001850 <rtc_task+0x2f0>)
 8001794:	6818      	ldr	r0, [r3, #0]
 8001796:	2300      	movs	r3, #0
 8001798:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800179c:	4935      	ldr	r1, [pc, #212]	@ (8001874 <rtc_task+0x314>)
 800179e:	f004 ffd3 	bl	8006748 <xQueueGenericSend>
							}

							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 80017a2:	4b2a      	ldr	r3, [pc, #168]	@ (800184c <rtc_task+0x2ec>)
 80017a4:	2203      	movs	r2, #3
 80017a6:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 80017a8:	4b33      	ldr	r3, [pc, #204]	@ (8001878 <rtc_task+0x318>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
							break;
 80017ae:	bf00      	nop
					}
					break;
 80017b0:	e0c7      	b.n	8001942 <rtc_task+0x3e2>
				/***** RTC time configuration state *****/
				case sRtcTimeConfig:
					// Wait for the user to select their desired RTC configuration option
					xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 80017b2:	f107 0308 	add.w	r3, r7, #8
 80017b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017ba:	9200      	str	r2, [sp, #0]
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2000      	movs	r0, #0
 80017c2:	f006 fa8f 	bl	8007ce4 <xTaskGenericNotifyWait>
					msg = (message_t*)msg_addr;
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	617b      	str	r3, [r7, #20]

					// Configure hours, minutes, or seconds accordingly
					switch(curr_rtc_state) {
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <rtc_task+0x318>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	f200 80b9 	bhi.w	8001946 <rtc_task+0x3e6>
 80017d4:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <rtc_task+0x27c>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017ed 	.word	0x080017ed
 80017e0:	0800181d 	.word	0x0800181d
 80017e4:	0800189d 	.word	0x0800189d
 80017e8:	080018cd 	.word	0x080018cd
						case HH_CONFIG:
							uint8_t hour = getnumber(msg->payload, msg->len);
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	4619      	mov	r1, r3
 80017f4:	4610      	mov	r0, r2
 80017f6:	f000 f8c7 	bl	8001988 <getnumber>
 80017fa:	4603      	mov	r3, r0
 80017fc:	743b      	strb	r3, [r7, #16]
							time.Hours = hour;
 80017fe:	4a24      	ldr	r2, [pc, #144]	@ (8001890 <rtc_task+0x330>)
 8001800:	7c3b      	ldrb	r3, [r7, #16]
 8001802:	7013      	strb	r3, [r2, #0]
							curr_rtc_state = MM_CONFIG;
 8001804:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <rtc_task+0x318>)
 8001806:	2201      	movs	r2, #1
 8001808:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_mm, portMAX_DELAY);
 800180a:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <rtc_task+0x2f0>)
 800180c:	6818      	ldr	r0, [r3, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001814:	491f      	ldr	r1, [pc, #124]	@ (8001894 <rtc_task+0x334>)
 8001816:	f004 ff97 	bl	8006748 <xQueueGenericSend>
							break;
 800181a:	e085      	b.n	8001928 <rtc_task+0x3c8>
						case MM_CONFIG:
							uint8_t min = getnumber(msg->payload, msg->len);
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	4619      	mov	r1, r3
 8001824:	4610      	mov	r0, r2
 8001826:	f000 f8af 	bl	8001988 <getnumber>
 800182a:	4603      	mov	r3, r0
 800182c:	747b      	strb	r3, [r7, #17]
							time.Minutes = min;
 800182e:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <rtc_task+0x330>)
 8001830:	7c7b      	ldrb	r3, [r7, #17]
 8001832:	7053      	strb	r3, [r2, #1]
							curr_rtc_state = SS_CONFIG;
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <rtc_task+0x318>)
 8001836:	2202      	movs	r2, #2
 8001838:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ss, portMAX_DELAY);
 800183a:	4b05      	ldr	r3, [pc, #20]	@ (8001850 <rtc_task+0x2f0>)
 800183c:	6818      	ldr	r0, [r3, #0]
 800183e:	2300      	movs	r3, #0
 8001840:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001844:	4914      	ldr	r1, [pc, #80]	@ (8001898 <rtc_task+0x338>)
 8001846:	f004 ff7f 	bl	8006748 <xQueueGenericSend>
							break;
 800184a:	e06d      	b.n	8001928 <rtc_task+0x3c8>
 800184c:	20000271 	.word	0x20000271
 8001850:	20000258 	.word	0x20000258
 8001854:	20000050 	.word	0x20000050
 8001858:	20000054 	.word	0x20000054
 800185c:	0800a198 	.word	0x0800a198
 8001860:	20000040 	.word	0x20000040
 8001864:	0800a1a0 	.word	0x0800a1a0
 8001868:	20000030 	.word	0x20000030
 800186c:	0800a1a8 	.word	0x0800a1a8
 8001870:	0800a1b0 	.word	0x0800a1b0
 8001874:	20000028 	.word	0x20000028
 8001878:	20000114 	.word	0x20000114
 800187c:	2000012c 	.word	0x2000012c
 8001880:	20000044 	.word	0x20000044
 8001884:	20000048 	.word	0x20000048
 8001888:	2000004c 	.word	0x2000004c
 800188c:	2000002c 	.word	0x2000002c
 8001890:	20000118 	.word	0x20000118
 8001894:	20000034 	.word	0x20000034
 8001898:	20000038 	.word	0x20000038
						case SS_CONFIG:
							uint8_t sec = getnumber(msg->payload, msg->len);
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	4619      	mov	r1, r3
 80018a4:	4610      	mov	r0, r2
 80018a6:	f000 f86f 	bl	8001988 <getnumber>
 80018aa:	4603      	mov	r3, r0
 80018ac:	74bb      	strb	r3, [r7, #18]
							time.Seconds = sec;
 80018ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001968 <rtc_task+0x408>)
 80018b0:	7cbb      	ldrb	r3, [r7, #18]
 80018b2:	7093      	strb	r3, [r2, #2]
							curr_rtc_state = AMPM_CONFIG;
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <rtc_task+0x40c>)
 80018b6:	2203      	movs	r2, #3
 80018b8:	601a      	str	r2, [r3, #0]
							xQueueSend(q_print, &msg_rtc_ampm, portMAX_DELAY);
 80018ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <rtc_task+0x410>)
 80018bc:	6818      	ldr	r0, [r3, #0]
 80018be:	2300      	movs	r3, #0
 80018c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018c4:	492b      	ldr	r1, [pc, #172]	@ (8001974 <rtc_task+0x414>)
 80018c6:	f004 ff3f 	bl	8006748 <xQueueGenericSend>
							break;
 80018ca:	e02d      	b.n	8001928 <rtc_task+0x3c8>
						case AMPM_CONFIG:
							uint8_t opt = getnumber(msg->payload, msg->len);
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	4619      	mov	r1, r3
 80018d4:	4610      	mov	r0, r2
 80018d6:	f000 f857 	bl	8001988 <getnumber>
 80018da:	4603      	mov	r3, r0
 80018dc:	74fb      	strb	r3, [r7, #19]
							time.TimeFormat = opt; // Note: 0 = RTC_HOURFORMAT12_AM, 1 = RTC_HOURFORMAT12_PM
 80018de:	4a22      	ldr	r2, [pc, #136]	@ (8001968 <rtc_task+0x408>)
 80018e0:	7cfb      	ldrb	r3, [r7, #19]
 80018e2:	70d3      	strb	r3, [r2, #3]
							
							// Check that the user entered a valid date entry, configure time
							if(!validate_rtc_information(&time, NULL)) {
 80018e4:	2100      	movs	r1, #0
 80018e6:	4820      	ldr	r0, [pc, #128]	@ (8001968 <rtc_task+0x408>)
 80018e8:	f000 f86f 	bl	80019ca <validate_rtc_information>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10b      	bne.n	800190a <rtc_task+0x3aa>
								rtc_configure_time(&time);
 80018f2:	481d      	ldr	r0, [pc, #116]	@ (8001968 <rtc_task+0x408>)
 80018f4:	f000 f8a0 	bl	8001a38 <rtc_configure_time>
								xQueueSend(q_print, &msg_conf, portMAX_DELAY);
 80018f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001970 <rtc_task+0x410>)
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	2300      	movs	r3, #0
 80018fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001902:	491d      	ldr	r1, [pc, #116]	@ (8001978 <rtc_task+0x418>)
 8001904:	f004 ff20 	bl	8006748 <xQueueGenericSend>
 8001908:	e007      	b.n	800191a <rtc_task+0x3ba>
							}
							else {
								xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 800190a:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <rtc_task+0x410>)
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	2300      	movs	r3, #0
 8001910:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001914:	4919      	ldr	r1, [pc, #100]	@ (800197c <rtc_task+0x41c>)
 8001916:	f004 ff17 	bl	8006748 <xQueueGenericSend>
							}
							// Update system state, send control back to RTC menu
							curr_sys_state = sRtcMenu;
 800191a:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <rtc_task+0x420>)
 800191c:	2203      	movs	r2, #3
 800191e:	701a      	strb	r2, [r3, #0]
							curr_rtc_state = 0;
 8001920:	4b12      	ldr	r3, [pc, #72]	@ (800196c <rtc_task+0x40c>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
							break;
 8001926:	bf00      	nop
					}
					break;
 8001928:	e00d      	b.n	8001946 <rtc_task+0x3e6>
				default:
					// Return control to the main menu task
					curr_sys_state = sMainMenu;
 800192a:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <rtc_task+0x420>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
					xQueueSend(q_print, &msg_inv_rtc, portMAX_DELAY);
 8001930:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <rtc_task+0x410>)
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	2300      	movs	r3, #0
 8001936:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800193a:	4910      	ldr	r1, [pc, #64]	@ (800197c <rtc_task+0x41c>)
 800193c:	f004 ff04 	bl	8006748 <xQueueGenericSend>
					break;
 8001940:	e002      	b.n	8001948 <rtc_task+0x3e8>
					break;
 8001942:	bf00      	nop
 8001944:	e000      	b.n	8001948 <rtc_task+0x3e8>
					break;
 8001946:	bf00      	nop
		while(curr_sys_state != sMainMenu) {
 8001948:	4b0d      	ldr	r3, [pc, #52]	@ (8001980 <rtc_task+0x420>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f47f ae15 	bne.w	800157c <rtc_task+0x1c>
			}

		} // while end

		// Notify the main menu task
		xTaskNotify(handle_main_menu_task, 0, eNoAction);
 8001952:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <rtc_task+0x424>)
 8001954:	6818      	ldr	r0, [r3, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	2300      	movs	r3, #0
 800195c:	2200      	movs	r2, #0
 800195e:	2100      	movs	r1, #0
 8001960:	f006 fa40 	bl	8007de4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001964:	e600      	b.n	8001568 <rtc_task+0x8>
 8001966:	bf00      	nop
 8001968:	20000118 	.word	0x20000118
 800196c:	20000114 	.word	0x20000114
 8001970:	20000258 	.word	0x20000258
 8001974:	2000003c 	.word	0x2000003c
 8001978:	2000002c 	.word	0x2000002c
 800197c:	20000028 	.word	0x20000028
 8001980:	20000271 	.word	0x20000271
 8001984:	20000240 	.word	0x20000240

08001988 <getnumber>:
 * @note This function assumes only one or two digits in the ASCII number. If there are more than	   *
 *       two digits, it will only convert the first two to a number.								   *
  ******************************************************************************************************/

uint8_t getnumber(uint8_t *p, int len)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
	return (len > 1) ? ( ((p[0]-48) * 10) + (p[1]-48) ) : (p[0]-48);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	2b01      	cmp	r3, #1
 8001996:	dd0e      	ble.n	80019b6 <getnumber+0x2e>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	0092      	lsls	r2, r2, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3301      	adds	r3, #1
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	4413      	add	r3, r2
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	3b10      	subs	r3, #16
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	e003      	b.n	80019be <getnumber+0x36>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	3b30      	subs	r3, #48	@ 0x30
 80019bc:	b2db      	uxtb	r3, r3
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <validate_rtc_information>:
 *       - Year should be in the range 0-99 (assumption is 21st century).							   *
 *       - Month should be in the range 1-12.														   *
  ******************************************************************************************************/

int validate_rtc_information(RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]
	if(time) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d011      	beq.n	80019fe <validate_rtc_information+0x34>
		if( (time->Hours > 12) || (time->Minutes > 59) || (time->Seconds > 59) || (time->TimeFormat > 1) )
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b0c      	cmp	r3, #12
 80019e0:	d80b      	bhi.n	80019fa <validate_rtc_information+0x30>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	785b      	ldrb	r3, [r3, #1]
 80019e6:	2b3b      	cmp	r3, #59	@ 0x3b
 80019e8:	d807      	bhi.n	80019fa <validate_rtc_information+0x30>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	789b      	ldrb	r3, [r3, #2]
 80019ee:	2b3b      	cmp	r3, #59	@ 0x3b
 80019f0:	d803      	bhi.n	80019fa <validate_rtc_information+0x30>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	78db      	ldrb	r3, [r3, #3]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d901      	bls.n	80019fe <validate_rtc_information+0x34>
			return 1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e015      	b.n	8001a2a <validate_rtc_information+0x60>
	}
	if(date) {
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d011      	beq.n	8001a28 <validate_rtc_information+0x5e>
		if( (date->Date > 31) || (date->WeekDay > 7) || (date->Year > 99) || (date->Month > 12) )
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	789b      	ldrb	r3, [r3, #2]
 8001a08:	2b1f      	cmp	r3, #31
 8001a0a:	d80b      	bhi.n	8001a24 <validate_rtc_information+0x5a>
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b07      	cmp	r3, #7
 8001a12:	d807      	bhi.n	8001a24 <validate_rtc_information+0x5a>
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	78db      	ldrb	r3, [r3, #3]
 8001a18:	2b63      	cmp	r3, #99	@ 0x63
 8001a1a:	d803      	bhi.n	8001a24 <validate_rtc_information+0x5a>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	785b      	ldrb	r3, [r3, #1]
 8001a20:	2b0c      	cmp	r3, #12
 8001a22:	d901      	bls.n	8001a28 <validate_rtc_information+0x5e>
			return 1;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <validate_rtc_information+0x60>
	}

	return 0;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <rtc_configure_time>:
 * @note The DayLightSaving defaults to RTC_DAYLIGHTSAVING_NONE (disable daylight saving).			   *
 * @note The StoreOperation defaults to RTC_STOREOPERATION_RESET.									   *														   *
  ******************************************************************************************************/

void rtc_configure_time(RTC_TimeTypeDef *time)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	time->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
	time->StoreOperation = RTC_STOREOPERATION_RESET;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]

	HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	4803      	ldr	r0, [pc, #12]	@ (8001a60 <rtc_configure_time+0x28>)
 8001a52:	f002 f97e 	bl	8003d52 <HAL_RTC_SetTime>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000180 	.word	0x20000180

08001a64 <rtc_configure_date>:
 * 																									   *
 * @note This function uses the HAL library to set the RTC date in binary format (RTC_FORMAT_BIN). 	   *
  ******************************************************************************************************/

void rtc_configure_date(RTC_DateTypeDef *date)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
	HAL_RTC_SetDate(&hrtc, date, RTC_FORMAT_BIN);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4803      	ldr	r0, [pc, #12]	@ (8001a80 <rtc_configure_date+0x1c>)
 8001a72:	f002 fa66 	bl	8003f42 <HAL_RTC_SetDate>
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000180 	.word	0x20000180

08001a84 <show_time_date>:
 * 		 format "day, month-date-year". 															   *
 * @note The function assumes the presence of a queue `q_print` to send the formatted strings.		   *
  ******************************************************************************************************/

void show_time_date(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08c      	sub	sp, #48	@ 0x30
 8001a88:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef rtc_time;

	static char *time = showtime;
	static char *date = showdate;

	memset(&rtc_date, 0, sizeof(rtc_date));
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	2204      	movs	r2, #4
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f007 fc16 	bl	80092c4 <memset>
	memset(&rtc_time, 0, sizeof(rtc_time));
 8001a98:	463b      	mov	r3, r7
 8001a9a:	2214      	movs	r2, #20
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f007 fc10 	bl	80092c4 <memset>

	// Get the RTC current time
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4837      	ldr	r0, [pc, #220]	@ (8001b88 <show_time_date+0x104>)
 8001aac:	f002 f9eb 	bl	8003e86 <HAL_RTC_GetTime>

	// Get the RTC current date
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4833      	ldr	r0, [pc, #204]	@ (8001b88 <show_time_date+0x104>)
 8001aba:	f002 fac6 	bl	800404a <HAL_RTC_GetDate>

	// Get AM / PM
	char *format;
	format = (rtc_time.TimeFormat == RTC_HOURFORMAT12_AM) ? "AM" : "PM";
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <show_time_date+0x44>
 8001ac4:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <show_time_date+0x108>)
 8001ac6:	e000      	b.n	8001aca <show_time_date+0x46>
 8001ac8:	4b31      	ldr	r3, [pc, #196]	@ (8001b90 <show_time_date+0x10c>)
 8001aca:	61bb      	str	r3, [r7, #24]

	// Display time format: hh:mm:ss [AM/PM]
	sprintf((char*)showtime, "%s:\t%02d:%02d:%02d [%s]", "\nCurrent Time & Date", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds, format);
 8001acc:	783b      	ldrb	r3, [r7, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	787b      	ldrb	r3, [r7, #1]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	78bb      	ldrb	r3, [r7, #2]
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	9302      	str	r3, [sp, #8]
 8001adc:	9101      	str	r1, [sp, #4]
 8001ade:	9200      	str	r2, [sp, #0]
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4a2c      	ldr	r2, [pc, #176]	@ (8001b94 <show_time_date+0x110>)
 8001ae4:	492c      	ldr	r1, [pc, #176]	@ (8001b98 <show_time_date+0x114>)
 8001ae6:	482d      	ldr	r0, [pc, #180]	@ (8001b9c <show_time_date+0x118>)
 8001ae8:	f007 fbcc 	bl	8009284 <siprintf>
	xQueueSend(q_print, &time, portMAX_DELAY);
 8001aec:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba0 <show_time_date+0x11c>)
 8001aee:	6818      	ldr	r0, [r3, #0]
 8001af0:	2300      	movs	r3, #0
 8001af2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001af6:	492b      	ldr	r1, [pc, #172]	@ (8001ba4 <show_time_date+0x120>)
 8001af8:	f004 fe26 	bl	8006748 <xQueueGenericSend>

	// Convert the user input day of the week from a number to a string
	switch(rtc_date.WeekDay) {
 8001afc:	7d3b      	ldrb	r3, [r7, #20]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	2b06      	cmp	r3, #6
 8001b02:	d826      	bhi.n	8001b52 <show_time_date+0xce>
 8001b04:	a201      	add	r2, pc, #4	@ (adr r2, 8001b0c <show_time_date+0x88>)
 8001b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b0a:	bf00      	nop
 8001b0c:	08001b29 	.word	0x08001b29
 8001b10:	08001b2f 	.word	0x08001b2f
 8001b14:	08001b35 	.word	0x08001b35
 8001b18:	08001b3b 	.word	0x08001b3b
 8001b1c:	08001b41 	.word	0x08001b41
 8001b20:	08001b47 	.word	0x08001b47
 8001b24:	08001b4d 	.word	0x08001b4d
		case 1:
			weekday = "Sunday";
 8001b28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <show_time_date+0x124>)
 8001b2a:	61fb      	str	r3, [r7, #28]
			break;
 8001b2c:	e011      	b.n	8001b52 <show_time_date+0xce>
		case 2:
			weekday = "Monday";
 8001b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bac <show_time_date+0x128>)
 8001b30:	61fb      	str	r3, [r7, #28]
			break;
 8001b32:	e00e      	b.n	8001b52 <show_time_date+0xce>
		case 3:
			weekday = "Tuesday";
 8001b34:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb0 <show_time_date+0x12c>)
 8001b36:	61fb      	str	r3, [r7, #28]
			break;
 8001b38:	e00b      	b.n	8001b52 <show_time_date+0xce>
		case 4:
			weekday = "Wednesday";
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <show_time_date+0x130>)
 8001b3c:	61fb      	str	r3, [r7, #28]
			break;
 8001b3e:	e008      	b.n	8001b52 <show_time_date+0xce>
		case 5:
			weekday = "Thursday";
 8001b40:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb8 <show_time_date+0x134>)
 8001b42:	61fb      	str	r3, [r7, #28]
			break;
 8001b44:	e005      	b.n	8001b52 <show_time_date+0xce>
		case 6:
			weekday = "Friday";
 8001b46:	4b1d      	ldr	r3, [pc, #116]	@ (8001bbc <show_time_date+0x138>)
 8001b48:	61fb      	str	r3, [r7, #28]
			break;
 8001b4a:	e002      	b.n	8001b52 <show_time_date+0xce>
		case 7:
			weekday = "Saturday";
 8001b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <show_time_date+0x13c>)
 8001b4e:	61fb      	str	r3, [r7, #28]
			break;
 8001b50:	bf00      	nop
	}
	
	// Display date format: day, month-date-year
	sprintf((char*)showdate, "\t%s, %02d-%02d-%02d\n", weekday, rtc_date.Month, rtc_date.Date, rtc_date.Year + 2000);
 8001b52:	7d7b      	ldrb	r3, [r7, #21]
 8001b54:	4619      	mov	r1, r3
 8001b56:	7dbb      	ldrb	r3, [r7, #22]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	7dfb      	ldrb	r3, [r7, #23]
 8001b5c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	9200      	str	r2, [sp, #0]
 8001b64:	460b      	mov	r3, r1
 8001b66:	69fa      	ldr	r2, [r7, #28]
 8001b68:	4916      	ldr	r1, [pc, #88]	@ (8001bc4 <show_time_date+0x140>)
 8001b6a:	4817      	ldr	r0, [pc, #92]	@ (8001bc8 <show_time_date+0x144>)
 8001b6c:	f007 fb8a 	bl	8009284 <siprintf>
	xQueueSend(q_print, &date, portMAX_DELAY);
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <show_time_date+0x11c>)
 8001b72:	6818      	ldr	r0, [r3, #0]
 8001b74:	2300      	movs	r3, #0
 8001b76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b7a:	4914      	ldr	r1, [pc, #80]	@ (8001bcc <show_time_date+0x148>)
 8001b7c:	f004 fde4 	bl	8006748 <xQueueGenericSend>
}
 8001b80:	bf00      	nop
 8001b82:	3720      	adds	r7, #32
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000180 	.word	0x20000180
 8001b8c:	0800a1b8 	.word	0x0800a1b8
 8001b90:	0800a1bc 	.word	0x0800a1bc
 8001b94:	0800a1c0 	.word	0x0800a1c0
 8001b98:	0800a1d8 	.word	0x0800a1d8
 8001b9c:	20000130 	.word	0x20000130
 8001ba0:	20000258 	.word	0x20000258
 8001ba4:	20000058 	.word	0x20000058
 8001ba8:	0800a1f0 	.word	0x0800a1f0
 8001bac:	0800a1f8 	.word	0x0800a1f8
 8001bb0:	0800a200 	.word	0x0800a200
 8001bb4:	0800a208 	.word	0x0800a208
 8001bb8:	0800a214 	.word	0x0800a214
 8001bbc:	0800a220 	.word	0x0800a220
 8001bc0:	0800a228 	.word	0x0800a228
 8001bc4:	0800a234 	.word	0x0800a234
 8001bc8:	20000158 	.word	0x20000158
 8001bcc:	2000005c 	.word	0x2000005c

08001bd0 <main_menu_task>:
 *       command is available.                                                                         *
 * @note The main menu is displayed, and the user input is processed. Invalid inputs are handled and   *
 * an error message is sent to the print queue.                                                        *
 ******************************************************************************************************/
void main_menu_task(void *param)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b088      	sub	sp, #32
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	6078      	str	r0, [r7, #4]
	int option;

	while(1) {

		// Present the main menu to the user
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8001bd8:	4b35      	ldr	r3, [pc, #212]	@ (8001cb0 <main_menu_task+0xe0>)
 8001bda:	6818      	ldr	r0, [r3, #0]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001be2:	4934      	ldr	r1, [pc, #208]	@ (8001cb4 <main_menu_task+0xe4>)
 8001be4:	f004 fdb0 	bl	8006748 <xQueueGenericSend>

		// Wait for user to select a menu option
		xTaskNotifyWait(0, 0, &msg_addr, portMAX_DELAY);
 8001be8:	f107 030c 	add.w	r3, r7, #12
 8001bec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001bf0:	9200      	str	r2, [sp, #0]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	f006 f874 	bl	8007ce4 <xTaskGenericNotifyWait>
		msg = (message_t*)msg_addr;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	617b      	str	r3, [r7, #20]

		if(msg->len == 1) {
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d140      	bne.n	8001c8a <main_menu_task+0xba>
			// Get user option, convert from ASCII to number
			option = msg->payload[0] - 48;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	3b30      	subs	r3, #48	@ 0x30
 8001c0e:	613b      	str	r3, [r7, #16]
			switch(option) {
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d023      	beq.n	8001c5e <main_menu_task+0x8e>
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	dc2d      	bgt.n	8001c78 <main_menu_task+0xa8>
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <main_menu_task+0x5a>
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d00d      	beq.n	8001c44 <main_menu_task+0x74>
 8001c28:	e026      	b.n	8001c78 <main_menu_task+0xa8>
				case 0:
					// User selection: LED menu
					curr_sys_state = sLedMenu;
 8001c2a:	4b23      	ldr	r3, [pc, #140]	@ (8001cb8 <main_menu_task+0xe8>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_led_task, 0, eNoAction);
 8001c30:	4b22      	ldr	r3, [pc, #136]	@ (8001cbc <main_menu_task+0xec>)
 8001c32:	6818      	ldr	r0, [r3, #0]
 8001c34:	2300      	movs	r3, #0
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	2300      	movs	r3, #0
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	f006 f8d1 	bl	8007de4 <xTaskGenericNotify>
					break;
 8001c42:	e02b      	b.n	8001c9c <main_menu_task+0xcc>
				case 1:
					curr_sys_state = sRtcMenu;
 8001c44:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb8 <main_menu_task+0xe8>)
 8001c46:	2203      	movs	r2, #3
 8001c48:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_rtc_task, 0, eNoAction);
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <main_menu_task+0xf0>)
 8001c4c:	6818      	ldr	r0, [r3, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2300      	movs	r3, #0
 8001c54:	2200      	movs	r2, #0
 8001c56:	2100      	movs	r1, #0
 8001c58:	f006 f8c4 	bl	8007de4 <xTaskGenericNotify>
					break;
 8001c5c:	e01e      	b.n	8001c9c <main_menu_task+0xcc>
				case 2:
					curr_sys_state = sAccMenu;
 8001c5e:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <main_menu_task+0xe8>)
 8001c60:	2202      	movs	r2, #2
 8001c62:	701a      	strb	r2, [r3, #0]
					xTaskNotify(handle_acc_task, 0, eNoAction);
 8001c64:	4b17      	ldr	r3, [pc, #92]	@ (8001cc4 <main_menu_task+0xf4>)
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2100      	movs	r1, #0
 8001c72:	f006 f8b7 	bl	8007de4 <xTaskGenericNotify>
					break;
 8001c76:	e011      	b.n	8001c9c <main_menu_task+0xcc>
				default:
					xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8001c78:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <main_menu_task+0xe0>)
 8001c7a:	6818      	ldr	r0, [r3, #0]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c82:	4911      	ldr	r1, [pc, #68]	@ (8001cc8 <main_menu_task+0xf8>)
 8001c84:	f004 fd60 	bl	8006748 <xQueueGenericSend>
					continue;
 8001c88:	e011      	b.n	8001cae <main_menu_task+0xde>
			}
		}
		// Handle invalid entry
		else {
			xQueueSend(q_print, &msg_inv_uart, portMAX_DELAY);
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <main_menu_task+0xe0>)
 8001c8c:	6818      	ldr	r0, [r3, #0]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c94:	490c      	ldr	r1, [pc, #48]	@ (8001cc8 <main_menu_task+0xf8>)
 8001c96:	f004 fd57 	bl	8006748 <xQueueGenericSend>
			continue;
 8001c9a:	e008      	b.n	8001cae <main_menu_task+0xde>
		}

		// Wait for notification from another task before running again
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f006 f81b 	bl	8007ce4 <xTaskGenericNotifyWait>
		xQueueSend(q_print, &msg_main_menu, portMAX_DELAY);
 8001cae:	e793      	b.n	8001bd8 <main_menu_task+0x8>
 8001cb0:	20000258 	.word	0x20000258
 8001cb4:	20000064 	.word	0x20000064
 8001cb8:	20000271 	.word	0x20000271
 8001cbc:	2000024c 	.word	0x2000024c
 8001cc0:	20000250 	.word	0x20000250
 8001cc4:	20000254 	.word	0x20000254
 8001cc8:	20000060 	.word	0x20000060

08001ccc <message_handler_task>:
 * @note The data queue (`q_data`) and print queue (`q_print`) must be initialized. The task must be   *
 *       notified when a new message is available.                                                     *
 * @note The processed message is sent to the print queue (`q_print`).                                 *
 ******************************************************************************************************/
void message_handler_task(void *param)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	@ 0x28
 8001cd0:	af02      	add	r7, sp, #8
 8001cd2:	6078      	str	r0, [r7, #4]
	message_t msg;

	while(1) {

		// Wait until task is notified
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2100      	movs	r1, #0
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f005 ffff 	bl	8007ce4 <xTaskGenericNotifyWait>
 8001ce6:	61f8      	str	r0, [r7, #28]

		if(pdTRUE == ret) {
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d1f2      	bne.n	8001cd4 <message_handler_task+0x8>
			// Process the message stored in the input data queue
			process_message(&msg);
 8001cee:	f107 030c 	add.w	r3, r7, #12
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 f822 	bl	8001d3c <process_message>
		ret = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001cf8:	e7ec      	b.n	8001cd4 <message_handler_task+0x8>
	...

08001cfc <print_task>:
 * @note This function is intended to run as a FreeRTOS task.                                          *
 * @note The print queue (`q_print`) must be initialized and contain messages to print.                *
 * @note The received message is transmitted via UART.                                                 *
 ******************************************************************************************************/
void print_task(void *param)
{
 8001cfc:	b590      	push	{r4, r7, lr}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	uint32_t *msg;

	// Wait for data in the print queue, then send over UART when available
	while(1){
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001d04:	4b0b      	ldr	r3, [pc, #44]	@ (8001d34 <print_task+0x38>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f107 010c 	add.w	r1, r7, #12
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d10:	4618      	mov	r0, r3
 8001d12:	f004 fec9 	bl	8006aa8 <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg),HAL_MAX_DELAY);
 8001d16:	68fc      	ldr	r4, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fa62 	bl	80001e4 <strlen>
 8001d20:	4603      	mov	r3, r0
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d28:	4621      	mov	r1, r4
 8001d2a:	4803      	ldr	r0, [pc, #12]	@ (8001d38 <print_task+0x3c>)
 8001d2c:	f003 fb62 	bl	80053f4 <HAL_UART_Transmit>
		xQueueReceive(q_print, &msg, portMAX_DELAY);
 8001d30:	bf00      	nop
 8001d32:	e7e7      	b.n	8001d04 <print_task+0x8>
 8001d34:	20000258 	.word	0x20000258
 8001d38:	200001f8 	.word	0x200001f8

08001d3c <process_message>:
 * @return void                                                                                        *
 *                                                                                                     *
 * @note This function is called by the `message_handler_task` when a notification is received.        *
 * @note The data queue (`q_data`) must be initialized and contain a message to process.               *
 ******************************************************************************************************/
void process_message(message_t *msg) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	6078      	str	r0, [r7, #4]

	extract_command(msg);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f84b 	bl	8001de0 <extract_command>

	switch(curr_sys_state) {
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <process_message+0x90>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b05      	cmp	r3, #5
 8001d50:	d836      	bhi.n	8001dc0 <process_message+0x84>
 8001d52:	a201      	add	r2, pc, #4	@ (adr r2, 8001d58 <process_message+0x1c>)
 8001d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d58:	08001d71 	.word	0x08001d71
 8001d5c:	08001d85 	.word	0x08001d85
 8001d60:	08001d99 	.word	0x08001d99
 8001d64:	08001dad 	.word	0x08001dad
 8001d68:	08001dad 	.word	0x08001dad
 8001d6c:	08001dad 	.word	0x08001dad
		case sMainMenu:
			// Notify the main menu task and pass the message
			xTaskNotify(handle_main_menu_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001d70:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <process_message+0x94>)
 8001d72:	6818      	ldr	r0, [r3, #0]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	2300      	movs	r3, #0
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	f006 f831 	bl	8007de4 <xTaskGenericNotify>
			break;
 8001d82:	e01e      	b.n	8001dc2 <process_message+0x86>
		case sLedMenu:
			// Notify the led task and pass the message
			xTaskNotify(handle_led_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001d84:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <process_message+0x98>)
 8001d86:	6818      	ldr	r0, [r3, #0]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2303      	movs	r3, #3
 8001d90:	2100      	movs	r1, #0
 8001d92:	f006 f827 	bl	8007de4 <xTaskGenericNotify>
			break;
 8001d96:	e014      	b.n	8001dc2 <process_message+0x86>
		case sAccMenu:
			// Notify the ACC task and pass the message
			xTaskNotify(handle_acc_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001d98:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <process_message+0x9c>)
 8001d9a:	6818      	ldr	r0, [r3, #0]
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	2300      	movs	r3, #0
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2303      	movs	r3, #3
 8001da4:	2100      	movs	r1, #0
 8001da6:	f006 f81d 	bl	8007de4 <xTaskGenericNotify>
			break;
 8001daa:	e00a      	b.n	8001dc2 <process_message+0x86>
		case sRtcMenu:
		case sRtcTimeConfig:
		case sRtcDateConfig:
			// Notify the RTC task and pass the message
			xTaskNotify(handle_rtc_task, (uint32_t)msg, eSetValueWithOverwrite);
 8001dac:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <process_message+0xa0>)
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	2300      	movs	r3, #0
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2303      	movs	r3, #3
 8001db8:	2100      	movs	r1, #0
 8001dba:	f006 f813 	bl	8007de4 <xTaskGenericNotify>
			break;
 8001dbe:	e000      	b.n	8001dc2 <process_message+0x86>
		default:
			break;
 8001dc0:	bf00      	nop
	}
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000271 	.word	0x20000271
 8001dd0:	20000240 	.word	0x20000240
 8001dd4:	2000024c 	.word	0x2000024c
 8001dd8:	20000254 	.word	0x20000254
 8001ddc:	20000250 	.word	0x20000250

08001de0 <extract_command>:
 * @note This function is called by `process_message` to parse the incoming command message.           *
 * @note The data queue (`q_data`) must be initialized and contain a message to extract.               *
 * @note The extracted command is stored in the `msg` structure, with its payload and length fields    *
 *       populated.                                                                                    *
 ******************************************************************************************************/
int extract_command(message_t *msg) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	// Check if there is data in the data queue
	status = uxQueueMessagesWaiting(q_data);
 8001de8:	4b19      	ldr	r3, [pc, #100]	@ (8001e50 <extract_command+0x70>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f004 ffcf 	bl	8006d90 <uxQueueMessagesWaiting>
 8001df2:	4603      	mov	r3, r0
 8001df4:	613b      	str	r3, [r7, #16]
	if(!status) {
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d102      	bne.n	8001e02 <extract_command+0x22>
		return -1;
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e00:	e022      	b.n	8001e48 <extract_command+0x68>
	}

	// If data is available in the data queue, load it to the msg payload
	uint8_t i=0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	75fb      	strb	r3, [r7, #23]
	do {
		status = xQueueReceive(q_data, &item, 0);
 8001e06:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <extract_command+0x70>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f107 010f 	add.w	r1, r7, #15
 8001e0e:	2200      	movs	r2, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f004 fe49 	bl	8006aa8 <xQueueReceive>
 8001e16:	6138      	str	r0, [r7, #16]
		if(pdTRUE == status) {
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d106      	bne.n	8001e2c <extract_command+0x4c>
			msg->payload[i++] = item;
 8001e1e:	7dfb      	ldrb	r3, [r7, #23]
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	75fa      	strb	r2, [r7, #23]
 8001e24:	461a      	mov	r2, r3
 8001e26:	7bf9      	ldrb	r1, [r7, #15]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	5499      	strb	r1, [r3, r2]
		}
	} while (item != '\n');
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	2b0a      	cmp	r3, #10
 8001e30:	d1e9      	bne.n	8001e06 <extract_command+0x26>

	// Set final character in message payload to null character
	msg->payload[i-1] = '\0';
 8001e32:	7dfb      	ldrb	r3, [r7, #23]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	2100      	movs	r1, #0
 8001e3a:	54d1      	strb	r1, [r2, r3]
	// Save length of message without null character
	msg->len = i-1;
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	461a      	mov	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	60da      	str	r2, [r3, #12]

	return 0;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000025c 	.word	0x2000025c

08001e54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08c      	sub	sp, #48	@ 0x30
 8001e58:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e5a:	f000 fddf 	bl	8002a1c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e5e:	f000 f929 	bl	80020b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e62:	f000 fa19 	bl	8002298 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e66:	f000 f9ed 	bl	8002244 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001e6a:	f000 f98f 	bl	800218c <MX_RTC_Init>
  MX_SPI1_Init();
 8001e6e:	f000 f9b3 	bl	80021d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  accelerometer_init();
 8001e72:	f7ff f807 	bl	8000e84 <accelerometer_init>

  // Create main menu task and check that it was created successfully
  status = xTaskCreate(main_menu_task, "main_menu_task", 250, NULL, 2, &handle_main_menu_task);
 8001e76:	4b76      	ldr	r3, [pc, #472]	@ (8002050 <main+0x1fc>)
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	22fa      	movs	r2, #250	@ 0xfa
 8001e82:	4974      	ldr	r1, [pc, #464]	@ (8002054 <main+0x200>)
 8001e84:	4874      	ldr	r0, [pc, #464]	@ (8002058 <main+0x204>)
 8001e86:	f005 f937 	bl	80070f8 <xTaskCreate>
 8001e8a:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d00b      	beq.n	8001eaa <main+0x56>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e96:	f383 8811 	msr	BASEPRI, r3
 8001e9a:	f3bf 8f6f 	isb	sy
 8001e9e:	f3bf 8f4f 	dsb	sy
 8001ea2:	61fb      	str	r3, [r7, #28]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	e7fd      	b.n	8001ea6 <main+0x52>

  // Create message handler task and check that it was created successfully
  status = xTaskCreate(message_handler_task, "msg_task", 250, NULL, 2, &handle_message_handler_task);
 8001eaa:	4b6c      	ldr	r3, [pc, #432]	@ (800205c <main+0x208>)
 8001eac:	9301      	str	r3, [sp, #4]
 8001eae:	2302      	movs	r3, #2
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	22fa      	movs	r2, #250	@ 0xfa
 8001eb6:	496a      	ldr	r1, [pc, #424]	@ (8002060 <main+0x20c>)
 8001eb8:	486a      	ldr	r0, [pc, #424]	@ (8002064 <main+0x210>)
 8001eba:	f005 f91d 	bl	80070f8 <xTaskCreate>
 8001ebe:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d00b      	beq.n	8001ede <main+0x8a>
        __asm volatile
 8001ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eca:	f383 8811 	msr	BASEPRI, r3
 8001ece:	f3bf 8f6f 	isb	sy
 8001ed2:	f3bf 8f4f 	dsb	sy
 8001ed6:	61bb      	str	r3, [r7, #24]
    }
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	e7fd      	b.n	8001eda <main+0x86>

  // Create print task and check that it was created successfully
  status = xTaskCreate(print_task, "print_task", 250, NULL, 2, &handle_print_task);
 8001ede:	4b62      	ldr	r3, [pc, #392]	@ (8002068 <main+0x214>)
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	22fa      	movs	r2, #250	@ 0xfa
 8001eea:	4960      	ldr	r1, [pc, #384]	@ (800206c <main+0x218>)
 8001eec:	4860      	ldr	r0, [pc, #384]	@ (8002070 <main+0x21c>)
 8001eee:	f005 f903 	bl	80070f8 <xTaskCreate>
 8001ef2:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d00b      	beq.n	8001f12 <main+0xbe>
        __asm volatile
 8001efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001efe:	f383 8811 	msr	BASEPRI, r3
 8001f02:	f3bf 8f6f 	isb	sy
 8001f06:	f3bf 8f4f 	dsb	sy
 8001f0a:	617b      	str	r3, [r7, #20]
    }
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	e7fd      	b.n	8001f0e <main+0xba>

  // Create LED task and check that it was created successfully
  status = xTaskCreate(led_task, "led_task", 250, NULL, 2, &handle_led_task);
 8001f12:	4b58      	ldr	r3, [pc, #352]	@ (8002074 <main+0x220>)
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	2302      	movs	r3, #2
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	22fa      	movs	r2, #250	@ 0xfa
 8001f1e:	4956      	ldr	r1, [pc, #344]	@ (8002078 <main+0x224>)
 8001f20:	4856      	ldr	r0, [pc, #344]	@ (800207c <main+0x228>)
 8001f22:	f005 f8e9 	bl	80070f8 <xTaskCreate>
 8001f26:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001f28:	6a3b      	ldr	r3, [r7, #32]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d00b      	beq.n	8001f46 <main+0xf2>
        __asm volatile
 8001f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f32:	f383 8811 	msr	BASEPRI, r3
 8001f36:	f3bf 8f6f 	isb	sy
 8001f3a:	f3bf 8f4f 	dsb	sy
 8001f3e:	613b      	str	r3, [r7, #16]
    }
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	e7fd      	b.n	8001f42 <main+0xee>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(rtc_task, "rtc_task", 250, NULL, 2, &handle_rtc_task);
 8001f46:	4b4e      	ldr	r3, [pc, #312]	@ (8002080 <main+0x22c>)
 8001f48:	9301      	str	r3, [sp, #4]
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	22fa      	movs	r2, #250	@ 0xfa
 8001f52:	494c      	ldr	r1, [pc, #304]	@ (8002084 <main+0x230>)
 8001f54:	484c      	ldr	r0, [pc, #304]	@ (8002088 <main+0x234>)
 8001f56:	f005 f8cf 	bl	80070f8 <xTaskCreate>
 8001f5a:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d00b      	beq.n	8001f7a <main+0x126>
        __asm volatile
 8001f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f66:	f383 8811 	msr	BASEPRI, r3
 8001f6a:	f3bf 8f6f 	isb	sy
 8001f6e:	f3bf 8f4f 	dsb	sy
 8001f72:	60fb      	str	r3, [r7, #12]
    }
 8001f74:	bf00      	nop
 8001f76:	bf00      	nop
 8001f78:	e7fd      	b.n	8001f76 <main+0x122>

  // Create RTC task and check that it was created successfully
  status = xTaskCreate(acc_task, "accelerometer_task", 250, NULL, 2, &handle_acc_task);
 8001f7a:	4b44      	ldr	r3, [pc, #272]	@ (800208c <main+0x238>)
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	2302      	movs	r3, #2
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	22fa      	movs	r2, #250	@ 0xfa
 8001f86:	4942      	ldr	r1, [pc, #264]	@ (8002090 <main+0x23c>)
 8001f88:	4842      	ldr	r0, [pc, #264]	@ (8002094 <main+0x240>)
 8001f8a:	f005 f8b5 	bl	80070f8 <xTaskCreate>
 8001f8e:	6238      	str	r0, [r7, #32]
  configASSERT(pdPASS == status);
 8001f90:	6a3b      	ldr	r3, [r7, #32]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d00b      	beq.n	8001fae <main+0x15a>
        __asm volatile
 8001f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f9a:	f383 8811 	msr	BASEPRI, r3
 8001f9e:	f3bf 8f6f 	isb	sy
 8001fa2:	f3bf 8f4f 	dsb	sy
 8001fa6:	60bb      	str	r3, [r7, #8]
    }
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
 8001fac:	e7fd      	b.n	8001faa <main+0x156>

  // Create data queue and check that it was created successfully
  q_data = xQueueCreate(10, sizeof(char));
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	200a      	movs	r0, #10
 8001fb4:	f004 fb42 	bl	800663c <xQueueGenericCreate>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	4a37      	ldr	r2, [pc, #220]	@ (8002098 <main+0x244>)
 8001fbc:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_data);
 8001fbe:	4b36      	ldr	r3, [pc, #216]	@ (8002098 <main+0x244>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10b      	bne.n	8001fde <main+0x18a>
        __asm volatile
 8001fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fca:	f383 8811 	msr	BASEPRI, r3
 8001fce:	f3bf 8f6f 	isb	sy
 8001fd2:	f3bf 8f4f 	dsb	sy
 8001fd6:	607b      	str	r3, [r7, #4]
    }
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	e7fd      	b.n	8001fda <main+0x186>

  // Create print queue and check that it was created successfully
  q_print = xQueueCreate(10, sizeof(size_t));
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2104      	movs	r1, #4
 8001fe2:	200a      	movs	r0, #10
 8001fe4:	f004 fb2a 	bl	800663c <xQueueGenericCreate>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	4a2c      	ldr	r2, [pc, #176]	@ (800209c <main+0x248>)
 8001fec:	6013      	str	r3, [r2, #0]
  configASSERT(NULL != q_print);
 8001fee:	4b2b      	ldr	r3, [pc, #172]	@ (800209c <main+0x248>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10b      	bne.n	800200e <main+0x1ba>
        __asm volatile
 8001ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ffa:	f383 8811 	msr	BASEPRI, r3
 8001ffe:	f3bf 8f6f 	isb	sy
 8002002:	f3bf 8f4f 	dsb	sy
 8002006:	603b      	str	r3, [r7, #0]
    }
 8002008:	bf00      	nop
 800200a:	bf00      	nop
 800200c:	e7fd      	b.n	800200a <main+0x1b6>

  // Create software timers for LED effects
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
 8002012:	e010      	b.n	8002036 <main+0x1e2>
	  handle_led_timer[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)i, led_callback);
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	4a22      	ldr	r2, [pc, #136]	@ (80020a0 <main+0x24c>)
 8002018:	9200      	str	r2, [sp, #0]
 800201a:	2201      	movs	r2, #1
 800201c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002020:	4820      	ldr	r0, [pc, #128]	@ (80020a4 <main+0x250>)
 8002022:	f006 f963 	bl	80082ec <xTimerCreate>
 8002026:	4602      	mov	r2, r0
 8002028:	491f      	ldr	r1, [pc, #124]	@ (80020a8 <main+0x254>)
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<NUM_LED_TIMERS; i++) {
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	3301      	adds	r3, #1
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	2b03      	cmp	r3, #3
 800203a:	ddeb      	ble.n	8002014 <main+0x1c0>
  }

  // Prepare UART to receive a message
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 800203c:	2201      	movs	r2, #1
 800203e:	491b      	ldr	r1, [pc, #108]	@ (80020ac <main+0x258>)
 8002040:	481b      	ldr	r0, [pc, #108]	@ (80020b0 <main+0x25c>)
 8002042:	f003 fa62 	bl	800550a <HAL_UART_Receive_IT>

  // Start the kernel
  vTaskStartScheduler();
 8002046:	f005 f99d 	bl	8007384 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800204a:	bf00      	nop
 800204c:	e7fd      	b.n	800204a <main+0x1f6>
 800204e:	bf00      	nop
 8002050:	20000240 	.word	0x20000240
 8002054:	0800a378 	.word	0x0800a378
 8002058:	08001bd1 	.word	0x08001bd1
 800205c:	20000244 	.word	0x20000244
 8002060:	0800a388 	.word	0x0800a388
 8002064:	08001ccd 	.word	0x08001ccd
 8002068:	20000248 	.word	0x20000248
 800206c:	0800a394 	.word	0x0800a394
 8002070:	08001cfd 	.word	0x08001cfd
 8002074:	2000024c 	.word	0x2000024c
 8002078:	0800a3a0 	.word	0x0800a3a0
 800207c:	08000fb9 	.word	0x08000fb9
 8002080:	20000250 	.word	0x20000250
 8002084:	0800a3ac 	.word	0x0800a3ac
 8002088:	08001561 	.word	0x08001561
 800208c:	20000254 	.word	0x20000254
 8002090:	0800a3b8 	.word	0x0800a3b8
 8002094:	08000d7d 	.word	0x08000d7d
 8002098:	2000025c 	.word	0x2000025c
 800209c:	20000258 	.word	0x20000258
 80020a0:	08001225 	.word	0x08001225
 80020a4:	0800a3cc 	.word	0x0800a3cc
 80020a8:	20000260 	.word	0x20000260
 80020ac:	20000270 	.word	0x20000270
 80020b0:	200001f8 	.word	0x200001f8

080020b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b094      	sub	sp, #80	@ 0x50
 80020b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ba:	f107 0320 	add.w	r3, r7, #32
 80020be:	2230      	movs	r2, #48	@ 0x30
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f007 f8fe 	bl	80092c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	4b29      	ldr	r3, [pc, #164]	@ (8002184 <SystemClock_Config+0xd0>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	4a28      	ldr	r2, [pc, #160]	@ (8002184 <SystemClock_Config+0xd0>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e8:	4b26      	ldr	r3, [pc, #152]	@ (8002184 <SystemClock_Config+0xd0>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020f4:	2300      	movs	r3, #0
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <SystemClock_Config+0xd4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a22      	ldr	r2, [pc, #136]	@ (8002188 <SystemClock_Config+0xd4>)
 80020fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <SystemClock_Config+0xd4>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002110:	230a      	movs	r3, #10
 8002112:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002114:	2301      	movs	r3, #1
 8002116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002118:	2310      	movs	r3, #16
 800211a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800211c:	2301      	movs	r3, #1
 800211e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002120:	2302      	movs	r3, #2
 8002122:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002124:	2300      	movs	r3, #0
 8002126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002128:	2308      	movs	r3, #8
 800212a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800212c:	2332      	movs	r3, #50	@ 0x32
 800212e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002130:	2304      	movs	r3, #4
 8002132:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002134:	2307      	movs	r3, #7
 8002136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002138:	f107 0320 	add.w	r3, r7, #32
 800213c:	4618      	mov	r0, r3
 800213e:	f000 ffd9 	bl	80030f4 <HAL_RCC_OscConfig>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002148:	f000 fa5a 	bl	8002600 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800214c:	230f      	movs	r3, #15
 800214e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002150:	2302      	movs	r3, #2
 8002152:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002158:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800215c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800215e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002162:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002164:	f107 030c 	add.w	r3, r7, #12
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f001 fa3a 	bl	80035e4 <HAL_RCC_ClockConfig>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002176:	f000 fa43 	bl	8002600 <Error_Handler>
  }
}
 800217a:	bf00      	nop
 800217c:	3750      	adds	r7, #80	@ 0x50
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40023800 	.word	0x40023800
 8002188:	40007000 	.word	0x40007000

0800218c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002190:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <MX_RTC_Init+0x44>)
 8002192:	4a10      	ldr	r2, [pc, #64]	@ (80021d4 <MX_RTC_Init+0x48>)
 8002194:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8002196:	4b0e      	ldr	r3, [pc, #56]	@ (80021d0 <MX_RTC_Init+0x44>)
 8002198:	2240      	movs	r2, #64	@ 0x40
 800219a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800219c:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <MX_RTC_Init+0x44>)
 800219e:	227f      	movs	r2, #127	@ 0x7f
 80021a0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80021a2:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <MX_RTC_Init+0x44>)
 80021a4:	22ff      	movs	r2, #255	@ 0xff
 80021a6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80021a8:	4b09      	ldr	r3, [pc, #36]	@ (80021d0 <MX_RTC_Init+0x44>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80021ae:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <MX_RTC_Init+0x44>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <MX_RTC_Init+0x44>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80021ba:	4805      	ldr	r0, [pc, #20]	@ (80021d0 <MX_RTC_Init+0x44>)
 80021bc:	f001 fd46 	bl	8003c4c <HAL_RTC_Init>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80021c6:	f000 fa1b 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000180 	.word	0x20000180
 80021d4:	40002800 	.word	0x40002800

080021d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021dc:	4b17      	ldr	r3, [pc, #92]	@ (800223c <MX_SPI1_Init+0x64>)
 80021de:	4a18      	ldr	r2, [pc, #96]	@ (8002240 <MX_SPI1_Init+0x68>)
 80021e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021e2:	4b16      	ldr	r3, [pc, #88]	@ (800223c <MX_SPI1_Init+0x64>)
 80021e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021ea:	4b14      	ldr	r3, [pc, #80]	@ (800223c <MX_SPI1_Init+0x64>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <MX_SPI1_Init+0x64>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <MX_SPI1_Init+0x64>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <MX_SPI1_Init+0x64>)
 80021fe:	2200      	movs	r2, #0
 8002200:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002202:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <MX_SPI1_Init+0x64>)
 8002204:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002208:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <MX_SPI1_Init+0x64>)
 800220c:	2200      	movs	r2, #0
 800220e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <MX_SPI1_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <MX_SPI1_Init+0x64>)
 8002218:	2200      	movs	r2, #0
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <MX_SPI1_Init+0x64>)
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <MX_SPI1_Init+0x64>)
 8002224:	220a      	movs	r2, #10
 8002226:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002228:	4804      	ldr	r0, [pc, #16]	@ (800223c <MX_SPI1_Init+0x64>)
 800222a:	f002 f81b 	bl	8004264 <HAL_SPI_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002234:	f000 f9e4 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200001a0 	.word	0x200001a0
 8002240:	40013000 	.word	0x40013000

08002244 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002248:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 800224a:	4a12      	ldr	r2, [pc, #72]	@ (8002294 <MX_USART2_UART_Init+0x50>)
 800224c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800224e:	4b10      	ldr	r3, [pc, #64]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 8002250:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002254:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002256:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 8002258:	2200      	movs	r2, #0
 800225a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800225c:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 800225e:	2200      	movs	r2, #0
 8002260:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002262:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 8002264:	2200      	movs	r2, #0
 8002266:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002268:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 800226a:	220c      	movs	r2, #12
 800226c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800226e:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 8002270:	2200      	movs	r2, #0
 8002272:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002274:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 8002276:	2200      	movs	r2, #0
 8002278:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800227a:	4805      	ldr	r0, [pc, #20]	@ (8002290 <MX_USART2_UART_Init+0x4c>)
 800227c:	f003 f86a 	bl	8005354 <HAL_UART_Init>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002286:	f000 f9bb 	bl	8002600 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200001f8 	.word	0x200001f8
 8002294:	40004400 	.word	0x40004400

08002298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08c      	sub	sp, #48	@ 0x30
 800229c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229e:	f107 031c 	add.w	r3, r7, #28
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
 80022aa:	60da      	str	r2, [r3, #12]
 80022ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	4b9a      	ldr	r3, [pc, #616]	@ (800251c <MX_GPIO_Init+0x284>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a99      	ldr	r2, [pc, #612]	@ (800251c <MX_GPIO_Init+0x284>)
 80022b8:	f043 0310 	orr.w	r3, r3, #16
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b97      	ldr	r3, [pc, #604]	@ (800251c <MX_GPIO_Init+0x284>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	61bb      	str	r3, [r7, #24]
 80022c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	4b93      	ldr	r3, [pc, #588]	@ (800251c <MX_GPIO_Init+0x284>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d2:	4a92      	ldr	r2, [pc, #584]	@ (800251c <MX_GPIO_Init+0x284>)
 80022d4:	f043 0304 	orr.w	r3, r3, #4
 80022d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022da:	4b90      	ldr	r3, [pc, #576]	@ (800251c <MX_GPIO_Init+0x284>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	f003 0304 	and.w	r3, r3, #4
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	613b      	str	r3, [r7, #16]
 80022ea:	4b8c      	ldr	r3, [pc, #560]	@ (800251c <MX_GPIO_Init+0x284>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a8b      	ldr	r2, [pc, #556]	@ (800251c <MX_GPIO_Init+0x284>)
 80022f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b89      	ldr	r3, [pc, #548]	@ (800251c <MX_GPIO_Init+0x284>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	4b85      	ldr	r3, [pc, #532]	@ (800251c <MX_GPIO_Init+0x284>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	4a84      	ldr	r2, [pc, #528]	@ (800251c <MX_GPIO_Init+0x284>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6313      	str	r3, [r2, #48]	@ 0x30
 8002312:	4b82      	ldr	r3, [pc, #520]	@ (800251c <MX_GPIO_Init+0x284>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	4b7e      	ldr	r3, [pc, #504]	@ (800251c <MX_GPIO_Init+0x284>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a7d      	ldr	r2, [pc, #500]	@ (800251c <MX_GPIO_Init+0x284>)
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b7b      	ldr	r3, [pc, #492]	@ (800251c <MX_GPIO_Init+0x284>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	4b77      	ldr	r3, [pc, #476]	@ (800251c <MX_GPIO_Init+0x284>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a76      	ldr	r2, [pc, #472]	@ (800251c <MX_GPIO_Init+0x284>)
 8002344:	f043 0308 	orr.w	r3, r3, #8
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b74      	ldr	r3, [pc, #464]	@ (800251c <MX_GPIO_Init+0x284>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	607b      	str	r3, [r7, #4]
 8002354:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8002356:	2200      	movs	r2, #0
 8002358:	2108      	movs	r1, #8
 800235a:	4871      	ldr	r0, [pc, #452]	@ (8002520 <MX_GPIO_Init+0x288>)
 800235c:	f000 feb0 	bl	80030c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002360:	2201      	movs	r2, #1
 8002362:	2101      	movs	r1, #1
 8002364:	486f      	ldr	r0, [pc, #444]	@ (8002524 <MX_GPIO_Init+0x28c>)
 8002366:	f000 feab 	bl	80030c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800236a:	2200      	movs	r2, #0
 800236c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8002370:	486d      	ldr	r0, [pc, #436]	@ (8002528 <MX_GPIO_Init+0x290>)
 8002372:	f000 fea5 	bl	80030c0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002376:	2308      	movs	r3, #8
 8002378:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237a:	2301      	movs	r3, #1
 800237c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002382:	2300      	movs	r3, #0
 8002384:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002386:	f107 031c 	add.w	r3, r7, #28
 800238a:	4619      	mov	r1, r3
 800238c:	4864      	ldr	r0, [pc, #400]	@ (8002520 <MX_GPIO_Init+0x288>)
 800238e:	f000 fcfb 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002392:	2301      	movs	r3, #1
 8002394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002396:	2301      	movs	r3, #1
 8002398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	2300      	movs	r3, #0
 80023a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f107 031c 	add.w	r3, r7, #28
 80023a6:	4619      	mov	r1, r3
 80023a8:	485e      	ldr	r0, [pc, #376]	@ (8002524 <MX_GPIO_Init+0x28c>)
 80023aa:	f000 fced 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80023ae:	2308      	movs	r3, #8
 80023b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023be:	2305      	movs	r3, #5
 80023c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4856      	ldr	r0, [pc, #344]	@ (8002524 <MX_GPIO_Init+0x28c>)
 80023ca:	f000 fcdd 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023ce:	2301      	movs	r3, #1
 80023d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80023d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023dc:	f107 031c 	add.w	r3, r7, #28
 80023e0:	4619      	mov	r1, r3
 80023e2:	4852      	ldr	r0, [pc, #328]	@ (800252c <MX_GPIO_Init+0x294>)
 80023e4:	f000 fcd0 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80023e8:	2310      	movs	r3, #16
 80023ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f4:	2300      	movs	r3, #0
 80023f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023f8:	2306      	movs	r3, #6
 80023fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80023fc:	f107 031c 	add.w	r3, r7, #28
 8002400:	4619      	mov	r1, r3
 8002402:	484a      	ldr	r0, [pc, #296]	@ (800252c <MX_GPIO_Init+0x294>)
 8002404:	f000 fcc0 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002408:	2304      	movs	r3, #4
 800240a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800240c:	2300      	movs	r3, #0
 800240e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002414:	f107 031c 	add.w	r3, r7, #28
 8002418:	4619      	mov	r1, r3
 800241a:	4845      	ldr	r0, [pc, #276]	@ (8002530 <MX_GPIO_Init+0x298>)
 800241c:	f000 fcb4 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002420:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002426:	2302      	movs	r3, #2
 8002428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002432:	2305      	movs	r3, #5
 8002434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	4619      	mov	r1, r3
 800243c:	483c      	ldr	r0, [pc, #240]	@ (8002530 <MX_GPIO_Init+0x298>)
 800243e:	f000 fca3 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002442:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002446:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002448:	2301      	movs	r3, #1
 800244a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002450:	2300      	movs	r3, #0
 8002452:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002454:	f107 031c 	add.w	r3, r7, #28
 8002458:	4619      	mov	r1, r3
 800245a:	4833      	ldr	r0, [pc, #204]	@ (8002528 <MX_GPIO_Init+0x290>)
 800245c:	f000 fc94 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002460:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002466:	2302      	movs	r3, #2
 8002468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002472:	2306      	movs	r3, #6
 8002474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002476:	f107 031c 	add.w	r3, r7, #28
 800247a:	4619      	mov	r1, r3
 800247c:	4829      	ldr	r0, [pc, #164]	@ (8002524 <MX_GPIO_Init+0x28c>)
 800247e:	f000 fc83 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002488:	2300      	movs	r3, #0
 800248a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	4825      	ldr	r0, [pc, #148]	@ (800252c <MX_GPIO_Init+0x294>)
 8002498:	f000 fc76 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800249c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80024a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80024ae:	230a      	movs	r3, #10
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b2:	f107 031c 	add.w	r3, r7, #28
 80024b6:	4619      	mov	r1, r3
 80024b8:	481c      	ldr	r0, [pc, #112]	@ (800252c <MX_GPIO_Init+0x294>)
 80024ba:	f000 fc65 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80024be:	2320      	movs	r3, #32
 80024c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024c2:	2300      	movs	r3, #0
 80024c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024ca:	f107 031c 	add.w	r3, r7, #28
 80024ce:	4619      	mov	r1, r3
 80024d0:	4815      	ldr	r0, [pc, #84]	@ (8002528 <MX_GPIO_Init+0x290>)
 80024d2:	f000 fc59 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80024d6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80024da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024dc:	2312      	movs	r3, #18
 80024de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024e0:	2301      	movs	r3, #1
 80024e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024e4:	2302      	movs	r3, #2
 80024e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024e8:	2304      	movs	r3, #4
 80024ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ec:	f107 031c 	add.w	r3, r7, #28
 80024f0:	4619      	mov	r1, r3
 80024f2:	480f      	ldr	r0, [pc, #60]	@ (8002530 <MX_GPIO_Init+0x298>)
 80024f4:	f000 fc48 	bl	8002d88 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80024f8:	2302      	movs	r3, #2
 80024fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024fc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002506:	f107 031c 	add.w	r3, r7, #28
 800250a:	4619      	mov	r1, r3
 800250c:	4804      	ldr	r0, [pc, #16]	@ (8002520 <MX_GPIO_Init+0x288>)
 800250e:	f000 fc3b 	bl	8002d88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002512:	bf00      	nop
 8002514:	3730      	adds	r7, #48	@ 0x30
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40023800 	.word	0x40023800
 8002520:	40021000 	.word	0x40021000
 8002524:	40020800 	.word	0x40020800
 8002528:	40020c00 	.word	0x40020c00
 800252c:	40020000 	.word	0x40020000
 8002530:	40020400 	.word	0x40020400

08002534 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// This function is called from the UART interrupt handler, so it executes in the interrupt context
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af02      	add	r7, sp, #8
 800253a:	6078      	str	r0, [r7, #4]
	// Dummy variable used to replace final character in data queue
	uint8_t dummy;

	// Add a small delay to allow timing for message transmission
	for(uint32_t i=0; i<4000; i++);
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	e002      	b.n	8002548 <HAL_UART_RxCpltCallback+0x14>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	3301      	adds	r3, #1
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800254e:	d3f8      	bcc.n	8002542 <HAL_UART_RxCpltCallback+0xe>

	// Check if data is available via UART
	if(!xQueueIsQueueFullFromISR(q_data)) {
 8002550:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <HAL_UART_RxCpltCallback+0x98>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f004 fd4a 	bl	8006fee <xQueueIsQueueFullFromISR>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d107      	bne.n	8002570 <HAL_UART_RxCpltCallback+0x3c>
		// Enqueue data byte
		xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 8002560:	4b1a      	ldr	r3, [pc, #104]	@ (80025cc <HAL_UART_RxCpltCallback+0x98>)
 8002562:	6818      	ldr	r0, [r3, #0]
 8002564:	2300      	movs	r3, #0
 8002566:	2200      	movs	r2, #0
 8002568:	4919      	ldr	r1, [pc, #100]	@ (80025d0 <HAL_UART_RxCpltCallback+0x9c>)
 800256a:	f004 f9ef 	bl	800694c <xQueueGenericSendFromISR>
 800256e:	e013      	b.n	8002598 <HAL_UART_RxCpltCallback+0x64>
	}
	// If no data available, check if last entered character is newline character
	else {
		if(user_data == '\n') {
 8002570:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <HAL_UART_RxCpltCallback+0x9c>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b0a      	cmp	r3, #10
 8002578:	d10e      	bne.n	8002598 <HAL_UART_RxCpltCallback+0x64>
			// Replace last byte of data queue with '\n'
			xQueueReceiveFromISR(q_data, (void*)&dummy, NULL);
 800257a:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_UART_RxCpltCallback+0x98>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f107 010b 	add.w	r1, r7, #11
 8002582:	2200      	movs	r2, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f004 fb71 	bl	8006c6c <xQueueReceiveFromISR>
			xQueueSendFromISR(q_data, (void*)&user_data, NULL);
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <HAL_UART_RxCpltCallback+0x98>)
 800258c:	6818      	ldr	r0, [r3, #0]
 800258e:	2300      	movs	r3, #0
 8002590:	2200      	movs	r2, #0
 8002592:	490f      	ldr	r1, [pc, #60]	@ (80025d0 <HAL_UART_RxCpltCallback+0x9c>)
 8002594:	f004 f9da 	bl	800694c <xQueueGenericSendFromISR>
		}
	}

	// Send notification to message handler task if user_data == '\n'
	if(user_data == '\n') {
 8002598:	4b0d      	ldr	r3, [pc, #52]	@ (80025d0 <HAL_UART_RxCpltCallback+0x9c>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b0a      	cmp	r3, #10
 80025a0:	d10a      	bne.n	80025b8 <HAL_UART_RxCpltCallback+0x84>
		xTaskNotifyFromISR(handle_message_handler_task, 0, eNoAction, NULL);
 80025a2:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <HAL_UART_RxCpltCallback+0xa0>)
 80025a4:	6818      	ldr	r0, [r3, #0]
 80025a6:	2300      	movs	r3, #0
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	2300      	movs	r3, #0
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2300      	movs	r3, #0
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	f005 fcfa 	bl	8007fac <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception again in interrupt mode
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 80025b8:	2201      	movs	r2, #1
 80025ba:	4905      	ldr	r1, [pc, #20]	@ (80025d0 <HAL_UART_RxCpltCallback+0x9c>)
 80025bc:	4806      	ldr	r0, [pc, #24]	@ (80025d8 <HAL_UART_RxCpltCallback+0xa4>)
 80025be:	f002 ffa4 	bl	800550a <HAL_UART_Receive_IT>

}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	2000025c 	.word	0x2000025c
 80025d0:	20000270 	.word	0x20000270
 80025d4:	20000244 	.word	0x20000244
 80025d8:	200001f8 	.word	0x200001f8

080025dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d101      	bne.n	80025f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025ee:	f000 fa37 	bl	8002a60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40001000 	.word	0x40001000

08002600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002604:	b672      	cpsid	i
}
 8002606:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <Error_Handler+0x8>

0800260c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4b10      	ldr	r3, [pc, #64]	@ (8002658 <HAL_MspInit+0x4c>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261a:	4a0f      	ldr	r2, [pc, #60]	@ (8002658 <HAL_MspInit+0x4c>)
 800261c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002620:	6453      	str	r3, [r2, #68]	@ 0x44
 8002622:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <HAL_MspInit+0x4c>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002626:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	603b      	str	r3, [r7, #0]
 8002632:	4b09      	ldr	r3, [pc, #36]	@ (8002658 <HAL_MspInit+0x4c>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a08      	ldr	r2, [pc, #32]	@ (8002658 <HAL_MspInit+0x4c>)
 8002638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_MspInit+0x4c>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800

0800265c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002664:	f107 0308 	add.w	r3, r7, #8
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a0c      	ldr	r2, [pc, #48]	@ (80026a8 <HAL_RTC_MspInit+0x4c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d111      	bne.n	80026a0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800267c:	2302      	movs	r3, #2
 800267e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002684:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002686:	f107 0308 	add.w	r3, r7, #8
 800268a:	4618      	mov	r0, r3
 800268c:	f001 f9fc 	bl	8003a88 <HAL_RCCEx_PeriphCLKConfig>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002696:	f7ff ffb3 	bl	8002600 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800269a:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <HAL_RTC_MspInit+0x50>)
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80026a0:	bf00      	nop
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40002800 	.word	0x40002800
 80026ac:	42470e3c 	.word	0x42470e3c

080026b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	@ 0x28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a19      	ldr	r2, [pc, #100]	@ (8002734 <HAL_SPI_MspInit+0x84>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d12b      	bne.n	800272a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	4a17      	ldr	r2, [pc, #92]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 80026dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026ea:	613b      	str	r3, [r7, #16]
 80026ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	4b11      	ldr	r3, [pc, #68]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f6:	4a10      	ldr	r2, [pc, #64]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002738 <HAL_SPI_MspInit+0x88>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800270a:	23e0      	movs	r3, #224	@ 0xe0
 800270c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270e:	2302      	movs	r3, #2
 8002710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002716:	2303      	movs	r3, #3
 8002718:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800271a:	2305      	movs	r3, #5
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271e:	f107 0314 	add.w	r3, r7, #20
 8002722:	4619      	mov	r1, r3
 8002724:	4805      	ldr	r0, [pc, #20]	@ (800273c <HAL_SPI_MspInit+0x8c>)
 8002726:	f000 fb2f 	bl	8002d88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800272a:	bf00      	nop
 800272c:	3728      	adds	r7, #40	@ 0x28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40013000 	.word	0x40013000
 8002738:	40023800 	.word	0x40023800
 800273c:	40020000 	.word	0x40020000

08002740 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	@ 0x28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a1d      	ldr	r2, [pc, #116]	@ (80027d4 <HAL_UART_MspInit+0x94>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d133      	bne.n	80027ca <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	4b1c      	ldr	r3, [pc, #112]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	4a1b      	ldr	r2, [pc, #108]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 800276c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002770:	6413      	str	r3, [r2, #64]	@ 0x40
 8002772:	4b19      	ldr	r3, [pc, #100]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	4a14      	ldr	r2, [pc, #80]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 8002788:	f043 0301 	orr.w	r3, r3, #1
 800278c:	6313      	str	r3, [r2, #48]	@ 0x30
 800278e:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_UART_MspInit+0x98>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800279a:	230c      	movs	r3, #12
 800279c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027aa:	2307      	movs	r3, #7
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	4619      	mov	r1, r3
 80027b4:	4809      	ldr	r0, [pc, #36]	@ (80027dc <HAL_UART_MspInit+0x9c>)
 80027b6:	f000 fae7 	bl	8002d88 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2106      	movs	r1, #6
 80027be:	2026      	movs	r0, #38	@ 0x26
 80027c0:	f000 fa26 	bl	8002c10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027c4:	2026      	movs	r0, #38	@ 0x26
 80027c6:	f000 fa3f 	bl	8002c48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80027ca:	bf00      	nop
 80027cc:	3728      	adds	r7, #40	@ 0x28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40004400 	.word	0x40004400
 80027d8:	40023800 	.word	0x40023800
 80027dc:	40020000 	.word	0x40020000

080027e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08e      	sub	sp, #56	@ 0x38
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	4b33      	ldr	r3, [pc, #204]	@ (80028c4 <HAL_InitTick+0xe4>)
 80027f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f8:	4a32      	ldr	r2, [pc, #200]	@ (80028c4 <HAL_InitTick+0xe4>)
 80027fa:	f043 0310 	orr.w	r3, r3, #16
 80027fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002800:	4b30      	ldr	r3, [pc, #192]	@ (80028c4 <HAL_InitTick+0xe4>)
 8002802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002804:	f003 0310 	and.w	r3, r3, #16
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800280c:	f107 0210 	add.w	r2, r7, #16
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	4611      	mov	r1, r2
 8002816:	4618      	mov	r0, r3
 8002818:	f001 f904 	bl	8003a24 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002822:	2b00      	cmp	r3, #0
 8002824:	d103      	bne.n	800282e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002826:	f001 f8d5 	bl	80039d4 <HAL_RCC_GetPCLK1Freq>
 800282a:	6378      	str	r0, [r7, #52]	@ 0x34
 800282c:	e004      	b.n	8002838 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800282e:	f001 f8d1 	bl	80039d4 <HAL_RCC_GetPCLK1Freq>
 8002832:	4603      	mov	r3, r0
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800283a:	4a23      	ldr	r2, [pc, #140]	@ (80028c8 <HAL_InitTick+0xe8>)
 800283c:	fba2 2303 	umull	r2, r3, r2, r3
 8002840:	0c9b      	lsrs	r3, r3, #18
 8002842:	3b01      	subs	r3, #1
 8002844:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002846:	4b21      	ldr	r3, [pc, #132]	@ (80028cc <HAL_InitTick+0xec>)
 8002848:	4a21      	ldr	r2, [pc, #132]	@ (80028d0 <HAL_InitTick+0xf0>)
 800284a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800284c:	4b1f      	ldr	r3, [pc, #124]	@ (80028cc <HAL_InitTick+0xec>)
 800284e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002852:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002854:	4a1d      	ldr	r2, [pc, #116]	@ (80028cc <HAL_InitTick+0xec>)
 8002856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002858:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800285a:	4b1c      	ldr	r3, [pc, #112]	@ (80028cc <HAL_InitTick+0xec>)
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002860:	4b1a      	ldr	r3, [pc, #104]	@ (80028cc <HAL_InitTick+0xec>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002866:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_InitTick+0xec>)
 8002868:	2200      	movs	r2, #0
 800286a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800286c:	4817      	ldr	r0, [pc, #92]	@ (80028cc <HAL_InitTick+0xec>)
 800286e:	f002 facf 	bl	8004e10 <HAL_TIM_Base_Init>
 8002872:	4603      	mov	r3, r0
 8002874:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002878:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800287c:	2b00      	cmp	r3, #0
 800287e:	d11b      	bne.n	80028b8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002880:	4812      	ldr	r0, [pc, #72]	@ (80028cc <HAL_InitTick+0xec>)
 8002882:	f002 fb1f 	bl	8004ec4 <HAL_TIM_Base_Start_IT>
 8002886:	4603      	mov	r3, r0
 8002888:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800288c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002890:	2b00      	cmp	r3, #0
 8002892:	d111      	bne.n	80028b8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002894:	2036      	movs	r0, #54	@ 0x36
 8002896:	f000 f9d7 	bl	8002c48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b0f      	cmp	r3, #15
 800289e:	d808      	bhi.n	80028b2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80028a0:	2200      	movs	r2, #0
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	2036      	movs	r0, #54	@ 0x36
 80028a6:	f000 f9b3 	bl	8002c10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028aa:	4a0a      	ldr	r2, [pc, #40]	@ (80028d4 <HAL_InitTick+0xf4>)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	e002      	b.n	80028b8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80028b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3738      	adds	r7, #56	@ 0x38
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40023800 	.word	0x40023800
 80028c8:	431bde83 	.word	0x431bde83
 80028cc:	20000274 	.word	0x20000274
 80028d0:	40001000 	.word	0x40001000
 80028d4:	2000006c 	.word	0x2000006c

080028d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028dc:	bf00      	nop
 80028de:	e7fd      	b.n	80028dc <NMI_Handler+0x4>

080028e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028e4:	bf00      	nop
 80028e6:	e7fd      	b.n	80028e4 <HardFault_Handler+0x4>

080028e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <MemManage_Handler+0x4>

080028f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <BusFault_Handler+0x4>

080028f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <UsageFault_Handler+0x4>

08002900 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002914:	4802      	ldr	r0, [pc, #8]	@ (8002920 <USART2_IRQHandler+0x10>)
 8002916:	f002 fe1d 	bl	8005554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	200001f8 	.word	0x200001f8

08002924 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002928:	4802      	ldr	r0, [pc, #8]	@ (8002934 <TIM6_DAC_IRQHandler+0x10>)
 800292a:	f002 fb3b 	bl	8004fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000274 	.word	0x20000274

08002938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002940:	4a14      	ldr	r2, [pc, #80]	@ (8002994 <_sbrk+0x5c>)
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <_sbrk+0x60>)
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800294c:	4b13      	ldr	r3, [pc, #76]	@ (800299c <_sbrk+0x64>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002954:	4b11      	ldr	r3, [pc, #68]	@ (800299c <_sbrk+0x64>)
 8002956:	4a12      	ldr	r2, [pc, #72]	@ (80029a0 <_sbrk+0x68>)
 8002958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800295a:	4b10      	ldr	r3, [pc, #64]	@ (800299c <_sbrk+0x64>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4413      	add	r3, r2
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	429a      	cmp	r2, r3
 8002966:	d207      	bcs.n	8002978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002968:	f006 fcb4 	bl	80092d4 <__errno>
 800296c:	4603      	mov	r3, r0
 800296e:	220c      	movs	r2, #12
 8002970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002972:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002976:	e009      	b.n	800298c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <_sbrk+0x64>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800297e:	4b07      	ldr	r3, [pc, #28]	@ (800299c <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <_sbrk+0x64>)
 8002988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800298a:	68fb      	ldr	r3, [r7, #12]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20020000 	.word	0x20020000
 8002998:	00000400 	.word	0x00000400
 800299c:	200002bc 	.word	0x200002bc
 80029a0:	200195b8 	.word	0x200195b8

080029a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <SystemInit+0x20>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ae:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <SystemInit+0x20>)
 80029b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	e000ed00 	.word	0xe000ed00

080029c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80029c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80029cc:	f7ff ffea 	bl	80029a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029d0:	480c      	ldr	r0, [pc, #48]	@ (8002a04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029d2:	490d      	ldr	r1, [pc, #52]	@ (8002a08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029d4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029d8:	e002      	b.n	80029e0 <LoopCopyDataInit>

080029da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029de:	3304      	adds	r3, #4

080029e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e4:	d3f9      	bcc.n	80029da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002a14 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029ec:	e001      	b.n	80029f2 <LoopFillZerobss>

080029ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f0:	3204      	adds	r2, #4

080029f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f4:	d3fb      	bcc.n	80029ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029f6:	f006 fc73 	bl	80092e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029fa:	f7ff fa2b 	bl	8001e54 <main>
  bx  lr    
 80029fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a08:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8002a0c:	0800a54c 	.word	0x0800a54c
  ldr r2, =_sbss
 8002a10:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8002a14:	200195b4 	.word	0x200195b4

08002a18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a18:	e7fe      	b.n	8002a18 <ADC_IRQHandler>
	...

08002a1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a20:	4b0e      	ldr	r3, [pc, #56]	@ (8002a5c <HAL_Init+0x40>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0d      	ldr	r2, [pc, #52]	@ (8002a5c <HAL_Init+0x40>)
 8002a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a5c <HAL_Init+0x40>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a0a      	ldr	r2, [pc, #40]	@ (8002a5c <HAL_Init+0x40>)
 8002a32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a38:	4b08      	ldr	r3, [pc, #32]	@ (8002a5c <HAL_Init+0x40>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a07      	ldr	r2, [pc, #28]	@ (8002a5c <HAL_Init+0x40>)
 8002a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a44:	2003      	movs	r0, #3
 8002a46:	f000 f8d8 	bl	8002bfa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a4a:	200f      	movs	r0, #15
 8002a4c:	f7ff fec8 	bl	80027e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a50:	f7ff fddc 	bl	800260c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40023c00 	.word	0x40023c00

08002a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <HAL_IncTick+0x20>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_IncTick+0x24>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4413      	add	r3, r2
 8002a70:	4a04      	ldr	r2, [pc, #16]	@ (8002a84 <HAL_IncTick+0x24>)
 8002a72:	6013      	str	r3, [r2, #0]
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	20000070 	.word	0x20000070
 8002a84:	200002c0 	.word	0x200002c0

08002a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <HAL_GetTick+0x14>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	200002c0 	.word	0x200002c0

08002aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad2:	4a04      	ldr	r2, [pc, #16]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	60d3      	str	r3, [r2, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	@ (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	db0a      	blt.n	8002b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	490c      	ldr	r1, [pc, #48]	@ (8002b8c <__NVIC_SetPriority+0x4c>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	0112      	lsls	r2, r2, #4
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	440b      	add	r3, r1
 8002b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b68:	e00a      	b.n	8002b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4908      	ldr	r1, [pc, #32]	@ (8002b90 <__NVIC_SetPriority+0x50>)
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	3b04      	subs	r3, #4
 8002b78:	0112      	lsls	r2, r2, #4
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	761a      	strb	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b089      	sub	sp, #36	@ 0x24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f1c3 0307 	rsb	r3, r3, #7
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf28      	it	cs
 8002bb2:	2304      	movcs	r3, #4
 8002bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3304      	adds	r3, #4
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d902      	bls.n	8002bc4 <NVIC_EncodePriority+0x30>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3b03      	subs	r3, #3
 8002bc2:	e000      	b.n	8002bc6 <NVIC_EncodePriority+0x32>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43d9      	mvns	r1, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bec:	4313      	orrs	r3, r2
         );
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3724      	adds	r7, #36	@ 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7ff ff4c 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c22:	f7ff ff61 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002c26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	6978      	ldr	r0, [r7, #20]
 8002c2e:	f7ff ffb1 	bl	8002b94 <NVIC_EncodePriority>
 8002c32:	4602      	mov	r2, r0
 8002c34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c38:	4611      	mov	r1, r2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff80 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c40:	bf00      	nop
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff ff54 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c72:	f7ff ff09 	bl	8002a88 <HAL_GetTick>
 8002c76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d008      	beq.n	8002c96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2280      	movs	r2, #128	@ 0x80
 8002c88:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e052      	b.n	8002d3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0216 	bic.w	r2, r2, #22
 8002ca4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695a      	ldr	r2, [r3, #20]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cb4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d103      	bne.n	8002cc6 <HAL_DMA_Abort+0x62>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0208 	bic.w	r2, r2, #8
 8002cd4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0201 	bic.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ce6:	e013      	b.n	8002d10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ce8:	f7ff fece 	bl	8002a88 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b05      	cmp	r3, #5
 8002cf4:	d90c      	bls.n	8002d10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2203      	movs	r2, #3
 8002d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e015      	b.n	8002d3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1e4      	bne.n	8002ce8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d22:	223f      	movs	r2, #63	@ 0x3f
 8002d24:	409a      	lsls	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d004      	beq.n	8002d62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2280      	movs	r2, #128	@ 0x80
 8002d5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e00c      	b.n	8002d7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2205      	movs	r2, #5
 8002d66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0201 	bic.w	r2, r2, #1
 8002d78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b089      	sub	sp, #36	@ 0x24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
 8002da2:	e16b      	b.n	800307c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002da4:	2201      	movs	r2, #1
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	f040 815a 	bne.w	8003076 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d005      	beq.n	8002dda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d130      	bne.n	8002e3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	2203      	movs	r2, #3
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68da      	ldr	r2, [r3, #12]
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e10:	2201      	movs	r2, #1
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	091b      	lsrs	r3, r3, #4
 8002e26:	f003 0201 	and.w	r2, r3, #1
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f003 0303 	and.w	r3, r3, #3
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d017      	beq.n	8002e78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	2203      	movs	r2, #3
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 0303 	and.w	r3, r3, #3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d123      	bne.n	8002ecc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	08da      	lsrs	r2, r3, #3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3208      	adds	r2, #8
 8002e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	220f      	movs	r2, #15
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	69ba      	ldr	r2, [r7, #24]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	691a      	ldr	r2, [r3, #16]
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	08da      	lsrs	r2, r3, #3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3208      	adds	r2, #8
 8002ec6:	69b9      	ldr	r1, [r7, #24]
 8002ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 0203 	and.w	r2, r3, #3
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80b4 	beq.w	8003076 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	4b60      	ldr	r3, [pc, #384]	@ (8003094 <HAL_GPIO_Init+0x30c>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	4a5f      	ldr	r2, [pc, #380]	@ (8003094 <HAL_GPIO_Init+0x30c>)
 8002f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1e:	4b5d      	ldr	r3, [pc, #372]	@ (8003094 <HAL_GPIO_Init+0x30c>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003098 <HAL_GPIO_Init+0x310>)
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	089b      	lsrs	r3, r3, #2
 8002f30:	3302      	adds	r3, #2
 8002f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	220f      	movs	r2, #15
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a52      	ldr	r2, [pc, #328]	@ (800309c <HAL_GPIO_Init+0x314>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d02b      	beq.n	8002fae <HAL_GPIO_Init+0x226>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a51      	ldr	r2, [pc, #324]	@ (80030a0 <HAL_GPIO_Init+0x318>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d025      	beq.n	8002faa <HAL_GPIO_Init+0x222>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a50      	ldr	r2, [pc, #320]	@ (80030a4 <HAL_GPIO_Init+0x31c>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d01f      	beq.n	8002fa6 <HAL_GPIO_Init+0x21e>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a4f      	ldr	r2, [pc, #316]	@ (80030a8 <HAL_GPIO_Init+0x320>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d019      	beq.n	8002fa2 <HAL_GPIO_Init+0x21a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a4e      	ldr	r2, [pc, #312]	@ (80030ac <HAL_GPIO_Init+0x324>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d013      	beq.n	8002f9e <HAL_GPIO_Init+0x216>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a4d      	ldr	r2, [pc, #308]	@ (80030b0 <HAL_GPIO_Init+0x328>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d00d      	beq.n	8002f9a <HAL_GPIO_Init+0x212>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a4c      	ldr	r2, [pc, #304]	@ (80030b4 <HAL_GPIO_Init+0x32c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d007      	beq.n	8002f96 <HAL_GPIO_Init+0x20e>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a4b      	ldr	r2, [pc, #300]	@ (80030b8 <HAL_GPIO_Init+0x330>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d101      	bne.n	8002f92 <HAL_GPIO_Init+0x20a>
 8002f8e:	2307      	movs	r3, #7
 8002f90:	e00e      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002f92:	2308      	movs	r3, #8
 8002f94:	e00c      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002f96:	2306      	movs	r3, #6
 8002f98:	e00a      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002f9a:	2305      	movs	r3, #5
 8002f9c:	e008      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002f9e:	2304      	movs	r3, #4
 8002fa0:	e006      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e004      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e002      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_GPIO_Init+0x228>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	f002 0203 	and.w	r2, r2, #3
 8002fb6:	0092      	lsls	r2, r2, #2
 8002fb8:	4093      	lsls	r3, r2
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fc0:	4935      	ldr	r1, [pc, #212]	@ (8003098 <HAL_GPIO_Init+0x310>)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	089b      	lsrs	r3, r3, #2
 8002fc6:	3302      	adds	r3, #2
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fce:	4b3b      	ldr	r3, [pc, #236]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ff2:	4a32      	ldr	r2, [pc, #200]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ff8:	4b30      	ldr	r3, [pc, #192]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	43db      	mvns	r3, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800301c:	4a27      	ldr	r2, [pc, #156]	@ (80030bc <HAL_GPIO_Init+0x334>)
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003022:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003046:	4a1d      	ldr	r2, [pc, #116]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800304c:	4b1b      	ldr	r3, [pc, #108]	@ (80030bc <HAL_GPIO_Init+0x334>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003070:	4a12      	ldr	r2, [pc, #72]	@ (80030bc <HAL_GPIO_Init+0x334>)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3301      	adds	r3, #1
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	2b0f      	cmp	r3, #15
 8003080:	f67f ae90 	bls.w	8002da4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003084:	bf00      	nop
 8003086:	bf00      	nop
 8003088:	3724      	adds	r7, #36	@ 0x24
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800
 8003098:	40013800 	.word	0x40013800
 800309c:	40020000 	.word	0x40020000
 80030a0:	40020400 	.word	0x40020400
 80030a4:	40020800 	.word	0x40020800
 80030a8:	40020c00 	.word	0x40020c00
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40021400 	.word	0x40021400
 80030b4:	40021800 	.word	0x40021800
 80030b8:	40021c00 	.word	0x40021c00
 80030bc:	40013c00 	.word	0x40013c00

080030c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	807b      	strh	r3, [r7, #2]
 80030cc:	4613      	mov	r3, r2
 80030ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d0:	787b      	ldrb	r3, [r7, #1]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030d6:	887a      	ldrh	r2, [r7, #2]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030dc:	e003      	b.n	80030e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030de:	887b      	ldrh	r3, [r7, #2]
 80030e0:	041a      	lsls	r2, r3, #16
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	619a      	str	r2, [r3, #24]
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e267      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d075      	beq.n	80031fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003112:	4b88      	ldr	r3, [pc, #544]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	2b04      	cmp	r3, #4
 800311c:	d00c      	beq.n	8003138 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800311e:	4b85      	ldr	r3, [pc, #532]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003126:	2b08      	cmp	r3, #8
 8003128:	d112      	bne.n	8003150 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800312a:	4b82      	ldr	r3, [pc, #520]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003132:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003136:	d10b      	bne.n	8003150 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003138:	4b7e      	ldr	r3, [pc, #504]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d05b      	beq.n	80031fc <HAL_RCC_OscConfig+0x108>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d157      	bne.n	80031fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e242      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003158:	d106      	bne.n	8003168 <HAL_RCC_OscConfig+0x74>
 800315a:	4b76      	ldr	r3, [pc, #472]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a75      	ldr	r2, [pc, #468]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	e01d      	b.n	80031a4 <HAL_RCC_OscConfig+0xb0>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003170:	d10c      	bne.n	800318c <HAL_RCC_OscConfig+0x98>
 8003172:	4b70      	ldr	r3, [pc, #448]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a6f      	ldr	r2, [pc, #444]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003178:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800317c:	6013      	str	r3, [r2, #0]
 800317e:	4b6d      	ldr	r3, [pc, #436]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a6c      	ldr	r2, [pc, #432]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003188:	6013      	str	r3, [r2, #0]
 800318a:	e00b      	b.n	80031a4 <HAL_RCC_OscConfig+0xb0>
 800318c:	4b69      	ldr	r3, [pc, #420]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a68      	ldr	r2, [pc, #416]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	4b66      	ldr	r3, [pc, #408]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a65      	ldr	r2, [pc, #404]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800319e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d013      	beq.n	80031d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ac:	f7ff fc6c 	bl	8002a88 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031b4:	f7ff fc68 	bl	8002a88 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b64      	cmp	r3, #100	@ 0x64
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e207      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c6:	4b5b      	ldr	r3, [pc, #364]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0xc0>
 80031d2:	e014      	b.n	80031fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d4:	f7ff fc58 	bl	8002a88 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031dc:	f7ff fc54 	bl	8002a88 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b64      	cmp	r3, #100	@ 0x64
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e1f3      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ee:	4b51      	ldr	r3, [pc, #324]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f0      	bne.n	80031dc <HAL_RCC_OscConfig+0xe8>
 80031fa:	e000      	b.n	80031fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d063      	beq.n	80032d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800320a:	4b4a      	ldr	r3, [pc, #296]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00b      	beq.n	800322e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003216:	4b47      	ldr	r3, [pc, #284]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800321e:	2b08      	cmp	r3, #8
 8003220:	d11c      	bne.n	800325c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003222:	4b44      	ldr	r3, [pc, #272]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d116      	bne.n	800325c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800322e:	4b41      	ldr	r3, [pc, #260]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d005      	beq.n	8003246 <HAL_RCC_OscConfig+0x152>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d001      	beq.n	8003246 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e1c7      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003246:	4b3b      	ldr	r3, [pc, #236]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4937      	ldr	r1, [pc, #220]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003256:	4313      	orrs	r3, r2
 8003258:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800325a:	e03a      	b.n	80032d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d020      	beq.n	80032a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003264:	4b34      	ldr	r3, [pc, #208]	@ (8003338 <HAL_RCC_OscConfig+0x244>)
 8003266:	2201      	movs	r2, #1
 8003268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7ff fc0d 	bl	8002a88 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003272:	f7ff fc09 	bl	8002a88 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e1a8      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003284:	4b2b      	ldr	r3, [pc, #172]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f0      	beq.n	8003272 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003290:	4b28      	ldr	r3, [pc, #160]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	4925      	ldr	r1, [pc, #148]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	600b      	str	r3, [r1, #0]
 80032a4:	e015      	b.n	80032d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032a6:	4b24      	ldr	r3, [pc, #144]	@ (8003338 <HAL_RCC_OscConfig+0x244>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ac:	f7ff fbec 	bl	8002a88 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b4:	f7ff fbe8 	bl	8002a88 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e187      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1f0      	bne.n	80032b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d036      	beq.n	800334c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d016      	beq.n	8003314 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032e6:	4b15      	ldr	r3, [pc, #84]	@ (800333c <HAL_RCC_OscConfig+0x248>)
 80032e8:	2201      	movs	r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ec:	f7ff fbcc 	bl	8002a88 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032f4:	f7ff fbc8 	bl	8002a88 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e167      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_RCC_OscConfig+0x240>)
 8003308:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0x200>
 8003312:	e01b      	b.n	800334c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003314:	4b09      	ldr	r3, [pc, #36]	@ (800333c <HAL_RCC_OscConfig+0x248>)
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331a:	f7ff fbb5 	bl	8002a88 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003320:	e00e      	b.n	8003340 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003322:	f7ff fbb1 	bl	8002a88 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d907      	bls.n	8003340 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e150      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
 8003334:	40023800 	.word	0x40023800
 8003338:	42470000 	.word	0x42470000
 800333c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	4b88      	ldr	r3, [pc, #544]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003342:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003344:	f003 0302 	and.w	r3, r3, #2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1ea      	bne.n	8003322 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 8097 	beq.w	8003488 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800335a:	2300      	movs	r3, #0
 800335c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800335e:	4b81      	ldr	r3, [pc, #516]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10f      	bne.n	800338a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	4b7d      	ldr	r3, [pc, #500]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	4a7c      	ldr	r2, [pc, #496]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003378:	6413      	str	r3, [r2, #64]	@ 0x40
 800337a:	4b7a      	ldr	r3, [pc, #488]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003386:	2301      	movs	r3, #1
 8003388:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800338a:	4b77      	ldr	r3, [pc, #476]	@ (8003568 <HAL_RCC_OscConfig+0x474>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003392:	2b00      	cmp	r3, #0
 8003394:	d118      	bne.n	80033c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003396:	4b74      	ldr	r3, [pc, #464]	@ (8003568 <HAL_RCC_OscConfig+0x474>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a73      	ldr	r2, [pc, #460]	@ (8003568 <HAL_RCC_OscConfig+0x474>)
 800339c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033a2:	f7ff fb71 	bl	8002a88 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033aa:	f7ff fb6d 	bl	8002a88 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e10c      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003568 <HAL_RCC_OscConfig+0x474>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d106      	bne.n	80033de <HAL_RCC_OscConfig+0x2ea>
 80033d0:	4b64      	ldr	r3, [pc, #400]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d4:	4a63      	ldr	r2, [pc, #396]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	6713      	str	r3, [r2, #112]	@ 0x70
 80033dc:	e01c      	b.n	8003418 <HAL_RCC_OscConfig+0x324>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	2b05      	cmp	r3, #5
 80033e4:	d10c      	bne.n	8003400 <HAL_RCC_OscConfig+0x30c>
 80033e6:	4b5f      	ldr	r3, [pc, #380]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ea:	4a5e      	ldr	r2, [pc, #376]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033ec:	f043 0304 	orr.w	r3, r3, #4
 80033f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f6:	4a5b      	ldr	r2, [pc, #364]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033fe:	e00b      	b.n	8003418 <HAL_RCC_OscConfig+0x324>
 8003400:	4b58      	ldr	r3, [pc, #352]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003404:	4a57      	ldr	r2, [pc, #348]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003406:	f023 0301 	bic.w	r3, r3, #1
 800340a:	6713      	str	r3, [r2, #112]	@ 0x70
 800340c:	4b55      	ldr	r3, [pc, #340]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800340e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003410:	4a54      	ldr	r2, [pc, #336]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003412:	f023 0304 	bic.w	r3, r3, #4
 8003416:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d015      	beq.n	800344c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003420:	f7ff fb32 	bl	8002a88 <HAL_GetTick>
 8003424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003426:	e00a      	b.n	800343e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003428:	f7ff fb2e 	bl	8002a88 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e0cb      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800343e:	4b49      	ldr	r3, [pc, #292]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0ee      	beq.n	8003428 <HAL_RCC_OscConfig+0x334>
 800344a:	e014      	b.n	8003476 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344c:	f7ff fb1c 	bl	8002a88 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003452:	e00a      	b.n	800346a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003454:	f7ff fb18 	bl	8002a88 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e0b5      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800346a:	4b3e      	ldr	r3, [pc, #248]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1ee      	bne.n	8003454 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003476:	7dfb      	ldrb	r3, [r7, #23]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d105      	bne.n	8003488 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800347c:	4b39      	ldr	r3, [pc, #228]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	4a38      	ldr	r2, [pc, #224]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003482:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003486:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	2b00      	cmp	r3, #0
 800348e:	f000 80a1 	beq.w	80035d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003492:	4b34      	ldr	r3, [pc, #208]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f003 030c 	and.w	r3, r3, #12
 800349a:	2b08      	cmp	r3, #8
 800349c:	d05c      	beq.n	8003558 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d141      	bne.n	800352a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a6:	4b31      	ldr	r3, [pc, #196]	@ (800356c <HAL_RCC_OscConfig+0x478>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7ff faec 	bl	8002a88 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b4:	f7ff fae8 	bl	8002a88 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e087      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c6:	4b27      	ldr	r3, [pc, #156]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	69da      	ldr	r2, [r3, #28]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	019b      	lsls	r3, r3, #6
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	085b      	lsrs	r3, r3, #1
 80034ea:	3b01      	subs	r3, #1
 80034ec:	041b      	lsls	r3, r3, #16
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f4:	061b      	lsls	r3, r3, #24
 80034f6:	491b      	ldr	r1, [pc, #108]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <HAL_RCC_OscConfig+0x478>)
 80034fe:	2201      	movs	r2, #1
 8003500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003502:	f7ff fac1 	bl	8002a88 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800350a:	f7ff fabd 	bl	8002a88 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e05c      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351c:	4b11      	ldr	r3, [pc, #68]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0x416>
 8003528:	e054      	b.n	80035d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800352a:	4b10      	ldr	r3, [pc, #64]	@ (800356c <HAL_RCC_OscConfig+0x478>)
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003530:	f7ff faaa 	bl	8002a88 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003538:	f7ff faa6 	bl	8002a88 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e045      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <HAL_RCC_OscConfig+0x470>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1f0      	bne.n	8003538 <HAL_RCC_OscConfig+0x444>
 8003556:	e03d      	b.n	80035d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d107      	bne.n	8003570 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e038      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
 8003564:	40023800 	.word	0x40023800
 8003568:	40007000 	.word	0x40007000
 800356c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003570:	4b1b      	ldr	r3, [pc, #108]	@ (80035e0 <HAL_RCC_OscConfig+0x4ec>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d028      	beq.n	80035d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d121      	bne.n	80035d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003596:	429a      	cmp	r2, r3
 8003598:	d11a      	bne.n	80035d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035a0:	4013      	ands	r3, r2
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d111      	bne.n	80035d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b6:	085b      	lsrs	r3, r3, #1
 80035b8:	3b01      	subs	r3, #1
 80035ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d107      	bne.n	80035d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d001      	beq.n	80035d4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e000      	b.n	80035d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3718      	adds	r7, #24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	40023800 	.word	0x40023800

080035e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d101      	bne.n	80035f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e0cc      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035f8:	4b68      	ldr	r3, [pc, #416]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0307 	and.w	r3, r3, #7
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d90c      	bls.n	8003620 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003606:	4b65      	ldr	r3, [pc, #404]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800360e:	4b63      	ldr	r3, [pc, #396]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d001      	beq.n	8003620 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e0b8      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d020      	beq.n	800366e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003638:	4b59      	ldr	r3, [pc, #356]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	4a58      	ldr	r2, [pc, #352]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 800363e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003642:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0308 	and.w	r3, r3, #8
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003650:	4b53      	ldr	r3, [pc, #332]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4a52      	ldr	r2, [pc, #328]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800365a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800365c:	4b50      	ldr	r3, [pc, #320]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	494d      	ldr	r1, [pc, #308]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d044      	beq.n	8003704 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d107      	bne.n	8003692 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003682:	4b47      	ldr	r3, [pc, #284]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d119      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e07f      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d003      	beq.n	80036a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800369e:	2b03      	cmp	r3, #3
 80036a0:	d107      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a2:	4b3f      	ldr	r3, [pc, #252]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d109      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e06f      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036b2:	4b3b      	ldr	r3, [pc, #236]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e067      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036c2:	4b37      	ldr	r3, [pc, #220]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f023 0203 	bic.w	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	4934      	ldr	r1, [pc, #208]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036d4:	f7ff f9d8 	bl	8002a88 <HAL_GetTick>
 80036d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036da:	e00a      	b.n	80036f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036dc:	f7ff f9d4 	bl	8002a88 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e04f      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f2:	4b2b      	ldr	r3, [pc, #172]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 020c 	and.w	r2, r3, #12
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	429a      	cmp	r2, r3
 8003702:	d1eb      	bne.n	80036dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003704:	4b25      	ldr	r3, [pc, #148]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d20c      	bcs.n	800372c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b22      	ldr	r3, [pc, #136]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	4b20      	ldr	r3, [pc, #128]	@ (800379c <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0307 	and.w	r3, r3, #7
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	429a      	cmp	r2, r3
 8003726:	d001      	beq.n	800372c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e032      	b.n	8003792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b00      	cmp	r3, #0
 8003736:	d008      	beq.n	800374a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	4916      	ldr	r1, [pc, #88]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	4313      	orrs	r3, r2
 8003748:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d009      	beq.n	800376a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003756:	4b12      	ldr	r3, [pc, #72]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	490e      	ldr	r1, [pc, #56]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	4313      	orrs	r3, r2
 8003768:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800376a:	f000 f821 	bl	80037b0 <HAL_RCC_GetSysClockFreq>
 800376e:	4602      	mov	r2, r0
 8003770:	4b0b      	ldr	r3, [pc, #44]	@ (80037a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	091b      	lsrs	r3, r3, #4
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	490a      	ldr	r1, [pc, #40]	@ (80037a4 <HAL_RCC_ClockConfig+0x1c0>)
 800377c:	5ccb      	ldrb	r3, [r1, r3]
 800377e:	fa22 f303 	lsr.w	r3, r2, r3
 8003782:	4a09      	ldr	r2, [pc, #36]	@ (80037a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003786:	4b09      	ldr	r3, [pc, #36]	@ (80037ac <HAL_RCC_ClockConfig+0x1c8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff f828 	bl	80027e0 <HAL_InitTick>

  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40023c00 	.word	0x40023c00
 80037a0:	40023800 	.word	0x40023800
 80037a4:	0800a3f0 	.word	0x0800a3f0
 80037a8:	20000068 	.word	0x20000068
 80037ac:	2000006c 	.word	0x2000006c

080037b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b4:	b094      	sub	sp, #80	@ 0x50
 80037b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80037bc:	2300      	movs	r3, #0
 80037be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037c0:	2300      	movs	r3, #0
 80037c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037c8:	4b79      	ldr	r3, [pc, #484]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 030c 	and.w	r3, r3, #12
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d00d      	beq.n	80037f0 <HAL_RCC_GetSysClockFreq+0x40>
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	f200 80e1 	bhi.w	800399c <HAL_RCC_GetSysClockFreq+0x1ec>
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_RCC_GetSysClockFreq+0x34>
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d003      	beq.n	80037ea <HAL_RCC_GetSysClockFreq+0x3a>
 80037e2:	e0db      	b.n	800399c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037e4:	4b73      	ldr	r3, [pc, #460]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80037e6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80037e8:	e0db      	b.n	80039a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037ea:	4b73      	ldr	r3, [pc, #460]	@ (80039b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80037ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ee:	e0d8      	b.n	80039a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037f0:	4b6f      	ldr	r3, [pc, #444]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037fa:	4b6d      	ldr	r3, [pc, #436]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d063      	beq.n	80038ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003806:	4b6a      	ldr	r3, [pc, #424]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	099b      	lsrs	r3, r3, #6
 800380c:	2200      	movs	r2, #0
 800380e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003810:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003818:	633b      	str	r3, [r7, #48]	@ 0x30
 800381a:	2300      	movs	r3, #0
 800381c:	637b      	str	r3, [r7, #52]	@ 0x34
 800381e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003822:	4622      	mov	r2, r4
 8003824:	462b      	mov	r3, r5
 8003826:	f04f 0000 	mov.w	r0, #0
 800382a:	f04f 0100 	mov.w	r1, #0
 800382e:	0159      	lsls	r1, r3, #5
 8003830:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003834:	0150      	lsls	r0, r2, #5
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	4621      	mov	r1, r4
 800383c:	1a51      	subs	r1, r2, r1
 800383e:	6139      	str	r1, [r7, #16]
 8003840:	4629      	mov	r1, r5
 8003842:	eb63 0301 	sbc.w	r3, r3, r1
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	f04f 0200 	mov.w	r2, #0
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003854:	4659      	mov	r1, fp
 8003856:	018b      	lsls	r3, r1, #6
 8003858:	4651      	mov	r1, sl
 800385a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800385e:	4651      	mov	r1, sl
 8003860:	018a      	lsls	r2, r1, #6
 8003862:	4651      	mov	r1, sl
 8003864:	ebb2 0801 	subs.w	r8, r2, r1
 8003868:	4659      	mov	r1, fp
 800386a:	eb63 0901 	sbc.w	r9, r3, r1
 800386e:	f04f 0200 	mov.w	r2, #0
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800387a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800387e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003882:	4690      	mov	r8, r2
 8003884:	4699      	mov	r9, r3
 8003886:	4623      	mov	r3, r4
 8003888:	eb18 0303 	adds.w	r3, r8, r3
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	462b      	mov	r3, r5
 8003890:	eb49 0303 	adc.w	r3, r9, r3
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038a2:	4629      	mov	r1, r5
 80038a4:	024b      	lsls	r3, r1, #9
 80038a6:	4621      	mov	r1, r4
 80038a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038ac:	4621      	mov	r1, r4
 80038ae:	024a      	lsls	r2, r1, #9
 80038b0:	4610      	mov	r0, r2
 80038b2:	4619      	mov	r1, r3
 80038b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038b6:	2200      	movs	r2, #0
 80038b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038c0:	f7fd f8e4 	bl	8000a8c <__aeabi_uldivmod>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4613      	mov	r3, r2
 80038ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038cc:	e058      	b.n	8003980 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ce:	4b38      	ldr	r3, [pc, #224]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	099b      	lsrs	r3, r3, #6
 80038d4:	2200      	movs	r2, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	4611      	mov	r1, r2
 80038da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038de:	623b      	str	r3, [r7, #32]
 80038e0:	2300      	movs	r3, #0
 80038e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038e8:	4642      	mov	r2, r8
 80038ea:	464b      	mov	r3, r9
 80038ec:	f04f 0000 	mov.w	r0, #0
 80038f0:	f04f 0100 	mov.w	r1, #0
 80038f4:	0159      	lsls	r1, r3, #5
 80038f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038fa:	0150      	lsls	r0, r2, #5
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4641      	mov	r1, r8
 8003902:	ebb2 0a01 	subs.w	sl, r2, r1
 8003906:	4649      	mov	r1, r9
 8003908:	eb63 0b01 	sbc.w	fp, r3, r1
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003918:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800391c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003920:	ebb2 040a 	subs.w	r4, r2, sl
 8003924:	eb63 050b 	sbc.w	r5, r3, fp
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	f04f 0300 	mov.w	r3, #0
 8003930:	00eb      	lsls	r3, r5, #3
 8003932:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003936:	00e2      	lsls	r2, r4, #3
 8003938:	4614      	mov	r4, r2
 800393a:	461d      	mov	r5, r3
 800393c:	4643      	mov	r3, r8
 800393e:	18e3      	adds	r3, r4, r3
 8003940:	603b      	str	r3, [r7, #0]
 8003942:	464b      	mov	r3, r9
 8003944:	eb45 0303 	adc.w	r3, r5, r3
 8003948:	607b      	str	r3, [r7, #4]
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003956:	4629      	mov	r1, r5
 8003958:	028b      	lsls	r3, r1, #10
 800395a:	4621      	mov	r1, r4
 800395c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003960:	4621      	mov	r1, r4
 8003962:	028a      	lsls	r2, r1, #10
 8003964:	4610      	mov	r0, r2
 8003966:	4619      	mov	r1, r3
 8003968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800396a:	2200      	movs	r2, #0
 800396c:	61bb      	str	r3, [r7, #24]
 800396e:	61fa      	str	r2, [r7, #28]
 8003970:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003974:	f7fd f88a 	bl	8000a8c <__aeabi_uldivmod>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4613      	mov	r3, r2
 800397e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003980:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	0c1b      	lsrs	r3, r3, #16
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	3301      	adds	r3, #1
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003990:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003994:	fbb2 f3f3 	udiv	r3, r2, r3
 8003998:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800399a:	e002      	b.n	80039a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800399c:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800399e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3750      	adds	r7, #80	@ 0x50
 80039a8:	46bd      	mov	sp, r7
 80039aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	00f42400 	.word	0x00f42400
 80039b8:	007a1200 	.word	0x007a1200

080039bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c0:	4b03      	ldr	r3, [pc, #12]	@ (80039d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80039c2:	681b      	ldr	r3, [r3, #0]
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	20000068 	.word	0x20000068

080039d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039d8:	f7ff fff0 	bl	80039bc <HAL_RCC_GetHCLKFreq>
 80039dc:	4602      	mov	r2, r0
 80039de:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	0a9b      	lsrs	r3, r3, #10
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	4903      	ldr	r1, [pc, #12]	@ (80039f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ea:	5ccb      	ldrb	r3, [r1, r3]
 80039ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40023800 	.word	0x40023800
 80039f8:	0800a400 	.word	0x0800a400

080039fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a00:	f7ff ffdc 	bl	80039bc <HAL_RCC_GetHCLKFreq>
 8003a04:	4602      	mov	r2, r0
 8003a06:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	0b5b      	lsrs	r3, r3, #13
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	4903      	ldr	r1, [pc, #12]	@ (8003a20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a12:	5ccb      	ldrb	r3, [r1, r3]
 8003a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40023800 	.word	0x40023800
 8003a20:	0800a400 	.word	0x0800a400

08003a24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	220f      	movs	r2, #15
 8003a32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a34:	4b12      	ldr	r3, [pc, #72]	@ (8003a80 <HAL_RCC_GetClockConfig+0x5c>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0203 	and.w	r2, r3, #3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <HAL_RCC_GetClockConfig+0x5c>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <HAL_RCC_GetClockConfig+0x5c>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a58:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <HAL_RCC_GetClockConfig+0x5c>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	08db      	lsrs	r3, r3, #3
 8003a5e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a66:	4b07      	ldr	r3, [pc, #28]	@ (8003a84 <HAL_RCC_GetClockConfig+0x60>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0207 	and.w	r2, r3, #7
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	601a      	str	r2, [r3, #0]
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40023c00 	.word	0x40023c00

08003a88 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d105      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d035      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003ab0:	4b62      	ldr	r3, [pc, #392]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ab6:	f7fe ffe7 	bl	8002a88 <HAL_GetTick>
 8003aba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003abe:	f7fe ffe3 	bl	8002a88 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e0b0      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ad0:	4b5b      	ldr	r3, [pc, #364]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f0      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	019a      	lsls	r2, r3, #6
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	071b      	lsls	r3, r3, #28
 8003ae8:	4955      	ldr	r1, [pc, #340]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003af0:	4b52      	ldr	r3, [pc, #328]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003af6:	f7fe ffc7 	bl	8002a88 <HAL_GetTick>
 8003afa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003afe:	f7fe ffc3 	bl	8002a88 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e090      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b10:	4b4b      	ldr	r3, [pc, #300]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 8083 	beq.w	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	4b44      	ldr	r3, [pc, #272]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	4a43      	ldr	r2, [pc, #268]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b3a:	4b41      	ldr	r3, [pc, #260]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b46:	4b3f      	ldr	r3, [pc, #252]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a3e      	ldr	r2, [pc, #248]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b50:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b52:	f7fe ff99 	bl	8002a88 <HAL_GetTick>
 8003b56:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b58:	e008      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b5a:	f7fe ff95 	bl	8002a88 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e062      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b6c:	4b35      	ldr	r3, [pc, #212]	@ (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f0      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b78:	4b31      	ldr	r3, [pc, #196]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b80:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d02f      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d028      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b96:	4b2a      	ldr	r3, [pc, #168]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b9e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ba0:	4b29      	ldr	r3, [pc, #164]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ba6:	4b28      	ldr	r3, [pc, #160]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003bac:	4a24      	ldr	r2, [pc, #144]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bb2:	4b23      	ldr	r3, [pc, #140]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d114      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003bbe:	f7fe ff63 	bl	8002a88 <HAL_GetTick>
 8003bc2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc4:	e00a      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bc6:	f7fe ff5f 	bl	8002a88 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e02a      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bdc:	4b18      	ldr	r3, [pc, #96]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0ee      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bf4:	d10d      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003bf6:	4b12      	ldr	r3, [pc, #72]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003c06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c0a:	490d      	ldr	r1, [pc, #52]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	608b      	str	r3, [r1, #8]
 8003c10:	e005      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003c12:	4b0b      	ldr	r3, [pc, #44]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	4a0a      	ldr	r2, [pc, #40]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c18:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003c1c:	6093      	str	r3, [r2, #8]
 8003c1e:	4b08      	ldr	r3, [pc, #32]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c20:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c2a:	4905      	ldr	r1, [pc, #20]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3718      	adds	r7, #24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	42470068 	.word	0x42470068
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40007000 	.word	0x40007000
 8003c48:	42470e40 	.word	0x42470e40

08003c4c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e073      	b.n	8003d4a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	7f5b      	ldrb	r3, [r3, #29]
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7fe fcf2 	bl	800265c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	f003 0310 	and.w	r3, r3, #16
 8003c88:	2b10      	cmp	r3, #16
 8003c8a:	d055      	beq.n	8003d38 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	22ca      	movs	r2, #202	@ 0xca
 8003c92:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2253      	movs	r2, #83	@ 0x53
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 fa49 	bl	8004134 <RTC_EnterInitMode>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d12c      	bne.n	8003d06 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6812      	ldr	r2, [r2, #0]
 8003cb6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003cba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cbe:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6899      	ldr	r1, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	68d2      	ldr	r2, [r2, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6919      	ldr	r1, [r3, #16]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	041a      	lsls	r2, r3, #16
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 fa50 	bl	80041a2 <RTC_ExitInitMode>
 8003d02:	4603      	mov	r3, r0
 8003d04:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d110      	bne.n	8003d2e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003d1a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	22ff      	movs	r2, #255	@ 0xff
 8003d34:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d36:	e001      	b.n	8003d3c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d102      	bne.n	8003d48 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d52:	b590      	push	{r4, r7, lr}
 8003d54:	b087      	sub	sp, #28
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	7f1b      	ldrb	r3, [r3, #28]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d101      	bne.n	8003d6e <HAL_RTC_SetTime+0x1c>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	e087      	b.n	8003e7e <HAL_RTC_SetTime+0x12c>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2201      	movs	r2, #1
 8003d72:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2202      	movs	r2, #2
 8003d78:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d126      	bne.n	8003dce <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d102      	bne.n	8003d94 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2200      	movs	r2, #0
 8003d92:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fa27 	bl	80041ec <RTC_ByteToBcd2>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	785b      	ldrb	r3, [r3, #1]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fa20 	bl	80041ec <RTC_ByteToBcd2>
 8003dac:	4603      	mov	r3, r0
 8003dae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003db0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	789b      	ldrb	r3, [r3, #2]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 fa18 	bl	80041ec <RTC_ByteToBcd2>
 8003dbc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003dbe:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	78db      	ldrb	r3, [r3, #3]
 8003dc6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	e018      	b.n	8003e00 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2200      	movs	r2, #0
 8003de0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	785b      	ldrb	r3, [r3, #1]
 8003dec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003dee:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003df4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	78db      	ldrb	r3, [r3, #3]
 8003dfa:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	22ca      	movs	r2, #202	@ 0xca
 8003e06:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2253      	movs	r2, #83	@ 0x53
 8003e0e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 f98f 	bl	8004134 <RTC_EnterInitMode>
 8003e16:	4603      	mov	r3, r0
 8003e18:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003e1a:	7cfb      	ldrb	r3, [r7, #19]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d120      	bne.n	8003e62 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003e2a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003e2e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e3e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6899      	ldr	r1, [r3, #8]
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 f9a2 	bl	80041a2 <RTC_ExitInitMode>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003e62:	7cfb      	ldrb	r3, [r7, #19]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d102      	bne.n	8003e6e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	22ff      	movs	r2, #255	@ 0xff
 8003e74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	771a      	strb	r2, [r3, #28]

  return status;
 8003e7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	371c      	adds	r7, #28
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}

08003e86 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b086      	sub	sp, #24
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003eb8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003ebc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	0c1b      	lsrs	r3, r3, #16
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	0a1b      	lsrs	r3, r3, #8
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ed8:	b2da      	uxtb	r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ee6:	b2da      	uxtb	r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	0d9b      	lsrs	r3, r3, #22
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d11a      	bne.n	8003f38 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 f98e 	bl	8004228 <RTC_Bcd2ToByte>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	785b      	ldrb	r3, [r3, #1]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 f985 	bl	8004228 <RTC_Bcd2ToByte>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	461a      	mov	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	789b      	ldrb	r3, [r3, #2]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 f97c 	bl	8004228 <RTC_Bcd2ToByte>
 8003f30:	4603      	mov	r3, r0
 8003f32:	461a      	mov	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3718      	adds	r7, #24
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f42:	b590      	push	{r4, r7, lr}
 8003f44:	b087      	sub	sp, #28
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	7f1b      	ldrb	r3, [r3, #28]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_RTC_SetDate+0x1c>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e071      	b.n	8004042 <HAL_RTC_SetDate+0x100>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2202      	movs	r2, #2
 8003f68:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10e      	bne.n	8003f8e <HAL_RTC_SetDate+0x4c>
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	785b      	ldrb	r3, [r3, #1]
 8003f74:	f003 0310 	and.w	r3, r3, #16
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	785b      	ldrb	r3, [r3, #1]
 8003f80:	f023 0310 	bic.w	r3, r3, #16
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	330a      	adds	r3, #10
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d11c      	bne.n	8003fce <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	78db      	ldrb	r3, [r3, #3]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f927 	bl	80041ec <RTC_ByteToBcd2>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	785b      	ldrb	r3, [r3, #1]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 f920 	bl	80041ec <RTC_ByteToBcd2>
 8003fac:	4603      	mov	r3, r0
 8003fae:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003fb0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	789b      	ldrb	r3, [r3, #2]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 f918 	bl	80041ec <RTC_ByteToBcd2>
 8003fbc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003fbe:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	e00e      	b.n	8003fec <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	78db      	ldrb	r3, [r3, #3]
 8003fd2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	785b      	ldrb	r3, [r3, #1]
 8003fd8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fda:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003fe0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	22ca      	movs	r2, #202	@ 0xca
 8003ff2:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2253      	movs	r2, #83	@ 0x53
 8003ffa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f000 f899 	bl	8004134 <RTC_EnterInitMode>
 8004002:	4603      	mov	r3, r0
 8004004:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004006:	7cfb      	ldrb	r3, [r7, #19]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10c      	bne.n	8004026 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004016:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800401a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f8c0 	bl	80041a2 <RTC_ExitInitMode>
 8004022:	4603      	mov	r3, r0
 8004024:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004026:	7cfb      	ldrb	r3, [r7, #19]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d102      	bne.n	8004032 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2201      	movs	r2, #1
 8004030:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	22ff      	movs	r2, #255	@ 0xff
 8004038:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	771a      	strb	r2, [r3, #28]

  return status;
 8004040:	7cfb      	ldrb	r3, [r7, #19]
}
 8004042:	4618      	mov	r0, r3
 8004044:	371c      	adds	r7, #28
 8004046:	46bd      	mov	sp, r7
 8004048:	bd90      	pop	{r4, r7, pc}

0800404a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004064:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004068:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	0c1b      	lsrs	r3, r3, #16
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	0a1b      	lsrs	r3, r3, #8
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f003 031f 	and.w	r3, r3, #31
 800407e:	b2da      	uxtb	r2, r3
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800408c:	b2da      	uxtb	r2, r3
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	0b5b      	lsrs	r3, r3, #13
 8004096:	b2db      	uxtb	r3, r3
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	b2da      	uxtb	r2, r3
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d11a      	bne.n	80040de <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	78db      	ldrb	r3, [r3, #3]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f000 f8bb 	bl	8004228 <RTC_Bcd2ToByte>
 80040b2:	4603      	mov	r3, r0
 80040b4:	461a      	mov	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	785b      	ldrb	r3, [r3, #1]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f8b2 	bl	8004228 <RTC_Bcd2ToByte>
 80040c4:	4603      	mov	r3, r0
 80040c6:	461a      	mov	r2, r3
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	789b      	ldrb	r3, [r3, #2]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 f8a9 	bl	8004228 <RTC_Bcd2ToByte>
 80040d6:	4603      	mov	r3, r0
 80040d8:	461a      	mov	r2, r3
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a0d      	ldr	r2, [pc, #52]	@ (8004130 <HAL_RTC_WaitForSynchro+0x48>)
 80040fa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040fc:	f7fe fcc4 	bl	8002a88 <HAL_GetTick>
 8004100:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004102:	e009      	b.n	8004118 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004104:	f7fe fcc0 	bl	8002a88 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004112:	d901      	bls.n	8004118 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e007      	b.n	8004128 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0ee      	beq.n	8004104 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	00017f5f 	.word	0x00017f5f

08004134 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414e:	2b00      	cmp	r3, #0
 8004150:	d122      	bne.n	8004198 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68da      	ldr	r2, [r3, #12]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004160:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004162:	f7fe fc91 	bl	8002a88 <HAL_GetTick>
 8004166:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004168:	e00c      	b.n	8004184 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800416a:	f7fe fc8d 	bl	8002a88 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004178:	d904      	bls.n	8004184 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2204      	movs	r2, #4
 800417e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <RTC_EnterInitMode+0x64>
 8004192:	7bfb      	ldrb	r3, [r7, #15]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d1e8      	bne.n	800416a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004198:	7bfb      	ldrb	r3, [r7, #15]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68da      	ldr	r2, [r3, #12]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041bc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d10a      	bne.n	80041e2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff ff8b 	bl	80040e8 <HAL_RTC_WaitForSynchro>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80041fa:	e005      	b.n	8004208 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3301      	adds	r3, #1
 8004200:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004202:	79fb      	ldrb	r3, [r7, #7]
 8004204:	3b0a      	subs	r3, #10
 8004206:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	2b09      	cmp	r3, #9
 800420c:	d8f6      	bhi.n	80041fc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	b2db      	uxtb	r3, r3
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	b2da      	uxtb	r2, r3
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	4313      	orrs	r3, r2
 800421a:	b2db      	uxtb	r3, r3
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	b2db      	uxtb	r3, r3
 800423c:	461a      	mov	r2, r3
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	79fb      	ldrb	r3, [r7, #7]
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	b2db      	uxtb	r3, r3
 8004254:	4413      	add	r3, r2
 8004256:	b2db      	uxtb	r3, r3
}
 8004258:	4618      	mov	r0, r3
 800425a:	3714      	adds	r7, #20
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e07b      	b.n	800436e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	2b00      	cmp	r3, #0
 800427c:	d108      	bne.n	8004290 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004286:	d009      	beq.n	800429c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	61da      	str	r2, [r3, #28]
 800428e:	e005      	b.n	800429c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d106      	bne.n	80042bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fe f9fa 	bl	80026b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042e4:	431a      	orrs	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	431a      	orrs	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	431a      	orrs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800430c:	431a      	orrs	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69db      	ldr	r3, [r3, #28]
 8004312:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004320:	ea42 0103 	orr.w	r1, r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004328:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	0c1b      	lsrs	r3, r3, #16
 800433a:	f003 0104 	and.w	r1, r3, #4
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004342:	f003 0210 	and.w	r2, r3, #16
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	430a      	orrs	r2, r1
 800434c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69da      	ldr	r2, [r3, #28]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800435c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b088      	sub	sp, #32
 800437a:	af00      	add	r7, sp, #0
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	603b      	str	r3, [r7, #0]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_SPI_Transmit+0x22>
 8004394:	2302      	movs	r3, #2
 8004396:	e12d      	b.n	80045f4 <HAL_SPI_Transmit+0x27e>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043a0:	f7fe fb72 	bl	8002a88 <HAL_GetTick>
 80043a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043a6:	88fb      	ldrh	r3, [r7, #6]
 80043a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d002      	beq.n	80043bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043b6:	2302      	movs	r3, #2
 80043b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043ba:	e116      	b.n	80045ea <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_SPI_Transmit+0x52>
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d102      	bne.n	80043ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043cc:	e10d      	b.n	80045ea <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2203      	movs	r2, #3
 80043d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	88fa      	ldrh	r2, [r7, #6]
 80043e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	88fa      	ldrh	r2, [r7, #6]
 80043ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004414:	d10f      	bne.n	8004436 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004424:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004434:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004440:	2b40      	cmp	r3, #64	@ 0x40
 8004442:	d007      	beq.n	8004454 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004452:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800445c:	d14f      	bne.n	80044fe <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d002      	beq.n	800446c <HAL_SPI_Transmit+0xf6>
 8004466:	8afb      	ldrh	r3, [r7, #22]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d142      	bne.n	80044f2 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	881a      	ldrh	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447c:	1c9a      	adds	r2, r3, #2
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004486:	b29b      	uxth	r3, r3
 8004488:	3b01      	subs	r3, #1
 800448a:	b29a      	uxth	r2, r3
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004490:	e02f      	b.n	80044f2 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b02      	cmp	r3, #2
 800449e:	d112      	bne.n	80044c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a4:	881a      	ldrh	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	1c9a      	adds	r2, r3, #2
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044c4:	e015      	b.n	80044f2 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044c6:	f7fe fadf 	bl	8002a88 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d803      	bhi.n	80044de <HAL_SPI_Transmit+0x168>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044dc:	d102      	bne.n	80044e4 <HAL_SPI_Transmit+0x16e>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d106      	bne.n	80044f2 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80044f0:	e07b      	b.n	80045ea <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1ca      	bne.n	8004492 <HAL_SPI_Transmit+0x11c>
 80044fc:	e050      	b.n	80045a0 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <HAL_SPI_Transmit+0x196>
 8004506:	8afb      	ldrh	r3, [r7, #22]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d144      	bne.n	8004596 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	330c      	adds	r3, #12
 8004516:	7812      	ldrb	r2, [r2, #0]
 8004518:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451e:	1c5a      	adds	r2, r3, #1
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004532:	e030      	b.n	8004596 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b02      	cmp	r3, #2
 8004540:	d113      	bne.n	800456a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	330c      	adds	r3, #12
 800454c:	7812      	ldrb	r2, [r2, #0]
 800454e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004568:	e015      	b.n	8004596 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800456a:	f7fe fa8d 	bl	8002a88 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	429a      	cmp	r2, r3
 8004578:	d803      	bhi.n	8004582 <HAL_SPI_Transmit+0x20c>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004580:	d102      	bne.n	8004588 <HAL_SPI_Transmit+0x212>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d106      	bne.n	8004596 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004594:	e029      	b.n	80045ea <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1c9      	bne.n	8004534 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	6839      	ldr	r1, [r7, #0]
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 fbdf 	bl	8004d68 <SPI_EndRxTxTransaction>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045be:	2300      	movs	r3, #0
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	613b      	str	r3, [r7, #16]
 80045d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	77fb      	strb	r3, [r7, #31]
 80045e0:	e003      	b.n	80045ea <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80045f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3720      	adds	r7, #32
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b088      	sub	sp, #32
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	4613      	mov	r3, r2
 800460a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004616:	b2db      	uxtb	r3, r3
 8004618:	2b01      	cmp	r3, #1
 800461a:	d002      	beq.n	8004622 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800461c:	2302      	movs	r3, #2
 800461e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004620:	e0fb      	b.n	800481a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800462a:	d112      	bne.n	8004652 <HAL_SPI_Receive+0x56>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10e      	bne.n	8004652 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2204      	movs	r2, #4
 8004638:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800463c:	88fa      	ldrh	r2, [r7, #6]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4613      	mov	r3, r2
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	68b9      	ldr	r1, [r7, #8]
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f8ef 	bl	800482c <HAL_SPI_TransmitReceive>
 800464e:	4603      	mov	r3, r0
 8004650:	e0e8      	b.n	8004824 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004658:	2b01      	cmp	r3, #1
 800465a:	d101      	bne.n	8004660 <HAL_SPI_Receive+0x64>
 800465c:	2302      	movs	r3, #2
 800465e:	e0e1      	b.n	8004824 <HAL_SPI_Receive+0x228>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004668:	f7fe fa0e 	bl	8002a88 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d002      	beq.n	800467a <HAL_SPI_Receive+0x7e>
 8004674:	88fb      	ldrh	r3, [r7, #6]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d102      	bne.n	8004680 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800467e:	e0cc      	b.n	800481a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2204      	movs	r2, #4
 8004684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	88fa      	ldrh	r2, [r7, #6]
 8004698:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	88fa      	ldrh	r2, [r7, #6]
 800469e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046c6:	d10f      	bne.n	80046e8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f2:	2b40      	cmp	r3, #64	@ 0x40
 80046f4:	d007      	beq.n	8004706 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004704:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d16a      	bne.n	80047e4 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800470e:	e032      	b.n	8004776 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b01      	cmp	r3, #1
 800471c:	d115      	bne.n	800474a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f103 020c 	add.w	r2, r3, #12
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800473e:	b29b      	uxth	r3, r3
 8004740:	3b01      	subs	r3, #1
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004748:	e015      	b.n	8004776 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800474a:	f7fe f99d 	bl	8002a88 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d803      	bhi.n	8004762 <HAL_SPI_Receive+0x166>
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004760:	d102      	bne.n	8004768 <HAL_SPI_Receive+0x16c>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d106      	bne.n	8004776 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004774:	e051      	b.n	800481a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1c7      	bne.n	8004710 <HAL_SPI_Receive+0x114>
 8004780:	e035      	b.n	80047ee <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b01      	cmp	r3, #1
 800478e:	d113      	bne.n	80047b8 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800479a:	b292      	uxth	r2, r2
 800479c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a2:	1c9a      	adds	r2, r3, #2
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	3b01      	subs	r3, #1
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047b6:	e015      	b.n	80047e4 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b8:	f7fe f966 	bl	8002a88 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	683a      	ldr	r2, [r7, #0]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d803      	bhi.n	80047d0 <HAL_SPI_Receive+0x1d4>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ce:	d102      	bne.n	80047d6 <HAL_SPI_Receive+0x1da>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d106      	bne.n	80047e4 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80047e2:	e01a      	b.n	800481a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1c9      	bne.n	8004782 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	6839      	ldr	r1, [r7, #0]
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f000 fa52 	bl	8004c9c <SPI_EndRxTransaction>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2220      	movs	r2, #32
 8004802:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	75fb      	strb	r3, [r7, #23]
 8004810:	e003      	b.n	800481a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004822:	7dfb      	ldrb	r3, [r7, #23]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b08c      	sub	sp, #48	@ 0x30
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800483a:	2301      	movs	r3, #1
 800483c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800484a:	2b01      	cmp	r3, #1
 800484c:	d101      	bne.n	8004852 <HAL_SPI_TransmitReceive+0x26>
 800484e:	2302      	movs	r3, #2
 8004850:	e198      	b.n	8004b84 <HAL_SPI_TransmitReceive+0x358>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800485a:	f7fe f915 	bl	8002a88 <HAL_GetTick>
 800485e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004870:	887b      	ldrh	r3, [r7, #2]
 8004872:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004874:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004878:	2b01      	cmp	r3, #1
 800487a:	d00f      	beq.n	800489c <HAL_SPI_TransmitReceive+0x70>
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004882:	d107      	bne.n	8004894 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d103      	bne.n	8004894 <HAL_SPI_TransmitReceive+0x68>
 800488c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004890:	2b04      	cmp	r3, #4
 8004892:	d003      	beq.n	800489c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004894:	2302      	movs	r3, #2
 8004896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800489a:	e16d      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d005      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x82>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x82>
 80048a8:	887b      	ldrh	r3, [r7, #2]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d103      	bne.n	80048b6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80048b4:	e160      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d003      	beq.n	80048ca <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2205      	movs	r2, #5
 80048c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	887a      	ldrh	r2, [r7, #2]
 80048da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	887a      	ldrh	r2, [r7, #2]
 80048e0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	887a      	ldrh	r2, [r7, #2]
 80048f2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490a:	2b40      	cmp	r3, #64	@ 0x40
 800490c:	d007      	beq.n	800491e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800491c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004926:	d17c      	bne.n	8004a22 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d002      	beq.n	8004936 <HAL_SPI_TransmitReceive+0x10a>
 8004930:	8b7b      	ldrh	r3, [r7, #26]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d16a      	bne.n	8004a0c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493a:	881a      	ldrh	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	1c9a      	adds	r2, r3, #2
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800495a:	e057      	b.n	8004a0c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b02      	cmp	r3, #2
 8004968:	d11b      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x176>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d016      	beq.n	80049a2 <HAL_SPI_TransmitReceive+0x176>
 8004974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004976:	2b01      	cmp	r3, #1
 8004978:	d113      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497e:	881a      	ldrh	r2, [r3, #0]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498a:	1c9a      	adds	r2, r3, #2
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d119      	bne.n	80049e4 <HAL_SPI_TransmitReceive+0x1b8>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d014      	beq.n	80049e4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c4:	b292      	uxth	r2, r2
 80049c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049cc:	1c9a      	adds	r2, r3, #2
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b01      	subs	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049e0:	2301      	movs	r3, #1
 80049e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049e4:	f7fe f850 	bl	8002a88 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d80b      	bhi.n	8004a0c <HAL_SPI_TransmitReceive+0x1e0>
 80049f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049fa:	d007      	beq.n	8004a0c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004a0a:	e0b5      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1a2      	bne.n	800495c <HAL_SPI_TransmitReceive+0x130>
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d19d      	bne.n	800495c <HAL_SPI_TransmitReceive+0x130>
 8004a20:	e080      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <HAL_SPI_TransmitReceive+0x204>
 8004a2a:	8b7b      	ldrh	r3, [r7, #26]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d16f      	bne.n	8004b10 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	330c      	adds	r3, #12
 8004a3a:	7812      	ldrb	r2, [r2, #0]
 8004a3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a42:	1c5a      	adds	r2, r3, #1
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a56:	e05b      	b.n	8004b10 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d11c      	bne.n	8004aa0 <HAL_SPI_TransmitReceive+0x274>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d017      	beq.n	8004aa0 <HAL_SPI_TransmitReceive+0x274>
 8004a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d114      	bne.n	8004aa0 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	7812      	ldrb	r2, [r2, #0]
 8004a82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d119      	bne.n	8004ae2 <HAL_SPI_TransmitReceive+0x2b6>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d014      	beq.n	8004ae2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ae2:	f7fd ffd1 	bl	8002a88 <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d803      	bhi.n	8004afa <HAL_SPI_TransmitReceive+0x2ce>
 8004af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004af8:	d102      	bne.n	8004b00 <HAL_SPI_TransmitReceive+0x2d4>
 8004afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d107      	bne.n	8004b10 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004b0e:	e033      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d19e      	bne.n	8004a58 <HAL_SPI_TransmitReceive+0x22c>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d199      	bne.n	8004a58 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b26:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f91d 	bl	8004d68 <SPI_EndRxTxTransaction>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d006      	beq.n	8004b42 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004b40:	e01a      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10a      	bne.n	8004b60 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b6e:	e003      	b.n	8004b78 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004b80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3730      	adds	r7, #48	@ 0x30
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	603b      	str	r3, [r7, #0]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b9c:	f7fd ff74 	bl	8002a88 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba4:	1a9b      	subs	r3, r3, r2
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	4413      	add	r3, r2
 8004baa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bac:	f7fd ff6c 	bl	8002a88 <HAL_GetTick>
 8004bb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bb2:	4b39      	ldr	r3, [pc, #228]	@ (8004c98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	015b      	lsls	r3, r3, #5
 8004bb8:	0d1b      	lsrs	r3, r3, #20
 8004bba:	69fa      	ldr	r2, [r7, #28]
 8004bbc:	fb02 f303 	mul.w	r3, r2, r3
 8004bc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bc2:	e054      	b.n	8004c6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bca:	d050      	beq.n	8004c6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bcc:	f7fd ff5c 	bl	8002a88 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	69fa      	ldr	r2, [r7, #28]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d902      	bls.n	8004be2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d13d      	bne.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bf0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bfa:	d111      	bne.n	8004c20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c04:	d004      	beq.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0e:	d107      	bne.n	8004c20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c28:	d10f      	bne.n	8004c4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e017      	b.n	8004c8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	4013      	ands	r3, r2
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	bf0c      	ite	eq
 8004c7e:	2301      	moveq	r3, #1
 8004c80:	2300      	movne	r3, #0
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	461a      	mov	r2, r3
 8004c86:	79fb      	ldrb	r3, [r7, #7]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d19b      	bne.n	8004bc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3720      	adds	r7, #32
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	20000068 	.word	0x20000068

08004c9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cb0:	d111      	bne.n	8004cd6 <SPI_EndRxTransaction+0x3a>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cba:	d004      	beq.n	8004cc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc4:	d107      	bne.n	8004cd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cd4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cde:	d12a      	bne.n	8004d36 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce8:	d012      	beq.n	8004d10 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2180      	movs	r1, #128	@ 0x80
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f7ff ff49 	bl	8004b8c <SPI_WaitFlagStateUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d02d      	beq.n	8004d5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d04:	f043 0220 	orr.w	r2, r3, #32
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e026      	b.n	8004d5e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	2200      	movs	r2, #0
 8004d18:	2101      	movs	r1, #1
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f7ff ff36 	bl	8004b8c <SPI_WaitFlagStateUntilTimeout>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d01a      	beq.n	8004d5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2a:	f043 0220 	orr.w	r2, r3, #32
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e013      	b.n	8004d5e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2101      	movs	r1, #1
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f7ff ff23 	bl	8004b8c <SPI_WaitFlagStateUntilTimeout>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d50:	f043 0220 	orr.w	r2, r3, #32
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e000      	b.n	8004d5e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
	...

08004d68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b088      	sub	sp, #32
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	2102      	movs	r1, #2
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f7ff ff04 	bl	8004b8c <SPI_WaitFlagStateUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d007      	beq.n	8004d9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	f043 0220 	orr.w	r2, r3, #32
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e032      	b.n	8004e00 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e08 <SPI_EndRxTxTransaction+0xa0>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004e0c <SPI_EndRxTxTransaction+0xa4>)
 8004da0:	fba2 2303 	umull	r2, r3, r2, r3
 8004da4:	0d5b      	lsrs	r3, r3, #21
 8004da6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004daa:	fb02 f303 	mul.w	r3, r2, r3
 8004dae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004db8:	d112      	bne.n	8004de0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2180      	movs	r1, #128	@ 0x80
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f7ff fee1 	bl	8004b8c <SPI_WaitFlagStateUntilTimeout>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d016      	beq.n	8004dfe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dd4:	f043 0220 	orr.w	r2, r3, #32
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e00f      	b.n	8004e00 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df6:	2b80      	cmp	r3, #128	@ 0x80
 8004df8:	d0f2      	beq.n	8004de0 <SPI_EndRxTxTransaction+0x78>
 8004dfa:	e000      	b.n	8004dfe <SPI_EndRxTxTransaction+0x96>
        break;
 8004dfc:	bf00      	nop
  }

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	20000068 	.word	0x20000068
 8004e0c:	165e9f81 	.word	0x165e9f81

08004e10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e041      	b.n	8004ea6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f839 	bl	8004eae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	f000 f9c0 	bl	80051d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b083      	sub	sp, #12
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
	...

08004ec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d001      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e04e      	b.n	8004f7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a23      	ldr	r2, [pc, #140]	@ (8004f88 <HAL_TIM_Base_Start_IT+0xc4>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d022      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f06:	d01d      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8004f8c <HAL_TIM_Base_Start_IT+0xc8>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d018      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a1e      	ldr	r2, [pc, #120]	@ (8004f90 <HAL_TIM_Base_Start_IT+0xcc>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d013      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1c      	ldr	r2, [pc, #112]	@ (8004f94 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d00e      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8004f98 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d009      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a19      	ldr	r2, [pc, #100]	@ (8004f9c <HAL_TIM_Base_Start_IT+0xd8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d004      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x80>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a18      	ldr	r2, [pc, #96]	@ (8004fa0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d111      	bne.n	8004f68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 0307 	and.w	r3, r3, #7
 8004f4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b06      	cmp	r3, #6
 8004f54:	d010      	beq.n	8004f78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f042 0201 	orr.w	r2, r2, #1
 8004f64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f66:	e007      	b.n	8004f78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40010000 	.word	0x40010000
 8004f8c:	40000400 	.word	0x40000400
 8004f90:	40000800 	.word	0x40000800
 8004f94:	40000c00 	.word	0x40000c00
 8004f98:	40010400 	.word	0x40010400
 8004f9c:	40014000 	.word	0x40014000
 8004fa0:	40001800 	.word	0x40001800

08004fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d020      	beq.n	8005008 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01b      	beq.n	8005008 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0202 	mvn.w	r2, #2
 8004fd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	f003 0303 	and.w	r3, r3, #3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8d2 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8004ff4:	e005      	b.n	8005002 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8c4 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f8d5 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f003 0304 	and.w	r3, r3, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	d020      	beq.n	8005054 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d01b      	beq.n	8005054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f06f 0204 	mvn.w	r2, #4
 8005024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2202      	movs	r2, #2
 800502a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f8ac 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8005040:	e005      	b.n	800504e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 f89e 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f8af 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f003 0308 	and.w	r3, r3, #8
 800505a:	2b00      	cmp	r3, #0
 800505c:	d020      	beq.n	80050a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0308 	and.w	r3, r3, #8
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01b      	beq.n	80050a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f06f 0208 	mvn.w	r2, #8
 8005070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2204      	movs	r2, #4
 8005076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f886 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 800508c:	e005      	b.n	800509a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f878 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f889 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 0310 	and.w	r3, r3, #16
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d020      	beq.n	80050ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f003 0310 	and.w	r3, r3, #16
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01b      	beq.n	80050ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0210 	mvn.w	r2, #16
 80050bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2208      	movs	r2, #8
 80050c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f860 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f852 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f863 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00c      	beq.n	8005110 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d007      	beq.n	8005110 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f06f 0201 	mvn.w	r2, #1
 8005108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fd fa66 	bl	80025dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00c      	beq.n	8005134 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005120:	2b00      	cmp	r3, #0
 8005122:	d007      	beq.n	8005134 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800512c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f906 	bl	8005340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00c      	beq.n	8005158 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005144:	2b00      	cmp	r3, #0
 8005146:	d007      	beq.n	8005158 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f834 	bl	80051c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f003 0320 	and.w	r3, r3, #32
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f003 0320 	and.w	r3, r3, #32
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0220 	mvn.w	r2, #32
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f8d8 	bl	800532c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800517c:	bf00      	nop
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a46      	ldr	r2, [pc, #280]	@ (8005300 <TIM_Base_SetConfig+0x12c>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d013      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f2:	d00f      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a43      	ldr	r2, [pc, #268]	@ (8005304 <TIM_Base_SetConfig+0x130>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d00b      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a42      	ldr	r2, [pc, #264]	@ (8005308 <TIM_Base_SetConfig+0x134>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d007      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a41      	ldr	r2, [pc, #260]	@ (800530c <TIM_Base_SetConfig+0x138>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d003      	beq.n	8005214 <TIM_Base_SetConfig+0x40>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a40      	ldr	r2, [pc, #256]	@ (8005310 <TIM_Base_SetConfig+0x13c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d108      	bne.n	8005226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800521a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a35      	ldr	r2, [pc, #212]	@ (8005300 <TIM_Base_SetConfig+0x12c>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d02b      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005234:	d027      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a32      	ldr	r2, [pc, #200]	@ (8005304 <TIM_Base_SetConfig+0x130>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d023      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a31      	ldr	r2, [pc, #196]	@ (8005308 <TIM_Base_SetConfig+0x134>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d01f      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a30      	ldr	r2, [pc, #192]	@ (800530c <TIM_Base_SetConfig+0x138>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d01b      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a2f      	ldr	r2, [pc, #188]	@ (8005310 <TIM_Base_SetConfig+0x13c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d017      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a2e      	ldr	r2, [pc, #184]	@ (8005314 <TIM_Base_SetConfig+0x140>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d013      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a2d      	ldr	r2, [pc, #180]	@ (8005318 <TIM_Base_SetConfig+0x144>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00f      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2c      	ldr	r2, [pc, #176]	@ (800531c <TIM_Base_SetConfig+0x148>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d00b      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a2b      	ldr	r2, [pc, #172]	@ (8005320 <TIM_Base_SetConfig+0x14c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d007      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a2a      	ldr	r2, [pc, #168]	@ (8005324 <TIM_Base_SetConfig+0x150>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d003      	beq.n	8005286 <TIM_Base_SetConfig+0xb2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a29      	ldr	r2, [pc, #164]	@ (8005328 <TIM_Base_SetConfig+0x154>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d108      	bne.n	8005298 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4313      	orrs	r3, r2
 8005296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	689a      	ldr	r2, [r3, #8]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a10      	ldr	r2, [pc, #64]	@ (8005300 <TIM_Base_SetConfig+0x12c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d003      	beq.n	80052cc <TIM_Base_SetConfig+0xf8>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a12      	ldr	r2, [pc, #72]	@ (8005310 <TIM_Base_SetConfig+0x13c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d103      	bne.n	80052d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	691a      	ldr	r2, [r3, #16]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	f023 0201 	bic.w	r2, r3, #1
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	611a      	str	r2, [r3, #16]
  }
}
 80052f2:	bf00      	nop
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	40010000 	.word	0x40010000
 8005304:	40000400 	.word	0x40000400
 8005308:	40000800 	.word	0x40000800
 800530c:	40000c00 	.word	0x40000c00
 8005310:	40010400 	.word	0x40010400
 8005314:	40014000 	.word	0x40014000
 8005318:	40014400 	.word	0x40014400
 800531c:	40014800 	.word	0x40014800
 8005320:	40001800 	.word	0x40001800
 8005324:	40001c00 	.word	0x40001c00
 8005328:	40002000 	.word	0x40002000

0800532c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e042      	b.n	80053ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d106      	bne.n	8005380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fd f9e0 	bl	8002740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2224      	movs	r2, #36	@ 0x24
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68da      	ldr	r2, [r3, #12]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fdbd 	bl	8005f18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	695a      	ldr	r2, [r3, #20]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3708      	adds	r7, #8
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08a      	sub	sp, #40	@ 0x28
 80053f8:	af02      	add	r7, sp, #8
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	603b      	str	r3, [r7, #0]
 8005400:	4613      	mov	r3, r2
 8005402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800540e:	b2db      	uxtb	r3, r3
 8005410:	2b20      	cmp	r3, #32
 8005412:	d175      	bne.n	8005500 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_UART_Transmit+0x2c>
 800541a:	88fb      	ldrh	r3, [r7, #6]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e06e      	b.n	8005502 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2221      	movs	r2, #33	@ 0x21
 800542e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005432:	f7fd fb29 	bl	8002a88 <HAL_GetTick>
 8005436:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	88fa      	ldrh	r2, [r7, #6]
 8005442:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800544c:	d108      	bne.n	8005460 <HAL_UART_Transmit+0x6c>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005456:	2300      	movs	r3, #0
 8005458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	e003      	b.n	8005468 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005464:	2300      	movs	r3, #0
 8005466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005468:	e02e      	b.n	80054c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2200      	movs	r2, #0
 8005472:	2180      	movs	r1, #128	@ 0x80
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fb1f 	bl	8005ab8 <UART_WaitOnFlagUntilTimeout>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d005      	beq.n	800548c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2220      	movs	r2, #32
 8005484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e03a      	b.n	8005502 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10b      	bne.n	80054aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	881b      	ldrh	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	3302      	adds	r3, #2
 80054a6:	61bb      	str	r3, [r7, #24]
 80054a8:	e007      	b.n	80054ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	781a      	ldrb	r2, [r3, #0]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	3301      	adds	r3, #1
 80054b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1cb      	bne.n	800546a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2200      	movs	r2, #0
 80054da:	2140      	movs	r1, #64	@ 0x40
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 faeb 	bl	8005ab8 <UART_WaitOnFlagUntilTimeout>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d005      	beq.n	80054f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e006      	b.n	8005502 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	e000      	b.n	8005502 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005500:	2302      	movs	r3, #2
  }
}
 8005502:	4618      	mov	r0, r3
 8005504:	3720      	adds	r7, #32
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b084      	sub	sp, #16
 800550e:	af00      	add	r7, sp, #0
 8005510:	60f8      	str	r0, [r7, #12]
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	4613      	mov	r3, r2
 8005516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b20      	cmp	r3, #32
 8005522:	d112      	bne.n	800554a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_UART_Receive_IT+0x26>
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e00b      	b.n	800554c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800553a:	88fb      	ldrh	r3, [r7, #6]
 800553c:	461a      	mov	r2, r3
 800553e:	68b9      	ldr	r1, [r7, #8]
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 fb12 	bl	8005b6a <UART_Start_Receive_IT>
 8005546:	4603      	mov	r3, r0
 8005548:	e000      	b.n	800554c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800554a:	2302      	movs	r3, #2
  }
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b0ba      	sub	sp, #232	@ 0xe8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800557a:	2300      	movs	r3, #0
 800557c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005580:	2300      	movs	r3, #0
 8005582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10f      	bne.n	80055ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
 80055a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fbf2 	bl	8005d9c <UART_Receive_IT>
      return;
 80055b8:	e25b      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 80de 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
 80055c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d106      	bne.n	80055de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80d1 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00b      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
 80055ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d005      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
 800560e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d005      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561e:	f043 0202 	orr.w	r2, r3, #2
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
 8005632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005642:	f043 0204 	orr.w	r2, r3, #4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d011      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
 8005656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b00      	cmp	r3, #0
 8005660:	d105      	bne.n	800566e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d005      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005672:	f043 0208 	orr.w	r2, r3, #8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 81f2 	beq.w	8005a68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
 8005690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fb7d 	bl	8005d9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ac:	2b40      	cmp	r3, #64	@ 0x40
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d103      	bne.n	80056ce <HAL_UART_IRQHandler+0x17a>
 80056c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d04f      	beq.n	800576e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fa85 	bl	8005bde <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056de:	2b40      	cmp	r3, #64	@ 0x40
 80056e0:	d141      	bne.n	8005766 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80056f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800570e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005712:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800571a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1d9      	bne.n	80056e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005732:	2b00      	cmp	r3, #0
 8005734:	d013      	beq.n	800575e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573a:	4a7e      	ldr	r2, [pc, #504]	@ (8005934 <HAL_UART_IRQHandler+0x3e0>)
 800573c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005742:	4618      	mov	r0, r3
 8005744:	f7fd fafe 	bl	8002d44 <HAL_DMA_Abort_IT>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d016      	beq.n	800577c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005758:	4610      	mov	r0, r2
 800575a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575c:	e00e      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f994 	bl	8005a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005764:	e00a      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f990 	bl	8005a8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	e006      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f98c 	bl	8005a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800577a:	e175      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577c:	bf00      	nop
    return;
 800577e:	e173      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005784:	2b01      	cmp	r3, #1
 8005786:	f040 814f 	bne.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800578a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800578e:	f003 0310 	and.w	r3, r3, #16
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 8148 	beq.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8141 	beq.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60bb      	str	r3, [r7, #8]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	60bb      	str	r3, [r7, #8]
 80057ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c6:	2b40      	cmp	r3, #64	@ 0x40
 80057c8:	f040 80b6 	bne.w	8005938 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8145 	beq.w	8005a6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057ea:	429a      	cmp	r2, r3
 80057ec:	f080 813e 	bcs.w	8005a6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005802:	f000 8088 	beq.w	8005916 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	330c      	adds	r3, #12
 800580c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800581c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005824:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005832:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005836:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800583e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800584a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1d9      	bne.n	8005806 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3314      	adds	r3, #20
 8005858:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800585c:	e853 3f00 	ldrex	r3, [r3]
 8005860:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005864:	f023 0301 	bic.w	r3, r3, #1
 8005868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3314      	adds	r3, #20
 8005872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005876:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800587a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800587e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e1      	bne.n	8005852 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3314      	adds	r3, #20
 8005894:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800589e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3314      	adds	r3, #20
 80058ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e3      	bne.n	800588e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058e6:	f023 0310 	bic.w	r3, r3, #16
 80058ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	330c      	adds	r3, #12
 80058f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80058f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80058fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005906:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e3      	bne.n	80058d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005910:	4618      	mov	r0, r3
 8005912:	f7fd f9a7 	bl	8002c64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2202      	movs	r2, #2
 800591a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005924:	b29b      	uxth	r3, r3
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	b29b      	uxth	r3, r3
 800592a:	4619      	mov	r1, r3
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f8b7 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005932:	e09b      	b.n	8005a6c <HAL_UART_IRQHandler+0x518>
 8005934:	08005ca5 	.word	0x08005ca5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005940:	b29b      	uxth	r3, r3
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 808e 	beq.w	8005a70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8089 	beq.w	8005a70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	330c      	adds	r3, #12
 8005964:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800596e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005970:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005974:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	330c      	adds	r3, #12
 800597e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005982:	647a      	str	r2, [r7, #68]	@ 0x44
 8005984:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005986:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005988:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e3      	bne.n	800595e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3314      	adds	r3, #20
 800599c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	623b      	str	r3, [r7, #32]
   return(result);
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	f023 0301 	bic.w	r3, r3, #1
 80059ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3314      	adds	r3, #20
 80059b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80059ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80059bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059c2:	e841 2300 	strex	r3, r2, [r1]
 80059c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1e3      	bne.n	8005996 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0310 	bic.w	r3, r3, #16
 80059f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a00:	61fa      	str	r2, [r7, #28]
 8005a02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	69b9      	ldr	r1, [r7, #24]
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e3      	bne.n	80059dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f83d 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a26:	e023      	b.n	8005a70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d009      	beq.n	8005a48 <HAL_UART_IRQHandler+0x4f4>
 8005a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f943 	bl	8005ccc <UART_Transmit_IT>
    return;
 8005a46:	e014      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00e      	beq.n	8005a72 <HAL_UART_IRQHandler+0x51e>
 8005a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d008      	beq.n	8005a72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f983 	bl	8005d6c <UART_EndTransmit_IT>
    return;
 8005a66:	e004      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
    return;
 8005a68:	bf00      	nop
 8005a6a:	e002      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a6c:	bf00      	nop
 8005a6e:	e000      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a70:	bf00      	nop
  }
}
 8005a72:	37e8      	adds	r7, #232	@ 0xe8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	603b      	str	r3, [r7, #0]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac8:	e03b      	b.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad0:	d037      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad2:	f7fc ffd9 	bl	8002a88 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	6a3a      	ldr	r2, [r7, #32]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d302      	bcc.n	8005ae8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e03a      	b.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	f003 0304 	and.w	r3, r3, #4
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d023      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	2b80      	cmp	r3, #128	@ 0x80
 8005afe:	d020      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2b40      	cmp	r3, #64	@ 0x40
 8005b04:	d01d      	beq.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0308 	and.w	r3, r3, #8
 8005b10:	2b08      	cmp	r3, #8
 8005b12:	d116      	bne.n	8005b42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b14:	2300      	movs	r3, #0
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 f857 	bl	8005bde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2208      	movs	r2, #8
 8005b34:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e00f      	b.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	bf0c      	ite	eq
 8005b52:	2301      	moveq	r3, #1
 8005b54:	2300      	movne	r3, #0
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	461a      	mov	r2, r3
 8005b5a:	79fb      	ldrb	r3, [r7, #7]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d0b4      	beq.n	8005aca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3718      	adds	r7, #24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b085      	sub	sp, #20
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
 8005b72:	60b9      	str	r1, [r7, #8]
 8005b74:	4613      	mov	r3, r2
 8005b76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	88fa      	ldrh	r2, [r7, #6]
 8005b82:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	88fa      	ldrh	r2, [r7, #6]
 8005b88:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2222      	movs	r2, #34	@ 0x22
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d007      	beq.n	8005bb0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695a      	ldr	r2, [r3, #20]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0220 	orr.w	r2, r2, #32
 8005bce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b095      	sub	sp, #84	@ 0x54
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	330c      	adds	r3, #12
 8005bec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	330c      	adds	r3, #12
 8005c04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c06:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e5      	bne.n	8005be6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	3314      	adds	r3, #20
 8005c20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	f023 0301 	bic.w	r3, r3, #1
 8005c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3314      	adds	r3, #20
 8005c38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e5      	bne.n	8005c1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d119      	bne.n	8005c8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	330c      	adds	r3, #12
 8005c5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	f023 0310 	bic.w	r3, r3, #16
 8005c6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	330c      	adds	r3, #12
 8005c74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c76:	61ba      	str	r2, [r7, #24]
 8005c78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7a:	6979      	ldr	r1, [r7, #20]
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	e841 2300 	strex	r3, r2, [r1]
 8005c82:	613b      	str	r3, [r7, #16]
   return(result);
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1e5      	bne.n	8005c56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c98:	bf00      	nop
 8005c9a:	3754      	adds	r7, #84	@ 0x54
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f7ff fee4 	bl	8005a8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cc4:	bf00      	nop
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b21      	cmp	r3, #33	@ 0x21
 8005cde:	d13e      	bne.n	8005d5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ce8:	d114      	bne.n	8005d14 <UART_Transmit_IT+0x48>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d110      	bne.n	8005d14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	1c9a      	adds	r2, r3, #2
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	621a      	str	r2, [r3, #32]
 8005d12:	e008      	b.n	8005d26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	1c59      	adds	r1, r3, #1
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	6211      	str	r1, [r2, #32]
 8005d1e:	781a      	ldrb	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	4619      	mov	r1, r3
 8005d34:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10f      	bne.n	8005d5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68da      	ldr	r2, [r3, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68da      	ldr	r2, [r3, #12]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e000      	b.n	8005d60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d5e:	2302      	movs	r3, #2
  }
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68da      	ldr	r2, [r3, #12]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7ff fe73 	bl	8005a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08c      	sub	sp, #48	@ 0x30
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b22      	cmp	r3, #34	@ 0x22
 8005dae:	f040 80ae 	bne.w	8005f0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dba:	d117      	bne.n	8005dec <UART_Receive_IT+0x50>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d113      	bne.n	8005dec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de4:	1c9a      	adds	r2, r3, #2
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005dea:	e026      	b.n	8005e3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dfe:	d007      	beq.n	8005e10 <UART_Receive_IT+0x74>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10a      	bne.n	8005e1e <UART_Receive_IT+0x82>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d106      	bne.n	8005e1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e1a:	701a      	strb	r2, [r3, #0]
 8005e1c:	e008      	b.n	8005e30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e2a:	b2da      	uxtb	r2, r3
 8005e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e34:	1c5a      	adds	r2, r3, #1
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	4619      	mov	r1, r3
 8005e48:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d15d      	bne.n	8005f0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68da      	ldr	r2, [r3, #12]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0220 	bic.w	r2, r2, #32
 8005e5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68da      	ldr	r2, [r3, #12]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	695a      	ldr	r2, [r3, #20]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0201 	bic.w	r2, r2, #1
 8005e7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d135      	bne.n	8005f00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	330c      	adds	r3, #12
 8005ea0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	e853 3f00 	ldrex	r3, [r3]
 8005ea8:	613b      	str	r3, [r7, #16]
   return(result);
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	f023 0310 	bic.w	r3, r3, #16
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	330c      	adds	r3, #12
 8005eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eba:	623a      	str	r2, [r7, #32]
 8005ebc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebe:	69f9      	ldr	r1, [r7, #28]
 8005ec0:	6a3a      	ldr	r2, [r7, #32]
 8005ec2:	e841 2300 	strex	r3, r2, [r1]
 8005ec6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1e5      	bne.n	8005e9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0310 	and.w	r3, r3, #16
 8005ed8:	2b10      	cmp	r3, #16
 8005eda:	d10a      	bne.n	8005ef2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005edc:	2300      	movs	r3, #0
 8005ede:	60fb      	str	r3, [r7, #12]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	60fb      	str	r3, [r7, #12]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f7ff fdd1 	bl	8005aa0 <HAL_UARTEx_RxEventCallback>
 8005efe:	e002      	b.n	8005f06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7fc fb17 	bl	8002534 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f06:	2300      	movs	r3, #0
 8005f08:	e002      	b.n	8005f10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e000      	b.n	8005f10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f0e:	2302      	movs	r3, #2
  }
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3730      	adds	r7, #48	@ 0x30
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f1c:	b0c0      	sub	sp, #256	@ 0x100
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f34:	68d9      	ldr	r1, [r3, #12]
 8005f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	ea40 0301 	orr.w	r3, r0, r1
 8005f40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	431a      	orrs	r2, r3
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f70:	f021 010c 	bic.w	r1, r1, #12
 8005f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f7e:	430b      	orrs	r3, r1
 8005f80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	6999      	ldr	r1, [r3, #24]
 8005f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	ea40 0301 	orr.w	r3, r0, r1
 8005f9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	4b8f      	ldr	r3, [pc, #572]	@ (80061e4 <UART_SetConfig+0x2cc>)
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d005      	beq.n	8005fb8 <UART_SetConfig+0xa0>
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	4b8d      	ldr	r3, [pc, #564]	@ (80061e8 <UART_SetConfig+0x2d0>)
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d104      	bne.n	8005fc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fb8:	f7fd fd20 	bl	80039fc <HAL_RCC_GetPCLK2Freq>
 8005fbc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005fc0:	e003      	b.n	8005fca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fc2:	f7fd fd07 	bl	80039d4 <HAL_RCC_GetPCLK1Freq>
 8005fc6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd4:	f040 810c 	bne.w	80061f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005fd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005fe2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005fe6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005fea:	4622      	mov	r2, r4
 8005fec:	462b      	mov	r3, r5
 8005fee:	1891      	adds	r1, r2, r2
 8005ff0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ff2:	415b      	adcs	r3, r3
 8005ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ff6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	eb12 0801 	adds.w	r8, r2, r1
 8006000:	4629      	mov	r1, r5
 8006002:	eb43 0901 	adc.w	r9, r3, r1
 8006006:	f04f 0200 	mov.w	r2, #0
 800600a:	f04f 0300 	mov.w	r3, #0
 800600e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006012:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006016:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800601a:	4690      	mov	r8, r2
 800601c:	4699      	mov	r9, r3
 800601e:	4623      	mov	r3, r4
 8006020:	eb18 0303 	adds.w	r3, r8, r3
 8006024:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006028:	462b      	mov	r3, r5
 800602a:	eb49 0303 	adc.w	r3, r9, r3
 800602e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800603e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006042:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006046:	460b      	mov	r3, r1
 8006048:	18db      	adds	r3, r3, r3
 800604a:	653b      	str	r3, [r7, #80]	@ 0x50
 800604c:	4613      	mov	r3, r2
 800604e:	eb42 0303 	adc.w	r3, r2, r3
 8006052:	657b      	str	r3, [r7, #84]	@ 0x54
 8006054:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006058:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800605c:	f7fa fd16 	bl	8000a8c <__aeabi_uldivmod>
 8006060:	4602      	mov	r2, r0
 8006062:	460b      	mov	r3, r1
 8006064:	4b61      	ldr	r3, [pc, #388]	@ (80061ec <UART_SetConfig+0x2d4>)
 8006066:	fba3 2302 	umull	r2, r3, r3, r2
 800606a:	095b      	lsrs	r3, r3, #5
 800606c:	011c      	lsls	r4, r3, #4
 800606e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006072:	2200      	movs	r2, #0
 8006074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006078:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800607c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006080:	4642      	mov	r2, r8
 8006082:	464b      	mov	r3, r9
 8006084:	1891      	adds	r1, r2, r2
 8006086:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006088:	415b      	adcs	r3, r3
 800608a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800608c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006090:	4641      	mov	r1, r8
 8006092:	eb12 0a01 	adds.w	sl, r2, r1
 8006096:	4649      	mov	r1, r9
 8006098:	eb43 0b01 	adc.w	fp, r3, r1
 800609c:	f04f 0200 	mov.w	r2, #0
 80060a0:	f04f 0300 	mov.w	r3, #0
 80060a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060b0:	4692      	mov	sl, r2
 80060b2:	469b      	mov	fp, r3
 80060b4:	4643      	mov	r3, r8
 80060b6:	eb1a 0303 	adds.w	r3, sl, r3
 80060ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060be:	464b      	mov	r3, r9
 80060c0:	eb4b 0303 	adc.w	r3, fp, r3
 80060c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80060c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80060d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80060dc:	460b      	mov	r3, r1
 80060de:	18db      	adds	r3, r3, r3
 80060e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80060e2:	4613      	mov	r3, r2
 80060e4:	eb42 0303 	adc.w	r3, r2, r3
 80060e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80060ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80060ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80060f2:	f7fa fccb 	bl	8000a8c <__aeabi_uldivmod>
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4611      	mov	r1, r2
 80060fc:	4b3b      	ldr	r3, [pc, #236]	@ (80061ec <UART_SetConfig+0x2d4>)
 80060fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006102:	095b      	lsrs	r3, r3, #5
 8006104:	2264      	movs	r2, #100	@ 0x64
 8006106:	fb02 f303 	mul.w	r3, r2, r3
 800610a:	1acb      	subs	r3, r1, r3
 800610c:	00db      	lsls	r3, r3, #3
 800610e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006112:	4b36      	ldr	r3, [pc, #216]	@ (80061ec <UART_SetConfig+0x2d4>)
 8006114:	fba3 2302 	umull	r2, r3, r3, r2
 8006118:	095b      	lsrs	r3, r3, #5
 800611a:	005b      	lsls	r3, r3, #1
 800611c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006120:	441c      	add	r4, r3
 8006122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800612c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006130:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	1891      	adds	r1, r2, r2
 800613a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800613c:	415b      	adcs	r3, r3
 800613e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006140:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006144:	4641      	mov	r1, r8
 8006146:	1851      	adds	r1, r2, r1
 8006148:	6339      	str	r1, [r7, #48]	@ 0x30
 800614a:	4649      	mov	r1, r9
 800614c:	414b      	adcs	r3, r1
 800614e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006150:	f04f 0200 	mov.w	r2, #0
 8006154:	f04f 0300 	mov.w	r3, #0
 8006158:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800615c:	4659      	mov	r1, fp
 800615e:	00cb      	lsls	r3, r1, #3
 8006160:	4651      	mov	r1, sl
 8006162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006166:	4651      	mov	r1, sl
 8006168:	00ca      	lsls	r2, r1, #3
 800616a:	4610      	mov	r0, r2
 800616c:	4619      	mov	r1, r3
 800616e:	4603      	mov	r3, r0
 8006170:	4642      	mov	r2, r8
 8006172:	189b      	adds	r3, r3, r2
 8006174:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006178:	464b      	mov	r3, r9
 800617a:	460a      	mov	r2, r1
 800617c:	eb42 0303 	adc.w	r3, r2, r3
 8006180:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006190:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006194:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006198:	460b      	mov	r3, r1
 800619a:	18db      	adds	r3, r3, r3
 800619c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800619e:	4613      	mov	r3, r2
 80061a0:	eb42 0303 	adc.w	r3, r2, r3
 80061a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80061ae:	f7fa fc6d 	bl	8000a8c <__aeabi_uldivmod>
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	4b0d      	ldr	r3, [pc, #52]	@ (80061ec <UART_SetConfig+0x2d4>)
 80061b8:	fba3 1302 	umull	r1, r3, r3, r2
 80061bc:	095b      	lsrs	r3, r3, #5
 80061be:	2164      	movs	r1, #100	@ 0x64
 80061c0:	fb01 f303 	mul.w	r3, r1, r3
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	3332      	adds	r3, #50	@ 0x32
 80061ca:	4a08      	ldr	r2, [pc, #32]	@ (80061ec <UART_SetConfig+0x2d4>)
 80061cc:	fba2 2303 	umull	r2, r3, r2, r3
 80061d0:	095b      	lsrs	r3, r3, #5
 80061d2:	f003 0207 	and.w	r2, r3, #7
 80061d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4422      	add	r2, r4
 80061de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061e0:	e106      	b.n	80063f0 <UART_SetConfig+0x4d8>
 80061e2:	bf00      	nop
 80061e4:	40011000 	.word	0x40011000
 80061e8:	40011400 	.word	0x40011400
 80061ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061f4:	2200      	movs	r2, #0
 80061f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80061fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006202:	4642      	mov	r2, r8
 8006204:	464b      	mov	r3, r9
 8006206:	1891      	adds	r1, r2, r2
 8006208:	6239      	str	r1, [r7, #32]
 800620a:	415b      	adcs	r3, r3
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
 800620e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006212:	4641      	mov	r1, r8
 8006214:	1854      	adds	r4, r2, r1
 8006216:	4649      	mov	r1, r9
 8006218:	eb43 0501 	adc.w	r5, r3, r1
 800621c:	f04f 0200 	mov.w	r2, #0
 8006220:	f04f 0300 	mov.w	r3, #0
 8006224:	00eb      	lsls	r3, r5, #3
 8006226:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800622a:	00e2      	lsls	r2, r4, #3
 800622c:	4614      	mov	r4, r2
 800622e:	461d      	mov	r5, r3
 8006230:	4643      	mov	r3, r8
 8006232:	18e3      	adds	r3, r4, r3
 8006234:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006238:	464b      	mov	r3, r9
 800623a:	eb45 0303 	adc.w	r3, r5, r3
 800623e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800624e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006252:	f04f 0200 	mov.w	r2, #0
 8006256:	f04f 0300 	mov.w	r3, #0
 800625a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800625e:	4629      	mov	r1, r5
 8006260:	008b      	lsls	r3, r1, #2
 8006262:	4621      	mov	r1, r4
 8006264:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006268:	4621      	mov	r1, r4
 800626a:	008a      	lsls	r2, r1, #2
 800626c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006270:	f7fa fc0c 	bl	8000a8c <__aeabi_uldivmod>
 8006274:	4602      	mov	r2, r0
 8006276:	460b      	mov	r3, r1
 8006278:	4b60      	ldr	r3, [pc, #384]	@ (80063fc <UART_SetConfig+0x4e4>)
 800627a:	fba3 2302 	umull	r2, r3, r3, r2
 800627e:	095b      	lsrs	r3, r3, #5
 8006280:	011c      	lsls	r4, r3, #4
 8006282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006286:	2200      	movs	r2, #0
 8006288:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800628c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006290:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006294:	4642      	mov	r2, r8
 8006296:	464b      	mov	r3, r9
 8006298:	1891      	adds	r1, r2, r2
 800629a:	61b9      	str	r1, [r7, #24]
 800629c:	415b      	adcs	r3, r3
 800629e:	61fb      	str	r3, [r7, #28]
 80062a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062a4:	4641      	mov	r1, r8
 80062a6:	1851      	adds	r1, r2, r1
 80062a8:	6139      	str	r1, [r7, #16]
 80062aa:	4649      	mov	r1, r9
 80062ac:	414b      	adcs	r3, r1
 80062ae:	617b      	str	r3, [r7, #20]
 80062b0:	f04f 0200 	mov.w	r2, #0
 80062b4:	f04f 0300 	mov.w	r3, #0
 80062b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062bc:	4659      	mov	r1, fp
 80062be:	00cb      	lsls	r3, r1, #3
 80062c0:	4651      	mov	r1, sl
 80062c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062c6:	4651      	mov	r1, sl
 80062c8:	00ca      	lsls	r2, r1, #3
 80062ca:	4610      	mov	r0, r2
 80062cc:	4619      	mov	r1, r3
 80062ce:	4603      	mov	r3, r0
 80062d0:	4642      	mov	r2, r8
 80062d2:	189b      	adds	r3, r3, r2
 80062d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80062d8:	464b      	mov	r3, r9
 80062da:	460a      	mov	r2, r1
 80062dc:	eb42 0303 	adc.w	r3, r2, r3
 80062e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80062e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80062f0:	f04f 0200 	mov.w	r2, #0
 80062f4:	f04f 0300 	mov.w	r3, #0
 80062f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80062fc:	4649      	mov	r1, r9
 80062fe:	008b      	lsls	r3, r1, #2
 8006300:	4641      	mov	r1, r8
 8006302:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006306:	4641      	mov	r1, r8
 8006308:	008a      	lsls	r2, r1, #2
 800630a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800630e:	f7fa fbbd 	bl	8000a8c <__aeabi_uldivmod>
 8006312:	4602      	mov	r2, r0
 8006314:	460b      	mov	r3, r1
 8006316:	4611      	mov	r1, r2
 8006318:	4b38      	ldr	r3, [pc, #224]	@ (80063fc <UART_SetConfig+0x4e4>)
 800631a:	fba3 2301 	umull	r2, r3, r3, r1
 800631e:	095b      	lsrs	r3, r3, #5
 8006320:	2264      	movs	r2, #100	@ 0x64
 8006322:	fb02 f303 	mul.w	r3, r2, r3
 8006326:	1acb      	subs	r3, r1, r3
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	3332      	adds	r3, #50	@ 0x32
 800632c:	4a33      	ldr	r2, [pc, #204]	@ (80063fc <UART_SetConfig+0x4e4>)
 800632e:	fba2 2303 	umull	r2, r3, r2, r3
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006338:	441c      	add	r4, r3
 800633a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633e:	2200      	movs	r2, #0
 8006340:	673b      	str	r3, [r7, #112]	@ 0x70
 8006342:	677a      	str	r2, [r7, #116]	@ 0x74
 8006344:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	1891      	adds	r1, r2, r2
 800634e:	60b9      	str	r1, [r7, #8]
 8006350:	415b      	adcs	r3, r3
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006358:	4641      	mov	r1, r8
 800635a:	1851      	adds	r1, r2, r1
 800635c:	6039      	str	r1, [r7, #0]
 800635e:	4649      	mov	r1, r9
 8006360:	414b      	adcs	r3, r1
 8006362:	607b      	str	r3, [r7, #4]
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006370:	4659      	mov	r1, fp
 8006372:	00cb      	lsls	r3, r1, #3
 8006374:	4651      	mov	r1, sl
 8006376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800637a:	4651      	mov	r1, sl
 800637c:	00ca      	lsls	r2, r1, #3
 800637e:	4610      	mov	r0, r2
 8006380:	4619      	mov	r1, r3
 8006382:	4603      	mov	r3, r0
 8006384:	4642      	mov	r2, r8
 8006386:	189b      	adds	r3, r3, r2
 8006388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800638a:	464b      	mov	r3, r9
 800638c:	460a      	mov	r2, r1
 800638e:	eb42 0303 	adc.w	r3, r2, r3
 8006392:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	663b      	str	r3, [r7, #96]	@ 0x60
 800639e:	667a      	str	r2, [r7, #100]	@ 0x64
 80063a0:	f04f 0200 	mov.w	r2, #0
 80063a4:	f04f 0300 	mov.w	r3, #0
 80063a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80063ac:	4649      	mov	r1, r9
 80063ae:	008b      	lsls	r3, r1, #2
 80063b0:	4641      	mov	r1, r8
 80063b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063b6:	4641      	mov	r1, r8
 80063b8:	008a      	lsls	r2, r1, #2
 80063ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80063be:	f7fa fb65 	bl	8000a8c <__aeabi_uldivmod>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	4b0d      	ldr	r3, [pc, #52]	@ (80063fc <UART_SetConfig+0x4e4>)
 80063c8:	fba3 1302 	umull	r1, r3, r3, r2
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	2164      	movs	r1, #100	@ 0x64
 80063d0:	fb01 f303 	mul.w	r3, r1, r3
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	011b      	lsls	r3, r3, #4
 80063d8:	3332      	adds	r3, #50	@ 0x32
 80063da:	4a08      	ldr	r2, [pc, #32]	@ (80063fc <UART_SetConfig+0x4e4>)
 80063dc:	fba2 2303 	umull	r2, r3, r2, r3
 80063e0:	095b      	lsrs	r3, r3, #5
 80063e2:	f003 020f 	and.w	r2, r3, #15
 80063e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4422      	add	r2, r4
 80063ee:	609a      	str	r2, [r3, #8]
}
 80063f0:	bf00      	nop
 80063f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80063f6:	46bd      	mov	sp, r7
 80063f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063fc:	51eb851f 	.word	0x51eb851f

08006400 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f103 0208 	add.w	r2, r3, #8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006418:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f103 0208 	add.w	r2, r3, #8
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f103 0208 	add.w	r2, r3, #8
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	689a      	ldr	r2, [r3, #8]
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	601a      	str	r2, [r3, #0]
}
 8006496:	bf00      	nop
 8006498:	3714      	adds	r7, #20
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80064a2:	b480      	push	{r7}
 80064a4:	b085      	sub	sp, #20
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
 80064aa:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064b8:	d103      	bne.n	80064c2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	60fb      	str	r3, [r7, #12]
 80064c0:	e00c      	b.n	80064dc <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	3308      	adds	r3, #8
 80064c6:	60fb      	str	r3, [r7, #12]
 80064c8:	e002      	b.n	80064d0 <vListInsert+0x2e>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	60fb      	str	r3, [r7, #12]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d2f6      	bcs.n	80064ca <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	683a      	ldr	r2, [r7, #0]
 80064ea:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	1c5a      	adds	r2, r3, #1
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	601a      	str	r2, [r3, #0]
}
 8006508:	bf00      	nop
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6892      	ldr	r2, [r2, #8]
 800652a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6852      	ldr	r2, [r2, #4]
 8006534:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	687a      	ldr	r2, [r7, #4]
 800653c:	429a      	cmp	r2, r3
 800653e:	d103      	bne.n	8006548 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	1e5a      	subs	r2, r3, #1
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d10b      	bne.n	8006594 <xQueueGenericReset+0x2c>
        __asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	60bb      	str	r3, [r7, #8]
    }
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8006594:	f002 fb4a 	bl	8008c2c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a0:	68f9      	ldr	r1, [r7, #12]
 80065a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065a4:	fb01 f303 	mul.w	r3, r1, r3
 80065a8:	441a      	add	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c4:	3b01      	subs	r3, #1
 80065c6:	68f9      	ldr	r1, [r7, #12]
 80065c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80065ca:	fb01 f303 	mul.w	r3, r1, r3
 80065ce:	441a      	add	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	22ff      	movs	r2, #255	@ 0xff
 80065d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	22ff      	movs	r2, #255	@ 0xff
 80065e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d114      	bne.n	8006614 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d01a      	beq.n	8006628 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	3310      	adds	r3, #16
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 f93a 	bl	8007870 <xTaskRemoveFromEventList>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d012      	beq.n	8006628 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8006602:	4b0d      	ldr	r3, [pc, #52]	@ (8006638 <xQueueGenericReset+0xd0>)
 8006604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006608:	601a      	str	r2, [r3, #0]
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	e009      	b.n	8006628 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	3310      	adds	r3, #16
 8006618:	4618      	mov	r0, r3
 800661a:	f7ff fef1 	bl	8006400 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	3324      	adds	r3, #36	@ 0x24
 8006622:	4618      	mov	r0, r3
 8006624:	f7ff feec 	bl	8006400 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8006628:	f002 fb32 	bl	8008c90 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800662c:	2301      	movs	r3, #1
}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	e000ed04 	.word	0xe000ed04

0800663c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800663c:	b580      	push	{r7, lr}
 800663e:	b08c      	sub	sp, #48	@ 0x30
 8006640:	af02      	add	r7, sp, #8
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	4613      	mov	r3, r2
 8006648:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10b      	bne.n	8006668 <xQueueGenericCreate+0x2c>
        __asm volatile
 8006650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	f3bf 8f6f 	isb	sy
 800665c:	f3bf 8f4f 	dsb	sy
 8006660:	61bb      	str	r3, [r7, #24]
    }
 8006662:	bf00      	nop
 8006664:	bf00      	nop
 8006666:	e7fd      	b.n	8006664 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	fb02 f303 	mul.w	r3, r2, r3
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d006      	beq.n	8006686 <xQueueGenericCreate+0x4a>
 8006678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	429a      	cmp	r2, r3
 8006684:	d101      	bne.n	800668a <xQueueGenericCreate+0x4e>
 8006686:	2301      	movs	r3, #1
 8006688:	e000      	b.n	800668c <xQueueGenericCreate+0x50>
 800668a:	2300      	movs	r3, #0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <xQueueGenericCreate+0x6c>
        __asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	617b      	str	r3, [r7, #20]
    }
 80066a2:	bf00      	nop
 80066a4:	bf00      	nop
 80066a6:	e7fd      	b.n	80066a4 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80066a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066aa:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80066ae:	d90b      	bls.n	80066c8 <xQueueGenericCreate+0x8c>
        __asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	613b      	str	r3, [r7, #16]
    }
 80066c2:	bf00      	nop
 80066c4:	bf00      	nop
 80066c6:	e7fd      	b.n	80066c4 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80066c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ca:	3350      	adds	r3, #80	@ 0x50
 80066cc:	4618      	mov	r0, r3
 80066ce:	f002 fbd7 	bl	8008e80 <pvPortMalloc>
 80066d2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00d      	beq.n	80066f6 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	3350      	adds	r3, #80	@ 0x50
 80066e2:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80066e4:	79fa      	ldrb	r2, [r7, #7]
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	4613      	mov	r3, r2
 80066ec:	69fa      	ldr	r2, [r7, #28]
 80066ee:	68b9      	ldr	r1, [r7, #8]
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f000 f805 	bl	8006700 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80066f6:	6a3b      	ldr	r3, [r7, #32]
    }
 80066f8:	4618      	mov	r0, r3
 80066fa:	3728      	adds	r7, #40	@ 0x28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]
 800670c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d103      	bne.n	800671c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	601a      	str	r2, [r3, #0]
 800671a:	e002      	b.n	8006722 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	68ba      	ldr	r2, [r7, #8]
 800672c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800672e:	2101      	movs	r1, #1
 8006730:	69b8      	ldr	r0, [r7, #24]
 8006732:	f7ff ff19 	bl	8006568 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	78fa      	ldrb	r2, [r7, #3]
 800673a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800673e:	bf00      	nop
 8006740:	3710      	adds	r7, #16
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
	...

08006748 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b08e      	sub	sp, #56	@ 0x38
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	607a      	str	r2, [r7, #4]
 8006754:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006756:	2300      	movs	r3, #0
 8006758:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 800675e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <xQueueGenericSend+0x34>
        __asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8006776:	bf00      	nop
 8006778:	bf00      	nop
 800677a:	e7fd      	b.n	8006778 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d103      	bne.n	800678a <xQueueGenericSend+0x42>
 8006782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <xQueueGenericSend+0x46>
 800678a:	2301      	movs	r3, #1
 800678c:	e000      	b.n	8006790 <xQueueGenericSend+0x48>
 800678e:	2300      	movs	r3, #0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10b      	bne.n	80067ac <xQueueGenericSend+0x64>
        __asm volatile
 8006794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006798:	f383 8811 	msr	BASEPRI, r3
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80067a6:	bf00      	nop
 80067a8:	bf00      	nop
 80067aa:	e7fd      	b.n	80067a8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d103      	bne.n	80067ba <xQueueGenericSend+0x72>
 80067b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <xQueueGenericSend+0x76>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e000      	b.n	80067c0 <xQueueGenericSend+0x78>
 80067be:	2300      	movs	r3, #0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10b      	bne.n	80067dc <xQueueGenericSend+0x94>
        __asm volatile
 80067c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c8:	f383 8811 	msr	BASEPRI, r3
 80067cc:	f3bf 8f6f 	isb	sy
 80067d0:	f3bf 8f4f 	dsb	sy
 80067d4:	623b      	str	r3, [r7, #32]
    }
 80067d6:	bf00      	nop
 80067d8:	bf00      	nop
 80067da:	e7fd      	b.n	80067d8 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067dc:	f001 f9e8 	bl	8007bb0 <xTaskGetSchedulerState>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d102      	bne.n	80067ec <xQueueGenericSend+0xa4>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d101      	bne.n	80067f0 <xQueueGenericSend+0xa8>
 80067ec:	2301      	movs	r3, #1
 80067ee:	e000      	b.n	80067f2 <xQueueGenericSend+0xaa>
 80067f0:	2300      	movs	r3, #0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10b      	bne.n	800680e <xQueueGenericSend+0xc6>
        __asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	61fb      	str	r3, [r7, #28]
    }
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800680e:	f002 fa0d 	bl	8008c2c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800681a:	429a      	cmp	r2, r3
 800681c:	d302      	bcc.n	8006824 <xQueueGenericSend+0xdc>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b02      	cmp	r3, #2
 8006822:	d129      	bne.n	8006878 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800682a:	f000 fad0 	bl	8006dce <prvCopyDataToQueue>
 800682e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006834:	2b00      	cmp	r3, #0
 8006836:	d010      	beq.n	800685a <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800683a:	3324      	adds	r3, #36	@ 0x24
 800683c:	4618      	mov	r0, r3
 800683e:	f001 f817 	bl	8007870 <xTaskRemoveFromEventList>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d013      	beq.n	8006870 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8006848:	4b3f      	ldr	r3, [pc, #252]	@ (8006948 <xQueueGenericSend+0x200>)
 800684a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	e00a      	b.n	8006870 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800685a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800685c:	2b00      	cmp	r3, #0
 800685e:	d007      	beq.n	8006870 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8006860:	4b39      	ldr	r3, [pc, #228]	@ (8006948 <xQueueGenericSend+0x200>)
 8006862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8006870:	f002 fa0e 	bl	8008c90 <vPortExitCritical>
                return pdPASS;
 8006874:	2301      	movs	r3, #1
 8006876:	e063      	b.n	8006940 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d103      	bne.n	8006886 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800687e:	f002 fa07 	bl	8008c90 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8006882:	2300      	movs	r3, #0
 8006884:	e05c      	b.n	8006940 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006888:	2b00      	cmp	r3, #0
 800688a:	d106      	bne.n	800689a <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800688c:	f107 0314 	add.w	r3, r7, #20
 8006890:	4618      	mov	r0, r3
 8006892:	f001 f851 	bl	8007938 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006896:	2301      	movs	r3, #1
 8006898:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800689a:	f002 f9f9 	bl	8008c90 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800689e:	f000 fdc3 	bl	8007428 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80068a2:	f002 f9c3 	bl	8008c2c <vPortEnterCritical>
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068ac:	b25b      	sxtb	r3, r3
 80068ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068b2:	d103      	bne.n	80068bc <xQueueGenericSend+0x174>
 80068b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068c2:	b25b      	sxtb	r3, r3
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80068c8:	d103      	bne.n	80068d2 <xQueueGenericSend+0x18a>
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068d2:	f002 f9dd 	bl	8008c90 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068d6:	1d3a      	adds	r2, r7, #4
 80068d8:	f107 0314 	add.w	r3, r7, #20
 80068dc:	4611      	mov	r1, r2
 80068de:	4618      	mov	r0, r3
 80068e0:	f001 f840 	bl	8007964 <xTaskCheckForTimeOut>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d124      	bne.n	8006934 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80068ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80068ec:	f000 fb67 	bl	8006fbe <prvIsQueueFull>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d018      	beq.n	8006928 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80068f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f8:	3310      	adds	r3, #16
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	4611      	mov	r1, r2
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 ff64 	bl	80077cc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8006904:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006906:	f000 faf2 	bl	8006eee <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800690a:	f000 fd9b 	bl	8007444 <xTaskResumeAll>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	f47f af7c 	bne.w	800680e <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8006916:	4b0c      	ldr	r3, [pc, #48]	@ (8006948 <xQueueGenericSend+0x200>)
 8006918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	e772      	b.n	800680e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8006928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800692a:	f000 fae0 	bl	8006eee <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800692e:	f000 fd89 	bl	8007444 <xTaskResumeAll>
 8006932:	e76c      	b.n	800680e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8006934:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006936:	f000 fada 	bl	8006eee <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800693a:	f000 fd83 	bl	8007444 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800693e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8006940:	4618      	mov	r0, r3
 8006942:	3738      	adds	r7, #56	@ 0x38
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	e000ed04 	.word	0xe000ed04

0800694c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b090      	sub	sp, #64	@ 0x40
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
 8006958:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 800695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006960:	2b00      	cmp	r3, #0
 8006962:	d10b      	bne.n	800697c <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8006976:	bf00      	nop
 8006978:	bf00      	nop
 800697a:	e7fd      	b.n	8006978 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d103      	bne.n	800698a <xQueueGenericSendFromISR+0x3e>
 8006982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006986:	2b00      	cmp	r3, #0
 8006988:	d101      	bne.n	800698e <xQueueGenericSendFromISR+0x42>
 800698a:	2301      	movs	r3, #1
 800698c:	e000      	b.n	8006990 <xQueueGenericSendFromISR+0x44>
 800698e:	2300      	movs	r3, #0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d10b      	bne.n	80069ac <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8006994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006998:	f383 8811 	msr	BASEPRI, r3
 800699c:	f3bf 8f6f 	isb	sy
 80069a0:	f3bf 8f4f 	dsb	sy
 80069a4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80069a6:	bf00      	nop
 80069a8:	bf00      	nop
 80069aa:	e7fd      	b.n	80069a8 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d103      	bne.n	80069ba <xQueueGenericSendFromISR+0x6e>
 80069b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d101      	bne.n	80069be <xQueueGenericSendFromISR+0x72>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <xQueueGenericSendFromISR+0x74>
 80069be:	2300      	movs	r3, #0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10b      	bne.n	80069dc <xQueueGenericSendFromISR+0x90>
        __asm volatile
 80069c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c8:	f383 8811 	msr	BASEPRI, r3
 80069cc:	f3bf 8f6f 	isb	sy
 80069d0:	f3bf 8f4f 	dsb	sy
 80069d4:	623b      	str	r3, [r7, #32]
    }
 80069d6:	bf00      	nop
 80069d8:	bf00      	nop
 80069da:	e7fd      	b.n	80069d8 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069dc:	f002 fa0e 	bl	8008dfc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80069e0:	f3ef 8211 	mrs	r2, BASEPRI
 80069e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	61fa      	str	r2, [r7, #28]
 80069f6:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80069f8:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80069fa:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80069fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d302      	bcc.n	8006a0e <xQueueGenericSendFromISR+0xc2>
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d13f      	bne.n	8006a8e <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8006a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a1e:	683a      	ldr	r2, [r7, #0]
 8006a20:	68b9      	ldr	r1, [r7, #8]
 8006a22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006a24:	f000 f9d3 	bl	8006dce <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8006a28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a30:	d112      	bne.n	8006a58 <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d026      	beq.n	8006a88 <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a3c:	3324      	adds	r3, #36	@ 0x24
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f000 ff16 	bl	8007870 <xTaskRemoveFromEventList>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d01e      	beq.n	8006a88 <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d01b      	beq.n	8006a88 <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	601a      	str	r2, [r3, #0]
 8006a56:	e017      	b.n	8006a88 <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8006a58:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006a5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a5e:	d10b      	bne.n	8006a78 <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 8006a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	617b      	str	r3, [r7, #20]
    }
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006a78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	b25a      	sxtb	r2, r3
 8006a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8006a8c:	e001      	b.n	8006a92 <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a94:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8006a9c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8006a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3740      	adds	r7, #64	@ 0x40
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b08c      	sub	sp, #48	@ 0x30
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8006abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10b      	bne.n	8006ada <xQueueReceive+0x32>
        __asm volatile
 8006ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac6:	f383 8811 	msr	BASEPRI, r3
 8006aca:	f3bf 8f6f 	isb	sy
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	623b      	str	r3, [r7, #32]
    }
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	e7fd      	b.n	8006ad6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d103      	bne.n	8006ae8 <xQueueReceive+0x40>
 8006ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d101      	bne.n	8006aec <xQueueReceive+0x44>
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e000      	b.n	8006aee <xQueueReceive+0x46>
 8006aec:	2300      	movs	r3, #0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10b      	bne.n	8006b0a <xQueueReceive+0x62>
        __asm volatile
 8006af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af6:	f383 8811 	msr	BASEPRI, r3
 8006afa:	f3bf 8f6f 	isb	sy
 8006afe:	f3bf 8f4f 	dsb	sy
 8006b02:	61fb      	str	r3, [r7, #28]
    }
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	e7fd      	b.n	8006b06 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b0a:	f001 f851 	bl	8007bb0 <xTaskGetSchedulerState>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d102      	bne.n	8006b1a <xQueueReceive+0x72>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <xQueueReceive+0x76>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e000      	b.n	8006b20 <xQueueReceive+0x78>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10b      	bne.n	8006b3c <xQueueReceive+0x94>
        __asm volatile
 8006b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b28:	f383 8811 	msr	BASEPRI, r3
 8006b2c:	f3bf 8f6f 	isb	sy
 8006b30:	f3bf 8f4f 	dsb	sy
 8006b34:	61bb      	str	r3, [r7, #24]
    }
 8006b36:	bf00      	nop
 8006b38:	bf00      	nop
 8006b3a:	e7fd      	b.n	8006b38 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006b3c:	f002 f876 	bl	8008c2c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d01f      	beq.n	8006b8c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b50:	f000 f9a7 	bl	8006ea2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b56:	1e5a      	subs	r2, r3, #1
 8006b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00f      	beq.n	8006b84 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b66:	3310      	adds	r3, #16
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f000 fe81 	bl	8007870 <xTaskRemoveFromEventList>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d007      	beq.n	8006b84 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8006b74:	4b3c      	ldr	r3, [pc, #240]	@ (8006c68 <xQueueReceive+0x1c0>)
 8006b76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	f3bf 8f4f 	dsb	sy
 8006b80:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8006b84:	f002 f884 	bl	8008c90 <vPortExitCritical>
                return pdPASS;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e069      	b.n	8006c60 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d103      	bne.n	8006b9a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006b92:	f002 f87d 	bl	8008c90 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8006b96:	2300      	movs	r3, #0
 8006b98:	e062      	b.n	8006c60 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d106      	bne.n	8006bae <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006ba0:	f107 0310 	add.w	r3, r7, #16
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f000 fec7 	bl	8007938 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006baa:	2301      	movs	r3, #1
 8006bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006bae:	f002 f86f 	bl	8008c90 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006bb2:	f000 fc39 	bl	8007428 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8006bb6:	f002 f839 	bl	8008c2c <vPortEnterCritical>
 8006bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bc0:	b25b      	sxtb	r3, r3
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bc6:	d103      	bne.n	8006bd0 <xQueueReceive+0x128>
 8006bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bd6:	b25b      	sxtb	r3, r3
 8006bd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bdc:	d103      	bne.n	8006be6 <xQueueReceive+0x13e>
 8006bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006be6:	f002 f853 	bl	8008c90 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bea:	1d3a      	adds	r2, r7, #4
 8006bec:	f107 0310 	add.w	r3, r7, #16
 8006bf0:	4611      	mov	r1, r2
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f000 feb6 	bl	8007964 <xTaskCheckForTimeOut>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d123      	bne.n	8006c46 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006bfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c00:	f000 f9c7 	bl	8006f92 <prvIsQueueEmpty>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d017      	beq.n	8006c3a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c0c:	3324      	adds	r3, #36	@ 0x24
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	4611      	mov	r1, r2
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 fdda 	bl	80077cc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006c18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c1a:	f000 f968 	bl	8006eee <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006c1e:	f000 fc11 	bl	8007444 <xTaskResumeAll>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d189      	bne.n	8006b3c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8006c28:	4b0f      	ldr	r3, [pc, #60]	@ (8006c68 <xQueueReceive+0x1c0>)
 8006c2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	f3bf 8f6f 	isb	sy
 8006c38:	e780      	b.n	8006b3c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c3c:	f000 f957 	bl	8006eee <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006c40:	f000 fc00 	bl	8007444 <xTaskResumeAll>
 8006c44:	e77a      	b.n	8006b3c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8006c46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c48:	f000 f951 	bl	8006eee <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006c4c:	f000 fbfa 	bl	8007444 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c52:	f000 f99e 	bl	8006f92 <prvIsQueueEmpty>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f43f af6f 	beq.w	8006b3c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006c5e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3730      	adds	r7, #48	@ 0x30
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	e000ed04 	.word	0xe000ed04

08006c6c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b090      	sub	sp, #64	@ 0x40
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8006c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d10b      	bne.n	8006c9a <xQueueReceiveFromISR+0x2e>
        __asm volatile
 8006c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8006c94:	bf00      	nop
 8006c96:	bf00      	nop
 8006c98:	e7fd      	b.n	8006c96 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d103      	bne.n	8006ca8 <xQueueReceiveFromISR+0x3c>
 8006ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d101      	bne.n	8006cac <xQueueReceiveFromISR+0x40>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e000      	b.n	8006cae <xQueueReceiveFromISR+0x42>
 8006cac:	2300      	movs	r3, #0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10b      	bne.n	8006cca <xQueueReceiveFromISR+0x5e>
        __asm volatile
 8006cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb6:	f383 8811 	msr	BASEPRI, r3
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8006cc4:	bf00      	nop
 8006cc6:	bf00      	nop
 8006cc8:	e7fd      	b.n	8006cc6 <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006cca:	f002 f897 	bl	8008dfc <vPortValidateInterruptPriority>
        __asm volatile
 8006cce:	f3ef 8211 	mrs	r2, BASEPRI
 8006cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	623a      	str	r2, [r7, #32]
 8006ce4:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8006ce6:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ce8:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cee:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d03f      	beq.n	8006d76 <xQueueReceiveFromISR+0x10a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006d00:	68b9      	ldr	r1, [r7, #8]
 8006d02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d04:	f000 f8cd 	bl	8006ea2 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	1e5a      	subs	r2, r3, #1
 8006d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8006d10:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006d14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d18:	d112      	bne.n	8006d40 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d026      	beq.n	8006d70 <xQueueReceiveFromISR+0x104>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d24:	3310      	adds	r3, #16
 8006d26:	4618      	mov	r0, r3
 8006d28:	f000 fda2 	bl	8007870 <xTaskRemoveFromEventList>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d01e      	beq.n	8006d70 <xQueueReceiveFromISR+0x104>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01b      	beq.n	8006d70 <xQueueReceiveFromISR+0x104>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	e017      	b.n	8006d70 <xQueueReceiveFromISR+0x104>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 8006d40:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006d44:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d46:	d10b      	bne.n	8006d60 <xQueueReceiveFromISR+0xf4>
        __asm volatile
 8006d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4c:	f383 8811 	msr	BASEPRI, r3
 8006d50:	f3bf 8f6f 	isb	sy
 8006d54:	f3bf 8f4f 	dsb	sy
 8006d58:	61bb      	str	r3, [r7, #24]
    }
 8006d5a:	bf00      	nop
 8006d5c:	bf00      	nop
 8006d5e:	e7fd      	b.n	8006d5c <xQueueReceiveFromISR+0xf0>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006d60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d64:	3301      	adds	r3, #1
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	b25a      	sxtb	r2, r3
 8006d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8006d70:	2301      	movs	r3, #1
 8006d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d74:	e001      	b.n	8006d7a <xQueueReceiveFromISR+0x10e>
        }
        else
        {
            xReturn = pdFAIL;
 8006d76:	2300      	movs	r3, #0
 8006d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7c:	617b      	str	r3, [r7, #20]
        __asm volatile
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f383 8811 	msr	BASEPRI, r3
    }
 8006d84:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8006d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3740      	adds	r7, #64	@ 0x40
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10b      	bne.n	8006db6 <uxQueueMessagesWaiting+0x26>
        __asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	60bb      	str	r3, [r7, #8]
    }
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8006db6:	f001 ff39 	bl	8008c2c <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dbe:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8006dc0:	f001 ff66 	bl	8008c90 <vPortExitCritical>

    return uxReturn;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b086      	sub	sp, #24
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	60f8      	str	r0, [r7, #12]
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10d      	bne.n	8006e08 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d14d      	bne.n	8006e90 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f000 fef7 	bl	8007bec <xTaskPriorityDisinherit>
 8006dfe:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	609a      	str	r2, [r3, #8]
 8006e06:	e043      	b.n	8006e90 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d119      	bne.n	8006e42 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6858      	ldr	r0, [r3, #4]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e16:	461a      	mov	r2, r3
 8006e18:	68b9      	ldr	r1, [r7, #8]
 8006e1a:	f002 fa87 	bl	800932c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e26:	441a      	add	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d32b      	bcc.n	8006e90 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	605a      	str	r2, [r3, #4]
 8006e40:	e026      	b.n	8006e90 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	68d8      	ldr	r0, [r3, #12]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	68b9      	ldr	r1, [r7, #8]
 8006e4e:	f002 fa6d 	bl	800932c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	68da      	ldr	r2, [r3, #12]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5a:	425b      	negs	r3, r3
 8006e5c:	441a      	add	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	68da      	ldr	r2, [r3, #12]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d207      	bcs.n	8006e7e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	689a      	ldr	r2, [r3, #8]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e76:	425b      	negs	r3, r3
 8006e78:	441a      	add	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d105      	bne.n	8006e90 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8006e98:	697b      	ldr	r3, [r7, #20]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3718      	adds	r7, #24
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b082      	sub	sp, #8
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d018      	beq.n	8006ee6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	68da      	ldr	r2, [r3, #12]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ebc:	441a      	add	r2, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d303      	bcc.n	8006ed6 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	68d9      	ldr	r1, [r3, #12]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ede:	461a      	mov	r2, r3
 8006ee0:	6838      	ldr	r0, [r7, #0]
 8006ee2:	f002 fa23 	bl	800932c <memcpy>
    }
}
 8006ee6:	bf00      	nop
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b084      	sub	sp, #16
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006ef6:	f001 fe99 	bl	8008c2c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f00:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f02:	e011      	b.n	8006f28 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d012      	beq.n	8006f32 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3324      	adds	r3, #36	@ 0x24
 8006f10:	4618      	mov	r0, r3
 8006f12:	f000 fcad 	bl	8007870 <xTaskRemoveFromEventList>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d001      	beq.n	8006f20 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8006f1c:	f000 fd8a 	bl	8007a34 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8006f20:	7bfb      	ldrb	r3, [r7, #15]
 8006f22:	3b01      	subs	r3, #1
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	dce9      	bgt.n	8006f04 <prvUnlockQueue+0x16>
 8006f30:	e000      	b.n	8006f34 <prvUnlockQueue+0x46>
                        break;
 8006f32:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	22ff      	movs	r2, #255	@ 0xff
 8006f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8006f3c:	f001 fea8 	bl	8008c90 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006f40:	f001 fe74 	bl	8008c2c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f4a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f4c:	e011      	b.n	8006f72 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d012      	beq.n	8006f7c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	3310      	adds	r3, #16
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 fc88 	bl	8007870 <xTaskRemoveFromEventList>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006f66:	f000 fd65 	bl	8007a34 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006f6a:	7bbb      	ldrb	r3, [r7, #14]
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	dce9      	bgt.n	8006f4e <prvUnlockQueue+0x60>
 8006f7a:	e000      	b.n	8006f7e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006f7c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	22ff      	movs	r2, #255	@ 0xff
 8006f82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006f86:	f001 fe83 	bl	8008c90 <vPortExitCritical>
}
 8006f8a:	bf00      	nop
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006f9a:	f001 fe47 	bl	8008c2c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d102      	bne.n	8006fac <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	60fb      	str	r3, [r7, #12]
 8006faa:	e001      	b.n	8006fb0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006fac:	2300      	movs	r3, #0
 8006fae:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006fb0:	f001 fe6e 	bl	8008c90 <vPortExitCritical>

    return xReturn;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b084      	sub	sp, #16
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006fc6:	f001 fe31 	bl	8008c2c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d102      	bne.n	8006fdc <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	e001      	b.n	8006fe0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006fe0:	f001 fe56 	bl	8008c90 <vPortExitCritical>

    return xReturn;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b087      	sub	sp, #28
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10b      	bne.n	8007018 <xQueueIsQueueFullFromISR+0x2a>
        __asm volatile
 8007000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007004:	f383 8811 	msr	BASEPRI, r3
 8007008:	f3bf 8f6f 	isb	sy
 800700c:	f3bf 8f4f 	dsb	sy
 8007010:	60fb      	str	r3, [r7, #12]
    }
 8007012:	bf00      	nop
 8007014:	bf00      	nop
 8007016:	e7fd      	b.n	8007014 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007020:	429a      	cmp	r2, r3
 8007022:	d102      	bne.n	800702a <xQueueIsQueueFullFromISR+0x3c>
    {
        xReturn = pdTRUE;
 8007024:	2301      	movs	r3, #1
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	e001      	b.n	800702e <xQueueIsQueueFullFromISR+0x40>
    }
    else
    {
        xReturn = pdFALSE;
 800702a:	2300      	movs	r3, #0
 800702c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800702e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007030:	4618      	mov	r0, r3
 8007032:	371c      	adds	r7, #28
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007046:	2300      	movs	r3, #0
 8007048:	60fb      	str	r3, [r7, #12]
 800704a:	e014      	b.n	8007076 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800704c:	4a0f      	ldr	r2, [pc, #60]	@ (800708c <vQueueAddToRegistry+0x50>)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10b      	bne.n	8007070 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007058:	490c      	ldr	r1, [pc, #48]	@ (800708c <vQueueAddToRegistry+0x50>)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	683a      	ldr	r2, [r7, #0]
 800705e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8007062:	4a0a      	ldr	r2, [pc, #40]	@ (800708c <vQueueAddToRegistry+0x50>)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	00db      	lsls	r3, r3, #3
 8007068:	4413      	add	r3, r2
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800706e:	e006      	b.n	800707e <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	3301      	adds	r3, #1
 8007074:	60fb      	str	r3, [r7, #12]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2b07      	cmp	r3, #7
 800707a:	d9e7      	bls.n	800704c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800707c:	bf00      	nop
 800707e:	bf00      	nop
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	200002c4 	.word	0x200002c4

08007090 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80070a0:	f001 fdc4 	bl	8008c2c <vPortEnterCritical>
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070aa:	b25b      	sxtb	r3, r3
 80070ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070b0:	d103      	bne.n	80070ba <vQueueWaitForMessageRestricted+0x2a>
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070c0:	b25b      	sxtb	r3, r3
 80070c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070c6:	d103      	bne.n	80070d0 <vQueueWaitForMessageRestricted+0x40>
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070d0:	f001 fdde 	bl	8008c90 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d106      	bne.n	80070ea <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	3324      	adds	r3, #36	@ 0x24
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	68b9      	ldr	r1, [r7, #8]
 80070e4:	4618      	mov	r0, r3
 80070e6:	f000 fb97 	bl	8007818 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80070ea:	6978      	ldr	r0, [r7, #20]
 80070ec:	f7ff feff 	bl	8006eee <prvUnlockQueue>
    }
 80070f0:	bf00      	nop
 80070f2:	3718      	adds	r7, #24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b08c      	sub	sp, #48	@ 0x30
 80070fc:	af04      	add	r7, sp, #16
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	603b      	str	r3, [r7, #0]
 8007104:	4613      	mov	r3, r2
 8007106:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007108:	88fb      	ldrh	r3, [r7, #6]
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4618      	mov	r0, r3
 800710e:	f001 feb7 	bl	8008e80 <pvPortMalloc>
 8007112:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00e      	beq.n	8007138 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800711a:	2058      	movs	r0, #88	@ 0x58
 800711c:	f001 feb0 	bl	8008e80 <pvPortMalloc>
 8007120:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d003      	beq.n	8007130 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	631a      	str	r2, [r3, #48]	@ 0x30
 800712e:	e005      	b.n	800713c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8007130:	6978      	ldr	r0, [r7, #20]
 8007132:	f001 ff87 	bl	8009044 <vPortFree>
 8007136:	e001      	b.n	800713c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8007138:	2300      	movs	r3, #0
 800713a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d013      	beq.n	800716a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007142:	88fa      	ldrh	r2, [r7, #6]
 8007144:	2300      	movs	r3, #0
 8007146:	9303      	str	r3, [sp, #12]
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	9302      	str	r3, [sp, #8]
 800714c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800714e:	9301      	str	r3, [sp, #4]
 8007150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	68b9      	ldr	r1, [r7, #8]
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f000 f80e 	bl	800717a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800715e:	69f8      	ldr	r0, [r7, #28]
 8007160:	f000 f8a2 	bl	80072a8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8007164:	2301      	movs	r3, #1
 8007166:	61bb      	str	r3, [r7, #24]
 8007168:	e002      	b.n	8007170 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800716a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800716e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8007170:	69bb      	ldr	r3, [r7, #24]
    }
 8007172:	4618      	mov	r0, r3
 8007174:	3720      	adds	r7, #32
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b088      	sub	sp, #32
 800717e:	af00      	add	r7, sp, #0
 8007180:	60f8      	str	r0, [r7, #12]
 8007182:	60b9      	str	r1, [r7, #8]
 8007184:	607a      	str	r2, [r7, #4]
 8007186:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	461a      	mov	r2, r3
 8007192:	21a5      	movs	r1, #165	@ 0xa5
 8007194:	f002 f896 	bl	80092c4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80071a2:	3b01      	subs	r3, #1
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	f023 0307 	bic.w	r3, r3, #7
 80071b0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	f003 0307 	and.w	r3, r3, #7
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00b      	beq.n	80071d4 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80071bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c0:	f383 8811 	msr	BASEPRI, r3
 80071c4:	f3bf 8f6f 	isb	sy
 80071c8:	f3bf 8f4f 	dsb	sy
 80071cc:	617b      	str	r3, [r7, #20]
    }
 80071ce:	bf00      	nop
 80071d0:	bf00      	nop
 80071d2:	e7fd      	b.n	80071d0 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d01f      	beq.n	800721a <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071da:	2300      	movs	r3, #0
 80071dc:	61fb      	str	r3, [r7, #28]
 80071de:	e012      	b.n	8007206 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	4413      	add	r3, r2
 80071e6:	7819      	ldrb	r1, [r3, #0]
 80071e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	4413      	add	r3, r2
 80071ee:	3334      	adds	r3, #52	@ 0x34
 80071f0:	460a      	mov	r2, r1
 80071f2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	4413      	add	r3, r2
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d006      	beq.n	800720e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	3301      	adds	r3, #1
 8007204:	61fb      	str	r3, [r7, #28]
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	2b09      	cmp	r3, #9
 800720a:	d9e9      	bls.n	80071e0 <prvInitialiseNewTask+0x66>
 800720c:	e000      	b.n	8007210 <prvInitialiseNewTask+0x96>
            {
                break;
 800720e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007212:	2200      	movs	r2, #0
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007218:	e003      	b.n	8007222 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800721a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007224:	2b04      	cmp	r3, #4
 8007226:	d901      	bls.n	800722c <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007228:	2304      	movs	r3, #4
 800722a:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800722c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007230:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007236:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8007238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723a:	2200      	movs	r2, #0
 800723c:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800723e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007240:	3304      	adds	r3, #4
 8007242:	4618      	mov	r0, r3
 8007244:	f7ff f8fc 	bl	8006440 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	3318      	adds	r3, #24
 800724c:	4618      	mov	r0, r3
 800724e:	f7ff f8f7 	bl	8006440 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007256:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725a:	f1c3 0205 	rsb	r2, r3, #5
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007266:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8007268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726a:	3350      	adds	r3, #80	@ 0x50
 800726c:	2204      	movs	r2, #4
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f002 f827 	bl	80092c4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	3354      	adds	r3, #84	@ 0x54
 800727a:	2201      	movs	r2, #1
 800727c:	2100      	movs	r1, #0
 800727e:	4618      	mov	r0, r3
 8007280:	f002 f820 	bl	80092c4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007284:	683a      	ldr	r2, [r7, #0]
 8007286:	68f9      	ldr	r1, [r7, #12]
 8007288:	69b8      	ldr	r0, [r7, #24]
 800728a:	f001 fb99 	bl	80089c0 <pxPortInitialiseStack>
 800728e:	4602      	mov	r2, r0
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8007294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800729a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800729e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80072a0:	bf00      	nop
 80072a2:	3720      	adds	r7, #32
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b082      	sub	sp, #8
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80072b0:	f001 fcbc 	bl	8008c2c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80072b4:	4b2c      	ldr	r3, [pc, #176]	@ (8007368 <prvAddNewTaskToReadyList+0xc0>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	3301      	adds	r3, #1
 80072ba:	4a2b      	ldr	r2, [pc, #172]	@ (8007368 <prvAddNewTaskToReadyList+0xc0>)
 80072bc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80072be:	4b2b      	ldr	r3, [pc, #172]	@ (800736c <prvAddNewTaskToReadyList+0xc4>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d109      	bne.n	80072da <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80072c6:	4a29      	ldr	r2, [pc, #164]	@ (800736c <prvAddNewTaskToReadyList+0xc4>)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072cc:	4b26      	ldr	r3, [pc, #152]	@ (8007368 <prvAddNewTaskToReadyList+0xc0>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d110      	bne.n	80072f6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80072d4:	f000 fbd2 	bl	8007a7c <prvInitialiseTaskLists>
 80072d8:	e00d      	b.n	80072f6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80072da:	4b25      	ldr	r3, [pc, #148]	@ (8007370 <prvAddNewTaskToReadyList+0xc8>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d109      	bne.n	80072f6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072e2:	4b22      	ldr	r3, [pc, #136]	@ (800736c <prvAddNewTaskToReadyList+0xc4>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d802      	bhi.n	80072f6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80072f0:	4a1e      	ldr	r2, [pc, #120]	@ (800736c <prvAddNewTaskToReadyList+0xc4>)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80072f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007374 <prvAddNewTaskToReadyList+0xcc>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	3301      	adds	r3, #1
 80072fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007374 <prvAddNewTaskToReadyList+0xcc>)
 80072fe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007300:	4b1c      	ldr	r3, [pc, #112]	@ (8007374 <prvAddNewTaskToReadyList+0xcc>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730c:	2201      	movs	r2, #1
 800730e:	409a      	lsls	r2, r3
 8007310:	4b19      	ldr	r3, [pc, #100]	@ (8007378 <prvAddNewTaskToReadyList+0xd0>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4313      	orrs	r3, r2
 8007316:	4a18      	ldr	r2, [pc, #96]	@ (8007378 <prvAddNewTaskToReadyList+0xd0>)
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731e:	4613      	mov	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4413      	add	r3, r2
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4a15      	ldr	r2, [pc, #84]	@ (800737c <prvAddNewTaskToReadyList+0xd4>)
 8007328:	441a      	add	r2, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3304      	adds	r3, #4
 800732e:	4619      	mov	r1, r3
 8007330:	4610      	mov	r0, r2
 8007332:	f7ff f892 	bl	800645a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8007336:	f001 fcab 	bl	8008c90 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800733a:	4b0d      	ldr	r3, [pc, #52]	@ (8007370 <prvAddNewTaskToReadyList+0xc8>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00e      	beq.n	8007360 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007342:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <prvAddNewTaskToReadyList+0xc4>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800734c:	429a      	cmp	r2, r3
 800734e:	d207      	bcs.n	8007360 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8007350:	4b0b      	ldr	r3, [pc, #44]	@ (8007380 <prvAddNewTaskToReadyList+0xd8>)
 8007352:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007356:	601a      	str	r2, [r3, #0]
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007360:	bf00      	nop
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	200003dc 	.word	0x200003dc
 800736c:	20000304 	.word	0x20000304
 8007370:	200003e8 	.word	0x200003e8
 8007374:	200003f8 	.word	0x200003f8
 8007378:	200003e4 	.word	0x200003e4
 800737c:	20000308 	.word	0x20000308
 8007380:	e000ed04 	.word	0xe000ed04

08007384 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800738a:	4b20      	ldr	r3, [pc, #128]	@ (800740c <vTaskStartScheduler+0x88>)
 800738c:	9301      	str	r3, [sp, #4]
 800738e:	2300      	movs	r3, #0
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	2300      	movs	r3, #0
 8007394:	2282      	movs	r2, #130	@ 0x82
 8007396:	491e      	ldr	r1, [pc, #120]	@ (8007410 <vTaskStartScheduler+0x8c>)
 8007398:	481e      	ldr	r0, [pc, #120]	@ (8007414 <vTaskStartScheduler+0x90>)
 800739a:	f7ff fead 	bl	80070f8 <xTaskCreate>
 800739e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d102      	bne.n	80073ac <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80073a6:	f000 ff6d 	bl	8008284 <xTimerCreateTimerTask>
 80073aa:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d116      	bne.n	80073e0 <vTaskStartScheduler+0x5c>
        __asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	60bb      	str	r3, [r7, #8]
    }
 80073c4:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80073c6:	4b14      	ldr	r3, [pc, #80]	@ (8007418 <vTaskStartScheduler+0x94>)
 80073c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073cc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80073ce:	4b13      	ldr	r3, [pc, #76]	@ (800741c <vTaskStartScheduler+0x98>)
 80073d0:	2201      	movs	r2, #1
 80073d2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073d4:	4b12      	ldr	r3, [pc, #72]	@ (8007420 <vTaskStartScheduler+0x9c>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80073da:	f001 fb83 	bl	8008ae4 <xPortStartScheduler>
 80073de:	e00f      	b.n	8007400 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073e6:	d10b      	bne.n	8007400 <vTaskStartScheduler+0x7c>
        __asm volatile
 80073e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	607b      	str	r3, [r7, #4]
    }
 80073fa:	bf00      	nop
 80073fc:	bf00      	nop
 80073fe:	e7fd      	b.n	80073fc <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8007400:	4b08      	ldr	r3, [pc, #32]	@ (8007424 <vTaskStartScheduler+0xa0>)
 8007402:	681b      	ldr	r3, [r3, #0]
}
 8007404:	bf00      	nop
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	20000400 	.word	0x20000400
 8007410:	0800a3d8 	.word	0x0800a3d8
 8007414:	08007a4d 	.word	0x08007a4d
 8007418:	200003fc 	.word	0x200003fc
 800741c:	200003e8 	.word	0x200003e8
 8007420:	200003e0 	.word	0x200003e0
 8007424:	20000074 	.word	0x20000074

08007428 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007428:	b480      	push	{r7}
 800742a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800742c:	4b04      	ldr	r3, [pc, #16]	@ (8007440 <vTaskSuspendAll+0x18>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3301      	adds	r3, #1
 8007432:	4a03      	ldr	r2, [pc, #12]	@ (8007440 <vTaskSuspendAll+0x18>)
 8007434:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8007436:	bf00      	nop
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr
 8007440:	20000404 	.word	0x20000404

08007444 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800744a:	2300      	movs	r3, #0
 800744c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800744e:	2300      	movs	r3, #0
 8007450:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8007452:	4b42      	ldr	r3, [pc, #264]	@ (800755c <xTaskResumeAll+0x118>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10b      	bne.n	8007472 <xTaskResumeAll+0x2e>
        __asm volatile
 800745a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745e:	f383 8811 	msr	BASEPRI, r3
 8007462:	f3bf 8f6f 	isb	sy
 8007466:	f3bf 8f4f 	dsb	sy
 800746a:	603b      	str	r3, [r7, #0]
    }
 800746c:	bf00      	nop
 800746e:	bf00      	nop
 8007470:	e7fd      	b.n	800746e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8007472:	f001 fbdb 	bl	8008c2c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8007476:	4b39      	ldr	r3, [pc, #228]	@ (800755c <xTaskResumeAll+0x118>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3b01      	subs	r3, #1
 800747c:	4a37      	ldr	r2, [pc, #220]	@ (800755c <xTaskResumeAll+0x118>)
 800747e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007480:	4b36      	ldr	r3, [pc, #216]	@ (800755c <xTaskResumeAll+0x118>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d161      	bne.n	800754c <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007488:	4b35      	ldr	r3, [pc, #212]	@ (8007560 <xTaskResumeAll+0x11c>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d05d      	beq.n	800754c <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007490:	e02e      	b.n	80074f0 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007492:	4b34      	ldr	r3, [pc, #208]	@ (8007564 <xTaskResumeAll+0x120>)
 8007494:	68db      	ldr	r3, [r3, #12]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	3318      	adds	r3, #24
 800749e:	4618      	mov	r0, r3
 80074a0:	f7ff f838 	bl	8006514 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	3304      	adds	r3, #4
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff f833 	bl	8006514 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b2:	2201      	movs	r2, #1
 80074b4:	409a      	lsls	r2, r3
 80074b6:	4b2c      	ldr	r3, [pc, #176]	@ (8007568 <xTaskResumeAll+0x124>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	4a2a      	ldr	r2, [pc, #168]	@ (8007568 <xTaskResumeAll+0x124>)
 80074be:	6013      	str	r3, [r2, #0]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c4:	4613      	mov	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	4a27      	ldr	r2, [pc, #156]	@ (800756c <xTaskResumeAll+0x128>)
 80074ce:	441a      	add	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	3304      	adds	r3, #4
 80074d4:	4619      	mov	r1, r3
 80074d6:	4610      	mov	r0, r2
 80074d8:	f7fe ffbf 	bl	800645a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e0:	4b23      	ldr	r3, [pc, #140]	@ (8007570 <xTaskResumeAll+0x12c>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d302      	bcc.n	80074f0 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80074ea:	4b22      	ldr	r3, [pc, #136]	@ (8007574 <xTaskResumeAll+0x130>)
 80074ec:	2201      	movs	r2, #1
 80074ee:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074f0:	4b1c      	ldr	r3, [pc, #112]	@ (8007564 <xTaskResumeAll+0x120>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1cc      	bne.n	8007492 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80074fe:	f000 fb3b 	bl	8007b78 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007502:	4b1d      	ldr	r3, [pc, #116]	@ (8007578 <xTaskResumeAll+0x134>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d010      	beq.n	8007530 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800750e:	f000 f847 	bl	80075a0 <xTaskIncrementTick>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8007518:	4b16      	ldr	r3, [pc, #88]	@ (8007574 <xTaskResumeAll+0x130>)
 800751a:	2201      	movs	r2, #1
 800751c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	3b01      	subs	r3, #1
 8007522:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f1      	bne.n	800750e <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 800752a:	4b13      	ldr	r3, [pc, #76]	@ (8007578 <xTaskResumeAll+0x134>)
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8007530:	4b10      	ldr	r3, [pc, #64]	@ (8007574 <xTaskResumeAll+0x130>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d009      	beq.n	800754c <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8007538:	2301      	movs	r3, #1
 800753a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800753c:	4b0f      	ldr	r3, [pc, #60]	@ (800757c <xTaskResumeAll+0x138>)
 800753e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800754c:	f001 fba0 	bl	8008c90 <vPortExitCritical>

    return xAlreadyYielded;
 8007550:	68bb      	ldr	r3, [r7, #8]
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	20000404 	.word	0x20000404
 8007560:	200003dc 	.word	0x200003dc
 8007564:	2000039c 	.word	0x2000039c
 8007568:	200003e4 	.word	0x200003e4
 800756c:	20000308 	.word	0x20000308
 8007570:	20000304 	.word	0x20000304
 8007574:	200003f0 	.word	0x200003f0
 8007578:	200003ec 	.word	0x200003ec
 800757c:	e000ed04 	.word	0xe000ed04

08007580 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8007586:	4b05      	ldr	r3, [pc, #20]	@ (800759c <xTaskGetTickCount+0x1c>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800758c:	687b      	ldr	r3, [r7, #4]
}
 800758e:	4618      	mov	r0, r3
 8007590:	370c      	adds	r7, #12
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	200003e0 	.word	0x200003e0

080075a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80075a6:	2300      	movs	r3, #0
 80075a8:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075aa:	4b4f      	ldr	r3, [pc, #316]	@ (80076e8 <xTaskIncrementTick+0x148>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f040 808f 	bne.w	80076d2 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075b4:	4b4d      	ldr	r3, [pc, #308]	@ (80076ec <xTaskIncrementTick+0x14c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	3301      	adds	r3, #1
 80075ba:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80075bc:	4a4b      	ldr	r2, [pc, #300]	@ (80076ec <xTaskIncrementTick+0x14c>)
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d121      	bne.n	800760c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80075c8:	4b49      	ldr	r3, [pc, #292]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00b      	beq.n	80075ea <xTaskIncrementTick+0x4a>
        __asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	603b      	str	r3, [r7, #0]
    }
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	e7fd      	b.n	80075e6 <xTaskIncrementTick+0x46>
 80075ea:	4b41      	ldr	r3, [pc, #260]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	4b40      	ldr	r3, [pc, #256]	@ (80076f4 <xTaskIncrementTick+0x154>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a3e      	ldr	r2, [pc, #248]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	4a3e      	ldr	r2, [pc, #248]	@ (80076f4 <xTaskIncrementTick+0x154>)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	4b3e      	ldr	r3, [pc, #248]	@ (80076f8 <xTaskIncrementTick+0x158>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3301      	adds	r3, #1
 8007604:	4a3c      	ldr	r2, [pc, #240]	@ (80076f8 <xTaskIncrementTick+0x158>)
 8007606:	6013      	str	r3, [r2, #0]
 8007608:	f000 fab6 	bl	8007b78 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800760c:	4b3b      	ldr	r3, [pc, #236]	@ (80076fc <xTaskIncrementTick+0x15c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	693a      	ldr	r2, [r7, #16]
 8007612:	429a      	cmp	r2, r3
 8007614:	d348      	bcc.n	80076a8 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007616:	4b36      	ldr	r3, [pc, #216]	@ (80076f0 <xTaskIncrementTick+0x150>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007620:	4b36      	ldr	r3, [pc, #216]	@ (80076fc <xTaskIncrementTick+0x15c>)
 8007622:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007626:	601a      	str	r2, [r3, #0]
                    break;
 8007628:	e03e      	b.n	80076a8 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800762a:	4b31      	ldr	r3, [pc, #196]	@ (80076f0 <xTaskIncrementTick+0x150>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	429a      	cmp	r2, r3
 8007640:	d203      	bcs.n	800764a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007642:	4a2e      	ldr	r2, [pc, #184]	@ (80076fc <xTaskIncrementTick+0x15c>)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007648:	e02e      	b.n	80076a8 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	3304      	adds	r3, #4
 800764e:	4618      	mov	r0, r3
 8007650:	f7fe ff60 	bl	8006514 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	2b00      	cmp	r3, #0
 800765a:	d004      	beq.n	8007666 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	3318      	adds	r3, #24
 8007660:	4618      	mov	r0, r3
 8007662:	f7fe ff57 	bl	8006514 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766a:	2201      	movs	r2, #1
 800766c:	409a      	lsls	r2, r3
 800766e:	4b24      	ldr	r3, [pc, #144]	@ (8007700 <xTaskIncrementTick+0x160>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4313      	orrs	r3, r2
 8007674:	4a22      	ldr	r2, [pc, #136]	@ (8007700 <xTaskIncrementTick+0x160>)
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800767c:	4613      	mov	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4a1f      	ldr	r2, [pc, #124]	@ (8007704 <xTaskIncrementTick+0x164>)
 8007686:	441a      	add	r2, r3
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	3304      	adds	r3, #4
 800768c:	4619      	mov	r1, r3
 800768e:	4610      	mov	r0, r2
 8007690:	f7fe fee3 	bl	800645a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007698:	4b1b      	ldr	r3, [pc, #108]	@ (8007708 <xTaskIncrementTick+0x168>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769e:	429a      	cmp	r2, r3
 80076a0:	d3b9      	bcc.n	8007616 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 80076a2:	2301      	movs	r3, #1
 80076a4:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076a6:	e7b6      	b.n	8007616 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076a8:	4b17      	ldr	r3, [pc, #92]	@ (8007708 <xTaskIncrementTick+0x168>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ae:	4915      	ldr	r1, [pc, #84]	@ (8007704 <xTaskIncrementTick+0x164>)
 80076b0:	4613      	mov	r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	440b      	add	r3, r1
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d901      	bls.n	80076c4 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 80076c0:	2301      	movs	r3, #1
 80076c2:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80076c4:	4b11      	ldr	r3, [pc, #68]	@ (800770c <xTaskIncrementTick+0x16c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d007      	beq.n	80076dc <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 80076cc:	2301      	movs	r3, #1
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e004      	b.n	80076dc <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80076d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007710 <xTaskIncrementTick+0x170>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3301      	adds	r3, #1
 80076d8:	4a0d      	ldr	r2, [pc, #52]	@ (8007710 <xTaskIncrementTick+0x170>)
 80076da:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80076dc:	697b      	ldr	r3, [r7, #20]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20000404 	.word	0x20000404
 80076ec:	200003e0 	.word	0x200003e0
 80076f0:	20000394 	.word	0x20000394
 80076f4:	20000398 	.word	0x20000398
 80076f8:	200003f4 	.word	0x200003f4
 80076fc:	200003fc 	.word	0x200003fc
 8007700:	200003e4 	.word	0x200003e4
 8007704:	20000308 	.word	0x20000308
 8007708:	20000304 	.word	0x20000304
 800770c:	200003f0 	.word	0x200003f0
 8007710:	200003ec 	.word	0x200003ec

08007714 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800771a:	4b27      	ldr	r3, [pc, #156]	@ (80077b8 <vTaskSwitchContext+0xa4>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8007722:	4b26      	ldr	r3, [pc, #152]	@ (80077bc <vTaskSwitchContext+0xa8>)
 8007724:	2201      	movs	r2, #1
 8007726:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8007728:	e040      	b.n	80077ac <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 800772a:	4b24      	ldr	r3, [pc, #144]	@ (80077bc <vTaskSwitchContext+0xa8>)
 800772c:	2200      	movs	r2, #0
 800772e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007730:	4b23      	ldr	r3, [pc, #140]	@ (80077c0 <vTaskSwitchContext+0xac>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	fab3 f383 	clz	r3, r3
 800773c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800773e:	7afb      	ldrb	r3, [r7, #11]
 8007740:	f1c3 031f 	rsb	r3, r3, #31
 8007744:	617b      	str	r3, [r7, #20]
 8007746:	491f      	ldr	r1, [pc, #124]	@ (80077c4 <vTaskSwitchContext+0xb0>)
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10b      	bne.n	8007772 <vTaskSwitchContext+0x5e>
        __asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	607b      	str	r3, [r7, #4]
    }
 800776c:	bf00      	nop
 800776e:	bf00      	nop
 8007770:	e7fd      	b.n	800776e <vTaskSwitchContext+0x5a>
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	4613      	mov	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4413      	add	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4a11      	ldr	r2, [pc, #68]	@ (80077c4 <vTaskSwitchContext+0xb0>)
 800777e:	4413      	add	r3, r2
 8007780:	613b      	str	r3, [r7, #16]
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	685a      	ldr	r2, [r3, #4]
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	605a      	str	r2, [r3, #4]
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	3308      	adds	r3, #8
 8007794:	429a      	cmp	r2, r3
 8007796:	d104      	bne.n	80077a2 <vTaskSwitchContext+0x8e>
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	605a      	str	r2, [r3, #4]
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	4a07      	ldr	r2, [pc, #28]	@ (80077c8 <vTaskSwitchContext+0xb4>)
 80077aa:	6013      	str	r3, [r2, #0]
}
 80077ac:	bf00      	nop
 80077ae:	371c      	adds	r7, #28
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr
 80077b8:	20000404 	.word	0x20000404
 80077bc:	200003f0 	.word	0x200003f0
 80077c0:	200003e4 	.word	0x200003e4
 80077c4:	20000308 	.word	0x20000308
 80077c8:	20000304 	.word	0x20000304

080077cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10b      	bne.n	80077f4 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80077dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	60fb      	str	r3, [r7, #12]
    }
 80077ee:	bf00      	nop
 80077f0:	bf00      	nop
 80077f2:	e7fd      	b.n	80077f0 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077f4:	4b07      	ldr	r3, [pc, #28]	@ (8007814 <vTaskPlaceOnEventList+0x48>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	3318      	adds	r3, #24
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f7fe fe50 	bl	80064a2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007802:	2101      	movs	r1, #1
 8007804:	6838      	ldr	r0, [r7, #0]
 8007806:	f000 fcd7 	bl	80081b8 <prvAddCurrentTaskToDelayedList>
}
 800780a:	bf00      	nop
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	20000304 	.word	0x20000304

08007818 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10b      	bne.n	8007842 <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 800782a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782e:	f383 8811 	msr	BASEPRI, r3
 8007832:	f3bf 8f6f 	isb	sy
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	617b      	str	r3, [r7, #20]
    }
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	e7fd      	b.n	800783e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007842:	4b0a      	ldr	r3, [pc, #40]	@ (800786c <vTaskPlaceOnEventListRestricted+0x54>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3318      	adds	r3, #24
 8007848:	4619      	mov	r1, r3
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f7fe fe05 	bl	800645a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d002      	beq.n	800785c <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 8007856:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800785a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800785c:	6879      	ldr	r1, [r7, #4]
 800785e:	68b8      	ldr	r0, [r7, #8]
 8007860:	f000 fcaa 	bl	80081b8 <prvAddCurrentTaskToDelayedList>
    }
 8007864:	bf00      	nop
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	20000304 	.word	0x20000304

08007870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10b      	bne.n	800789e <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8007886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	60fb      	str	r3, [r7, #12]
    }
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	e7fd      	b.n	800789a <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	3318      	adds	r3, #24
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7fe fe36 	bl	8006514 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007920 <xTaskRemoveFromEventList+0xb0>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d11c      	bne.n	80078ea <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	3304      	adds	r3, #4
 80078b4:	4618      	mov	r0, r3
 80078b6:	f7fe fe2d 	bl	8006514 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078be:	2201      	movs	r2, #1
 80078c0:	409a      	lsls	r2, r3
 80078c2:	4b18      	ldr	r3, [pc, #96]	@ (8007924 <xTaskRemoveFromEventList+0xb4>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	4a16      	ldr	r2, [pc, #88]	@ (8007924 <xTaskRemoveFromEventList+0xb4>)
 80078ca:	6013      	str	r3, [r2, #0]
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d0:	4613      	mov	r3, r2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4413      	add	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4a13      	ldr	r2, [pc, #76]	@ (8007928 <xTaskRemoveFromEventList+0xb8>)
 80078da:	441a      	add	r2, r3
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	3304      	adds	r3, #4
 80078e0:	4619      	mov	r1, r3
 80078e2:	4610      	mov	r0, r2
 80078e4:	f7fe fdb9 	bl	800645a <vListInsertEnd>
 80078e8:	e005      	b.n	80078f6 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	3318      	adds	r3, #24
 80078ee:	4619      	mov	r1, r3
 80078f0:	480e      	ldr	r0, [pc, #56]	@ (800792c <xTaskRemoveFromEventList+0xbc>)
 80078f2:	f7fe fdb2 	bl	800645a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007930 <xTaskRemoveFromEventList+0xc0>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007900:	429a      	cmp	r2, r3
 8007902:	d905      	bls.n	8007910 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8007904:	2301      	movs	r3, #1
 8007906:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8007908:	4b0a      	ldr	r3, [pc, #40]	@ (8007934 <xTaskRemoveFromEventList+0xc4>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	e001      	b.n	8007914 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8007910:	2300      	movs	r3, #0
 8007912:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8007914:	697b      	ldr	r3, [r7, #20]
}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	20000404 	.word	0x20000404
 8007924:	200003e4 	.word	0x200003e4
 8007928:	20000308 	.word	0x20000308
 800792c:	2000039c 	.word	0x2000039c
 8007930:	20000304 	.word	0x20000304
 8007934:	200003f0 	.word	0x200003f0

08007938 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007938:	b480      	push	{r7}
 800793a:	b083      	sub	sp, #12
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007940:	4b06      	ldr	r3, [pc, #24]	@ (800795c <vTaskInternalSetTimeOutState+0x24>)
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007948:	4b05      	ldr	r3, [pc, #20]	@ (8007960 <vTaskInternalSetTimeOutState+0x28>)
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	605a      	str	r2, [r3, #4]
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	200003f4 	.word	0x200003f4
 8007960:	200003e0 	.word	0x200003e0

08007964 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b088      	sub	sp, #32
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d10b      	bne.n	800798c <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8007974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007978:	f383 8811 	msr	BASEPRI, r3
 800797c:	f3bf 8f6f 	isb	sy
 8007980:	f3bf 8f4f 	dsb	sy
 8007984:	613b      	str	r3, [r7, #16]
    }
 8007986:	bf00      	nop
 8007988:	bf00      	nop
 800798a:	e7fd      	b.n	8007988 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10b      	bne.n	80079aa <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8007992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007996:	f383 8811 	msr	BASEPRI, r3
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	60fb      	str	r3, [r7, #12]
    }
 80079a4:	bf00      	nop
 80079a6:	bf00      	nop
 80079a8:	e7fd      	b.n	80079a6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80079aa:	f001 f93f 	bl	8008c2c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80079ae:	4b1f      	ldr	r3, [pc, #124]	@ (8007a2c <xTaskCheckForTimeOut+0xc8>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079c6:	d102      	bne.n	80079ce <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80079c8:	2300      	movs	r3, #0
 80079ca:	61fb      	str	r3, [r7, #28]
 80079cc:	e026      	b.n	8007a1c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	4b17      	ldr	r3, [pc, #92]	@ (8007a30 <xTaskCheckForTimeOut+0xcc>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d00a      	beq.n	80079f0 <xTaskCheckForTimeOut+0x8c>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	69ba      	ldr	r2, [r7, #24]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d305      	bcc.n	80079f0 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80079e4:	2301      	movs	r3, #1
 80079e6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2200      	movs	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	e015      	b.n	8007a1c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d20b      	bcs.n	8007a12 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	1ad2      	subs	r2, r2, r3
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f7ff ff96 	bl	8007938 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61fb      	str	r3, [r7, #28]
 8007a10:	e004      	b.n	8007a1c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	2200      	movs	r2, #0
 8007a16:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007a1c:	f001 f938 	bl	8008c90 <vPortExitCritical>

    return xReturn;
 8007a20:	69fb      	ldr	r3, [r7, #28]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3720      	adds	r7, #32
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	200003e0 	.word	0x200003e0
 8007a30:	200003f4 	.word	0x200003f4

08007a34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8007a38:	4b03      	ldr	r3, [pc, #12]	@ (8007a48 <vTaskMissedYield+0x14>)
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	601a      	str	r2, [r3, #0]
}
 8007a3e:	bf00      	nop
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr
 8007a48:	200003f0 	.word	0x200003f0

08007a4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8007a54:	f000 f852 	bl	8007afc <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a58:	4b06      	ldr	r3, [pc, #24]	@ (8007a74 <prvIdleTask+0x28>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d9f9      	bls.n	8007a54 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8007a60:	4b05      	ldr	r3, [pc, #20]	@ (8007a78 <prvIdleTask+0x2c>)
 8007a62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8007a70:	e7f0      	b.n	8007a54 <prvIdleTask+0x8>
 8007a72:	bf00      	nop
 8007a74:	20000308 	.word	0x20000308
 8007a78:	e000ed04 	.word	0xe000ed04

08007a7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a82:	2300      	movs	r3, #0
 8007a84:	607b      	str	r3, [r7, #4]
 8007a86:	e00c      	b.n	8007aa2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4a12      	ldr	r2, [pc, #72]	@ (8007adc <prvInitialiseTaskLists+0x60>)
 8007a94:	4413      	add	r3, r2
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fe fcb2 	bl	8006400 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	607b      	str	r3, [r7, #4]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	d9ef      	bls.n	8007a88 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007aa8:	480d      	ldr	r0, [pc, #52]	@ (8007ae0 <prvInitialiseTaskLists+0x64>)
 8007aaa:	f7fe fca9 	bl	8006400 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8007aae:	480d      	ldr	r0, [pc, #52]	@ (8007ae4 <prvInitialiseTaskLists+0x68>)
 8007ab0:	f7fe fca6 	bl	8006400 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007ab4:	480c      	ldr	r0, [pc, #48]	@ (8007ae8 <prvInitialiseTaskLists+0x6c>)
 8007ab6:	f7fe fca3 	bl	8006400 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8007aba:	480c      	ldr	r0, [pc, #48]	@ (8007aec <prvInitialiseTaskLists+0x70>)
 8007abc:	f7fe fca0 	bl	8006400 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8007ac0:	480b      	ldr	r0, [pc, #44]	@ (8007af0 <prvInitialiseTaskLists+0x74>)
 8007ac2:	f7fe fc9d 	bl	8006400 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8007ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8007af4 <prvInitialiseTaskLists+0x78>)
 8007ac8:	4a05      	ldr	r2, [pc, #20]	@ (8007ae0 <prvInitialiseTaskLists+0x64>)
 8007aca:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007acc:	4b0a      	ldr	r3, [pc, #40]	@ (8007af8 <prvInitialiseTaskLists+0x7c>)
 8007ace:	4a05      	ldr	r2, [pc, #20]	@ (8007ae4 <prvInitialiseTaskLists+0x68>)
 8007ad0:	601a      	str	r2, [r3, #0]
}
 8007ad2:	bf00      	nop
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	20000308 	.word	0x20000308
 8007ae0:	2000036c 	.word	0x2000036c
 8007ae4:	20000380 	.word	0x20000380
 8007ae8:	2000039c 	.word	0x2000039c
 8007aec:	200003b0 	.word	0x200003b0
 8007af0:	200003c8 	.word	0x200003c8
 8007af4:	20000394 	.word	0x20000394
 8007af8:	20000398 	.word	0x20000398

08007afc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b02:	e019      	b.n	8007b38 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8007b04:	f001 f892 	bl	8008c2c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b08:	4b10      	ldr	r3, [pc, #64]	@ (8007b4c <prvCheckTasksWaitingTermination+0x50>)
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3304      	adds	r3, #4
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe fcfd 	bl	8006514 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8007b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b50 <prvCheckTasksWaitingTermination+0x54>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	4a0b      	ldr	r2, [pc, #44]	@ (8007b50 <prvCheckTasksWaitingTermination+0x54>)
 8007b22:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8007b24:	4b0b      	ldr	r3, [pc, #44]	@ (8007b54 <prvCheckTasksWaitingTermination+0x58>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b54 <prvCheckTasksWaitingTermination+0x58>)
 8007b2c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8007b2e:	f001 f8af 	bl	8008c90 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 f810 	bl	8007b58 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b38:	4b06      	ldr	r3, [pc, #24]	@ (8007b54 <prvCheckTasksWaitingTermination+0x58>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d1e1      	bne.n	8007b04 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8007b40:	bf00      	nop
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	200003b0 	.word	0x200003b0
 8007b50:	200003dc 	.word	0x200003dc
 8007b54:	200003c4 	.word	0x200003c4

08007b58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b64:	4618      	mov	r0, r3
 8007b66:	f001 fa6d 	bl	8009044 <vPortFree>
                vPortFree( pxTCB );
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f001 fa6a 	bl	8009044 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8007b70:	bf00      	nop
 8007b72:	3708      	adds	r7, #8
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba8 <prvResetNextTaskUnblockTime+0x30>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d104      	bne.n	8007b90 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007b86:	4b09      	ldr	r3, [pc, #36]	@ (8007bac <prvResetNextTaskUnblockTime+0x34>)
 8007b88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b8c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007b8e:	e005      	b.n	8007b9c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007b90:	4b05      	ldr	r3, [pc, #20]	@ (8007ba8 <prvResetNextTaskUnblockTime+0x30>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a04      	ldr	r2, [pc, #16]	@ (8007bac <prvResetNextTaskUnblockTime+0x34>)
 8007b9a:	6013      	str	r3, [r2, #0]
}
 8007b9c:	bf00      	nop
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop
 8007ba8:	20000394 	.word	0x20000394
 8007bac:	200003fc 	.word	0x200003fc

08007bb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8007bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007be4 <xTaskGetSchedulerState+0x34>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d102      	bne.n	8007bc4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	607b      	str	r3, [r7, #4]
 8007bc2:	e008      	b.n	8007bd6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bc4:	4b08      	ldr	r3, [pc, #32]	@ (8007be8 <xTaskGetSchedulerState+0x38>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d102      	bne.n	8007bd2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007bcc:	2302      	movs	r3, #2
 8007bce:	607b      	str	r3, [r7, #4]
 8007bd0:	e001      	b.n	8007bd6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8007bd6:	687b      	ldr	r3, [r7, #4]
    }
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	200003e8 	.word	0x200003e8
 8007be8:	20000404 	.word	0x20000404

08007bec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d065      	beq.n	8007cce <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007c02:	4b35      	ldr	r3, [pc, #212]	@ (8007cd8 <xTaskPriorityDisinherit+0xec>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	693a      	ldr	r2, [r7, #16]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d00b      	beq.n	8007c24 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	60fb      	str	r3, [r7, #12]
    }
 8007c1e:	bf00      	nop
 8007c20:	bf00      	nop
 8007c22:	e7fd      	b.n	8007c20 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d10b      	bne.n	8007c44 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8007c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c30:	f383 8811 	msr	BASEPRI, r3
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	60bb      	str	r3, [r7, #8]
    }
 8007c3e:	bf00      	nop
 8007c40:	bf00      	nop
 8007c42:	e7fd      	b.n	8007c40 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c48:	1e5a      	subs	r2, r3, #1
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d039      	beq.n	8007cce <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d135      	bne.n	8007cce <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	3304      	adds	r3, #4
 8007c66:	4618      	mov	r0, r3
 8007c68:	f7fe fc54 	bl	8006514 <uxListRemove>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10a      	bne.n	8007c88 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c76:	2201      	movs	r2, #1
 8007c78:	fa02 f303 	lsl.w	r3, r2, r3
 8007c7c:	43da      	mvns	r2, r3
 8007c7e:	4b17      	ldr	r3, [pc, #92]	@ (8007cdc <xTaskPriorityDisinherit+0xf0>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4013      	ands	r3, r2
 8007c84:	4a15      	ldr	r2, [pc, #84]	@ (8007cdc <xTaskPriorityDisinherit+0xf0>)
 8007c86:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c94:	f1c3 0205 	rsb	r2, r3, #5
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	409a      	lsls	r2, r3
 8007ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8007cdc <xTaskPriorityDisinherit+0xf0>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	4a0c      	ldr	r2, [pc, #48]	@ (8007cdc <xTaskPriorityDisinherit+0xf0>)
 8007cac:	6013      	str	r3, [r2, #0]
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cb2:	4613      	mov	r3, r2
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	4413      	add	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4a09      	ldr	r2, [pc, #36]	@ (8007ce0 <xTaskPriorityDisinherit+0xf4>)
 8007cbc:	441a      	add	r2, r3
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	3304      	adds	r3, #4
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	4610      	mov	r0, r2
 8007cc6:	f7fe fbc8 	bl	800645a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007cce:	697b      	ldr	r3, [r7, #20]
    }
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3718      	adds	r7, #24
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	20000304 	.word	0x20000304
 8007cdc:	200003e4 	.word	0x200003e4
 8007ce0:	20000308 	.word	0x20000308

08007ce4 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
 8007cf0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00b      	beq.n	8007d10 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	613b      	str	r3, [r7, #16]
    }
 8007d0a:	bf00      	nop
 8007d0c:	bf00      	nop
 8007d0e:	e7fd      	b.n	8007d0c <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8007d10:	f000 ff8c 	bl	8008c2c <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8007d14:	4b31      	ldr	r3, [pc, #196]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	3354      	adds	r3, #84	@ 0x54
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	d022      	beq.n	8007d6c <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8007d26:	4b2d      	ldr	r3, [pc, #180]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	3214      	adds	r2, #20
 8007d2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	43d2      	mvns	r2, r2
 8007d36:	4011      	ands	r1, r2
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	3214      	adds	r2, #20
 8007d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8007d40:	4b26      	ldr	r3, [pc, #152]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	4413      	add	r3, r2
 8007d48:	3354      	adds	r3, #84	@ 0x54
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8007d4e:	6a3b      	ldr	r3, [r7, #32]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00b      	beq.n	8007d6c <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d54:	2101      	movs	r1, #1
 8007d56:	6a38      	ldr	r0, [r7, #32]
 8007d58:	f000 fa2e 	bl	80081b8 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8007d5c:	4b20      	ldr	r3, [pc, #128]	@ (8007de0 <xTaskGenericNotifyWait+0xfc>)
 8007d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007d6c:	f000 ff90 	bl	8008c90 <vPortExitCritical>

        taskENTER_CRITICAL();
 8007d70:	f000 ff5c 	bl	8008c2c <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d007      	beq.n	8007d8a <xTaskGenericNotifyWait+0xa6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8007d7a:	4b18      	ldr	r3, [pc, #96]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	3214      	adds	r2, #20
 8007d82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8007d8a:	4b14      	ldr	r3, [pc, #80]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	4413      	add	r3, r2
 8007d92:	3354      	adds	r3, #84	@ 0x54
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d002      	beq.n	8007da2 <xTaskGenericNotifyWait+0xbe>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	e00e      	b.n	8007dc0 <xTaskGenericNotifyWait+0xdc>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8007da2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	3214      	adds	r2, #20
 8007daa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	43d2      	mvns	r2, r2
 8007db2:	4011      	ands	r1, r2
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	3214      	adds	r2, #20
 8007db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8007dc0:	4b06      	ldr	r3, [pc, #24]	@ (8007ddc <xTaskGenericNotifyWait+0xf8>)
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	3354      	adds	r3, #84	@ 0x54
 8007dca:	2200      	movs	r2, #0
 8007dcc:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8007dce:	f000 ff5f 	bl	8008c90 <vPortExitCritical>

        return xReturn;
 8007dd2:	697b      	ldr	r3, [r7, #20]
    }
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3718      	adds	r7, #24
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	20000304 	.word	0x20000304
 8007de0:	e000ed04 	.word	0xe000ed04

08007de4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08c      	sub	sp, #48	@ 0x30
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8007df2:	2301      	movs	r3, #1
 8007df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00b      	beq.n	8007e14 <xTaskGenericNotify+0x30>
        __asm volatile
 8007dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e00:	f383 8811 	msr	BASEPRI, r3
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	623b      	str	r3, [r7, #32]
    }
 8007e0e:	bf00      	nop
 8007e10:	bf00      	nop
 8007e12:	e7fd      	b.n	8007e10 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d10b      	bne.n	8007e32 <xTaskGenericNotify+0x4e>
        __asm volatile
 8007e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	61fb      	str	r3, [r7, #28]
    }
 8007e2c:	bf00      	nop
 8007e2e:	bf00      	nop
 8007e30:	e7fd      	b.n	8007e2e <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8007e36:	f000 fef9 	bl	8008c2c <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8007e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d006      	beq.n	8007e4e <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8007e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	3214      	adds	r2, #20
 8007e46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e4c:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8007e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	4413      	add	r3, r2
 8007e54:	3354      	adds	r3, #84	@ 0x54
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8007e5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	4413      	add	r3, r2
 8007e62:	3354      	adds	r3, #84	@ 0x54
 8007e64:	2202      	movs	r2, #2
 8007e66:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8007e68:	78fb      	ldrb	r3, [r7, #3]
 8007e6a:	2b04      	cmp	r3, #4
 8007e6c:	d83b      	bhi.n	8007ee6 <xTaskGenericNotify+0x102>
 8007e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e74 <xTaskGenericNotify+0x90>)
 8007e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e74:	08007f07 	.word	0x08007f07
 8007e78:	08007e89 	.word	0x08007e89
 8007e7c:	08007ea5 	.word	0x08007ea5
 8007e80:	08007ebd 	.word	0x08007ebd
 8007e84:	08007ecb 	.word	0x08007ecb
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8007e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	3214      	adds	r2, #20
 8007e8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	ea42 0103 	orr.w	r1, r2, r3
 8007e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	3214      	adds	r2, #20
 8007e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8007ea2:	e033      	b.n	8007f0c <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8007ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	3214      	adds	r2, #20
 8007eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eae:	1c59      	adds	r1, r3, #1
 8007eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	3214      	adds	r2, #20
 8007eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8007eba:	e027      	b.n	8007f0c <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	3214      	adds	r2, #20
 8007ec2:	6879      	ldr	r1, [r7, #4]
 8007ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8007ec8:	e020      	b.n	8007f0c <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d006      	beq.n	8007ee0 <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	3214      	adds	r2, #20
 8007ed8:	6879      	ldr	r1, [r7, #4]
 8007eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8007ede:	e015      	b.n	8007f0c <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 8007ee4:	e012      	b.n	8007f0c <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8007ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8007f98 <xTaskGenericNotify+0x1b4>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00d      	beq.n	8007f0a <xTaskGenericNotify+0x126>
        __asm volatile
 8007eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef2:	f383 8811 	msr	BASEPRI, r3
 8007ef6:	f3bf 8f6f 	isb	sy
 8007efa:	f3bf 8f4f 	dsb	sy
 8007efe:	61bb      	str	r3, [r7, #24]
    }
 8007f00:	bf00      	nop
 8007f02:	bf00      	nop
 8007f04:	e7fd      	b.n	8007f02 <xTaskGenericNotify+0x11e>
                    break;
 8007f06:	bf00      	nop
 8007f08:	e000      	b.n	8007f0c <xTaskGenericNotify+0x128>

                    break;
 8007f0a:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d13a      	bne.n	8007f8a <xTaskGenericNotify+0x1a6>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f16:	3304      	adds	r3, #4
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7fe fafb 	bl	8006514 <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 8007f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f22:	2201      	movs	r2, #1
 8007f24:	409a      	lsls	r2, r3
 8007f26:	4b1d      	ldr	r3, [pc, #116]	@ (8007f9c <xTaskGenericNotify+0x1b8>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8007f9c <xTaskGenericNotify+0x1b8>)
 8007f2e:	6013      	str	r3, [r2, #0]
 8007f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f34:	4613      	mov	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	4413      	add	r3, r2
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	4a18      	ldr	r2, [pc, #96]	@ (8007fa0 <xTaskGenericNotify+0x1bc>)
 8007f3e:	441a      	add	r2, r3
 8007f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f42:	3304      	adds	r3, #4
 8007f44:	4619      	mov	r1, r3
 8007f46:	4610      	mov	r0, r2
 8007f48:	f7fe fa87 	bl	800645a <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d00b      	beq.n	8007f6c <xTaskGenericNotify+0x188>
        __asm volatile
 8007f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	617b      	str	r3, [r7, #20]
    }
 8007f66:	bf00      	nop
 8007f68:	bf00      	nop
 8007f6a:	e7fd      	b.n	8007f68 <xTaskGenericNotify+0x184>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f70:	4b0c      	ldr	r3, [pc, #48]	@ (8007fa4 <xTaskGenericNotify+0x1c0>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d907      	bls.n	8007f8a <xTaskGenericNotify+0x1a6>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8007f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8007fa8 <xTaskGenericNotify+0x1c4>)
 8007f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f80:	601a      	str	r2, [r3, #0]
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007f8a:	f000 fe81 	bl	8008c90 <vPortExitCritical>

        return xReturn;
 8007f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 8007f90:	4618      	mov	r0, r3
 8007f92:	3730      	adds	r7, #48	@ 0x30
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	200003e0 	.word	0x200003e0
 8007f9c:	200003e4 	.word	0x200003e4
 8007fa0:	20000308 	.word	0x20000308
 8007fa4:	20000304 	.word	0x20000304
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b090      	sub	sp, #64	@ 0x40
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
 8007fb8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10b      	bne.n	8007fdc <xTaskGenericNotifyFromISR+0x30>
        __asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 8007fd6:	bf00      	nop
 8007fd8:	bf00      	nop
 8007fda:	e7fd      	b.n	8007fd8 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00b      	beq.n	8007ffa <xTaskGenericNotifyFromISR+0x4e>
        __asm volatile
 8007fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe6:	f383 8811 	msr	BASEPRI, r3
 8007fea:	f3bf 8f6f 	isb	sy
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	e7fd      	b.n	8007ff6 <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ffa:	f000 feff 	bl	8008dfc <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	63bb      	str	r3, [r7, #56]	@ 0x38
        __asm volatile
 8008002:	f3ef 8211 	mrs	r2, BASEPRI
 8008006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800800a:	f383 8811 	msr	BASEPRI, r3
 800800e:	f3bf 8f6f 	isb	sy
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	627a      	str	r2, [r7, #36]	@ 0x24
 8008018:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 800801a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800801c:	637b      	str	r3, [r7, #52]	@ 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 800801e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008020:	2b00      	cmp	r3, #0
 8008022:	d006      	beq.n	8008032 <xTaskGenericNotifyFromISR+0x86>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8008024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	3214      	adds	r2, #20
 800802a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800802e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008030:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8008032:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	4413      	add	r3, r2
 8008038:	3354      	adds	r3, #84	@ 0x54
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8008040:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	4413      	add	r3, r2
 8008046:	3354      	adds	r3, #84	@ 0x54
 8008048:	2202      	movs	r2, #2
 800804a:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800804c:	78fb      	ldrb	r3, [r7, #3]
 800804e:	2b04      	cmp	r3, #4
 8008050:	d83b      	bhi.n	80080ca <xTaskGenericNotifyFromISR+0x11e>
 8008052:	a201      	add	r2, pc, #4	@ (adr r2, 8008058 <xTaskGenericNotifyFromISR+0xac>)
 8008054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008058:	080080eb 	.word	0x080080eb
 800805c:	0800806d 	.word	0x0800806d
 8008060:	08008089 	.word	0x08008089
 8008064:	080080a1 	.word	0x080080a1
 8008068:	080080af 	.word	0x080080af
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800806c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	3214      	adds	r2, #20
 8008072:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	ea42 0103 	orr.w	r1, r2, r3
 800807c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800807e:	68ba      	ldr	r2, [r7, #8]
 8008080:	3214      	adds	r2, #20
 8008082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8008086:	e033      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8008088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	3214      	adds	r2, #20
 800808e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008092:	1c59      	adds	r1, r3, #1
 8008094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	3214      	adds	r2, #20
 800809a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800809e:	e027      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80080a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a2:	68ba      	ldr	r2, [r7, #8]
 80080a4:	3214      	adds	r2, #20
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80080ac:	e020      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80080ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d006      	beq.n	80080c4 <xTaskGenericNotifyFromISR+0x118>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80080b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	3214      	adds	r2, #20
 80080bc:	6879      	ldr	r1, [r7, #4]
 80080be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80080c2:	e015      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>
                        xReturn = pdFAIL;
 80080c4:	2300      	movs	r3, #0
 80080c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 80080c8:	e012      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80080ca:	4b34      	ldr	r3, [pc, #208]	@ (800819c <xTaskGenericNotifyFromISR+0x1f0>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00d      	beq.n	80080ee <xTaskGenericNotifyFromISR+0x142>
        __asm volatile
 80080d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d6:	f383 8811 	msr	BASEPRI, r3
 80080da:	f3bf 8f6f 	isb	sy
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	61fb      	str	r3, [r7, #28]
    }
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop
 80080e8:	e7fd      	b.n	80080e6 <xTaskGenericNotifyFromISR+0x13a>
                    break;
 80080ea:	bf00      	nop
 80080ec:	e000      	b.n	80080f0 <xTaskGenericNotifyFromISR+0x144>
                    break;
 80080ee:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80080f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d146      	bne.n	8008186 <xTaskGenericNotifyFromISR+0x1da>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80080f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00b      	beq.n	8008118 <xTaskGenericNotifyFromISR+0x16c>
        __asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	61bb      	str	r3, [r7, #24]
    }
 8008112:	bf00      	nop
 8008114:	bf00      	nop
 8008116:	e7fd      	b.n	8008114 <xTaskGenericNotifyFromISR+0x168>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008118:	4b21      	ldr	r3, [pc, #132]	@ (80081a0 <xTaskGenericNotifyFromISR+0x1f4>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d11c      	bne.n	800815a <xTaskGenericNotifyFromISR+0x1ae>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008122:	3304      	adds	r3, #4
 8008124:	4618      	mov	r0, r3
 8008126:	f7fe f9f5 	bl	8006514 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800812a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	2201      	movs	r2, #1
 8008130:	409a      	lsls	r2, r3
 8008132:	4b1c      	ldr	r3, [pc, #112]	@ (80081a4 <xTaskGenericNotifyFromISR+0x1f8>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4313      	orrs	r3, r2
 8008138:	4a1a      	ldr	r2, [pc, #104]	@ (80081a4 <xTaskGenericNotifyFromISR+0x1f8>)
 800813a:	6013      	str	r3, [r2, #0]
 800813c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800813e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008140:	4613      	mov	r3, r2
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4413      	add	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	4a17      	ldr	r2, [pc, #92]	@ (80081a8 <xTaskGenericNotifyFromISR+0x1fc>)
 800814a:	441a      	add	r2, r3
 800814c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800814e:	3304      	adds	r3, #4
 8008150:	4619      	mov	r1, r3
 8008152:	4610      	mov	r0, r2
 8008154:	f7fe f981 	bl	800645a <vListInsertEnd>
 8008158:	e005      	b.n	8008166 <xTaskGenericNotifyFromISR+0x1ba>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800815a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800815c:	3318      	adds	r3, #24
 800815e:	4619      	mov	r1, r3
 8008160:	4812      	ldr	r0, [pc, #72]	@ (80081ac <xTaskGenericNotifyFromISR+0x200>)
 8008162:	f7fe f97a 	bl	800645a <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800816a:	4b11      	ldr	r3, [pc, #68]	@ (80081b0 <xTaskGenericNotifyFromISR+0x204>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008170:	429a      	cmp	r2, r3
 8008172:	d908      	bls.n	8008186 <xTaskGenericNotifyFromISR+0x1da>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8008174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008176:	2b00      	cmp	r3, #0
 8008178:	d002      	beq.n	8008180 <xTaskGenericNotifyFromISR+0x1d4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800817a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800817c:	2201      	movs	r2, #1
 800817e:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8008180:	4b0c      	ldr	r3, [pc, #48]	@ (80081b4 <xTaskGenericNotifyFromISR+0x208>)
 8008182:	2201      	movs	r2, #1
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008188:	617b      	str	r3, [r7, #20]
        __asm volatile
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f383 8811 	msr	BASEPRI, r3
    }
 8008190:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8008192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8008194:	4618      	mov	r0, r3
 8008196:	3740      	adds	r7, #64	@ 0x40
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	200003e0 	.word	0x200003e0
 80081a0:	20000404 	.word	0x20000404
 80081a4:	200003e4 	.word	0x200003e4
 80081a8:	20000308 	.word	0x20000308
 80081ac:	2000039c 	.word	0x2000039c
 80081b0:	20000304 	.word	0x20000304
 80081b4:	200003f0 	.word	0x200003f0

080081b8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80081c2:	4b29      	ldr	r3, [pc, #164]	@ (8008268 <prvAddCurrentTaskToDelayedList+0xb0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081c8:	4b28      	ldr	r3, [pc, #160]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3304      	adds	r3, #4
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fe f9a0 	bl	8006514 <uxListRemove>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10b      	bne.n	80081f2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80081da:	4b24      	ldr	r3, [pc, #144]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e0:	2201      	movs	r2, #1
 80081e2:	fa02 f303 	lsl.w	r3, r2, r3
 80081e6:	43da      	mvns	r2, r3
 80081e8:	4b21      	ldr	r3, [pc, #132]	@ (8008270 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4013      	ands	r3, r2
 80081ee:	4a20      	ldr	r2, [pc, #128]	@ (8008270 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081f0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80081f8:	d10a      	bne.n	8008210 <prvAddCurrentTaskToDelayedList+0x58>
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d007      	beq.n	8008210 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008200:	4b1a      	ldr	r3, [pc, #104]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	3304      	adds	r3, #4
 8008206:	4619      	mov	r1, r3
 8008208:	481a      	ldr	r0, [pc, #104]	@ (8008274 <prvAddCurrentTaskToDelayedList+0xbc>)
 800820a:	f7fe f926 	bl	800645a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800820e:	e026      	b.n	800825e <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4413      	add	r3, r2
 8008216:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008218:	4b14      	ldr	r3, [pc, #80]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	429a      	cmp	r2, r3
 8008226:	d209      	bcs.n	800823c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008228:	4b13      	ldr	r3, [pc, #76]	@ (8008278 <prvAddCurrentTaskToDelayedList+0xc0>)
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	4b0f      	ldr	r3, [pc, #60]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	3304      	adds	r3, #4
 8008232:	4619      	mov	r1, r3
 8008234:	4610      	mov	r0, r2
 8008236:	f7fe f934 	bl	80064a2 <vListInsert>
}
 800823a:	e010      	b.n	800825e <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800823c:	4b0f      	ldr	r3, [pc, #60]	@ (800827c <prvAddCurrentTaskToDelayedList+0xc4>)
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	4b0a      	ldr	r3, [pc, #40]	@ (800826c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3304      	adds	r3, #4
 8008246:	4619      	mov	r1, r3
 8008248:	4610      	mov	r0, r2
 800824a:	f7fe f92a 	bl	80064a2 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800824e:	4b0c      	ldr	r3, [pc, #48]	@ (8008280 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68ba      	ldr	r2, [r7, #8]
 8008254:	429a      	cmp	r2, r3
 8008256:	d202      	bcs.n	800825e <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8008258:	4a09      	ldr	r2, [pc, #36]	@ (8008280 <prvAddCurrentTaskToDelayedList+0xc8>)
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	6013      	str	r3, [r2, #0]
}
 800825e:	bf00      	nop
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	200003e0 	.word	0x200003e0
 800826c:	20000304 	.word	0x20000304
 8008270:	200003e4 	.word	0x200003e4
 8008274:	200003c8 	.word	0x200003c8
 8008278:	20000398 	.word	0x20000398
 800827c:	20000394 	.word	0x20000394
 8008280:	200003fc 	.word	0x200003fc

08008284 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800828a:	2300      	movs	r3, #0
 800828c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800828e:	f000 fb3f 	bl	8008910 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8008292:	4b12      	ldr	r3, [pc, #72]	@ (80082dc <xTimerCreateTimerTask+0x58>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00b      	beq.n	80082b2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800829a:	4b11      	ldr	r3, [pc, #68]	@ (80082e0 <xTimerCreateTimerTask+0x5c>)
 800829c:	9301      	str	r3, [sp, #4]
 800829e:	2302      	movs	r3, #2
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	2300      	movs	r3, #0
 80082a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80082a8:	490e      	ldr	r1, [pc, #56]	@ (80082e4 <xTimerCreateTimerTask+0x60>)
 80082aa:	480f      	ldr	r0, [pc, #60]	@ (80082e8 <xTimerCreateTimerTask+0x64>)
 80082ac:	f7fe ff24 	bl	80070f8 <xTaskCreate>
 80082b0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d10b      	bne.n	80082d0 <xTimerCreateTimerTask+0x4c>
        __asm volatile
 80082b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	603b      	str	r3, [r7, #0]
    }
 80082ca:	bf00      	nop
 80082cc:	bf00      	nop
 80082ce:	e7fd      	b.n	80082cc <xTimerCreateTimerTask+0x48>
        return xReturn;
 80082d0:	687b      	ldr	r3, [r7, #4]
    }
 80082d2:	4618      	mov	r0, r3
 80082d4:	3708      	adds	r7, #8
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	20000438 	.word	0x20000438
 80082e0:	2000043c 	.word	0x2000043c
 80082e4:	0800a3e0 	.word	0x0800a3e0
 80082e8:	080084e1 	.word	0x080084e1

080082ec <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af02      	add	r7, sp, #8
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	607a      	str	r2, [r7, #4]
 80082f8:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80082fa:	202c      	movs	r0, #44	@ 0x2c
 80082fc:	f000 fdc0 	bl	8008e80 <pvPortMalloc>
 8008300:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00d      	beq.n	8008324 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	9301      	str	r3, [sp, #4]
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	68b9      	ldr	r1, [r7, #8]
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	f000 f805 	bl	800832e <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8008324:	697b      	ldr	r3, [r7, #20]
        }
 8008326:	4618      	mov	r0, r3
 8008328:	3718      	adds	r7, #24
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}

0800832e <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800832e:	b580      	push	{r7, lr}
 8008330:	b086      	sub	sp, #24
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	60b9      	str	r1, [r7, #8]
 8008338:	607a      	str	r2, [r7, #4]
 800833a:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10b      	bne.n	800835a <prvInitialiseNewTimer+0x2c>
        __asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	617b      	str	r3, [r7, #20]
    }
 8008354:	bf00      	nop
 8008356:	bf00      	nop
 8008358:	e7fd      	b.n	8008356 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	2b00      	cmp	r3, #0
 800835e:	d01e      	beq.n	800839e <prvInitialiseNewTimer+0x70>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8008360:	f000 fad6 	bl	8008910 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8008364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8008370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008372:	683a      	ldr	r2, [r7, #0]
 8008374:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	6a3a      	ldr	r2, [r7, #32]
 800837a:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800837c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837e:	3304      	adds	r3, #4
 8008380:	4618      	mov	r0, r3
 8008382:	f7fe f85d 	bl	8006440 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d008      	beq.n	800839e <prvInitialiseNewTimer+0x70>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800838c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008392:	f043 0304 	orr.w	r3, r3, #4
 8008396:	b2da      	uxtb	r2, r3
 8008398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 800839e:	bf00      	nop
 80083a0:	3718      	adds	r7, #24
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b08a      	sub	sp, #40	@ 0x28
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	607a      	str	r2, [r7, #4]
 80083b4:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80083b6:	2300      	movs	r3, #0
 80083b8:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <xTimerGenericCommand+0x30>
        __asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	623b      	str	r3, [r7, #32]
    }
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80083d8:	4b19      	ldr	r3, [pc, #100]	@ (8008440 <xTimerGenericCommand+0x98>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d02a      	beq.n	8008436 <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	2b05      	cmp	r3, #5
 80083f0:	dc18      	bgt.n	8008424 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80083f2:	f7ff fbdd 	bl	8007bb0 <xTaskGetSchedulerState>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b02      	cmp	r3, #2
 80083fa:	d109      	bne.n	8008410 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80083fc:	4b10      	ldr	r3, [pc, #64]	@ (8008440 <xTimerGenericCommand+0x98>)
 80083fe:	6818      	ldr	r0, [r3, #0]
 8008400:	f107 0114 	add.w	r1, r7, #20
 8008404:	2300      	movs	r3, #0
 8008406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008408:	f7fe f99e 	bl	8006748 <xQueueGenericSend>
 800840c:	6278      	str	r0, [r7, #36]	@ 0x24
 800840e:	e012      	b.n	8008436 <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008410:	4b0b      	ldr	r3, [pc, #44]	@ (8008440 <xTimerGenericCommand+0x98>)
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	f107 0114 	add.w	r1, r7, #20
 8008418:	2300      	movs	r3, #0
 800841a:	2200      	movs	r2, #0
 800841c:	f7fe f994 	bl	8006748 <xQueueGenericSend>
 8008420:	6278      	str	r0, [r7, #36]	@ 0x24
 8008422:	e008      	b.n	8008436 <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008424:	4b06      	ldr	r3, [pc, #24]	@ (8008440 <xTimerGenericCommand+0x98>)
 8008426:	6818      	ldr	r0, [r3, #0]
 8008428:	f107 0114 	add.w	r1, r7, #20
 800842c:	2300      	movs	r3, #0
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	f7fe fa8c 	bl	800694c <xQueueGenericSendFromISR>
 8008434:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8008438:	4618      	mov	r0, r3
 800843a:	3728      	adds	r7, #40	@ 0x28
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20000438 	.word	0x20000438

08008444 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8008444:	b580      	push	{r7, lr}
 8008446:	b088      	sub	sp, #32
 8008448:	af02      	add	r7, sp, #8
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800844e:	4b23      	ldr	r3, [pc, #140]	@ (80084dc <prvProcessExpiredTimer+0x98>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	3304      	adds	r3, #4
 800845c:	4618      	mov	r0, r3
 800845e:	f7fe f859 	bl	8006514 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008468:	f003 0304 	and.w	r3, r3, #4
 800846c:	2b00      	cmp	r3, #0
 800846e:	d023      	beq.n	80084b8 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	699a      	ldr	r2, [r3, #24]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	18d1      	adds	r1, r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	6978      	ldr	r0, [r7, #20]
 800847e:	f000 f8d5 	bl	800862c <prvInsertTimerInActiveList>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d020      	beq.n	80084ca <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008488:	2300      	movs	r3, #0
 800848a:	9300      	str	r3, [sp, #0]
 800848c:	2300      	movs	r3, #0
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	2100      	movs	r1, #0
 8008492:	6978      	ldr	r0, [r7, #20]
 8008494:	f7ff ff88 	bl	80083a8 <xTimerGenericCommand>
 8008498:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d114      	bne.n	80084ca <prvProcessExpiredTimer+0x86>
        __asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	60fb      	str	r3, [r7, #12]
    }
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084be:	f023 0301 	bic.w	r3, r3, #1
 80084c2:	b2da      	uxtb	r2, r3
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	6978      	ldr	r0, [r7, #20]
 80084d0:	4798      	blx	r3
    }
 80084d2:	bf00      	nop
 80084d4:	3718      	adds	r7, #24
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20000430 	.word	0x20000430

080084e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80084e8:	f107 0308 	add.w	r3, r7, #8
 80084ec:	4618      	mov	r0, r3
 80084ee:	f000 f859 	bl	80085a4 <prvGetNextExpireTime>
 80084f2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	4619      	mov	r1, r3
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f000 f805 	bl	8008508 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80084fe:	f000 f8d7 	bl	80086b0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008502:	bf00      	nop
 8008504:	e7f0      	b.n	80084e8 <prvTimerTask+0x8>
	...

08008508 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8008512:	f7fe ff89 	bl	8007428 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008516:	f107 0308 	add.w	r3, r7, #8
 800851a:	4618      	mov	r0, r3
 800851c:	f000 f866 	bl	80085ec <prvSampleTimeNow>
 8008520:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d130      	bne.n	800858a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d10a      	bne.n	8008544 <prvProcessTimerOrBlockTask+0x3c>
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	429a      	cmp	r2, r3
 8008534:	d806      	bhi.n	8008544 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8008536:	f7fe ff85 	bl	8007444 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff ff81 	bl	8008444 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8008542:	e024      	b.n	800858e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d008      	beq.n	800855c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800854a:	4b13      	ldr	r3, [pc, #76]	@ (8008598 <prvProcessTimerOrBlockTask+0x90>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <prvProcessTimerOrBlockTask+0x50>
 8008554:	2301      	movs	r3, #1
 8008556:	e000      	b.n	800855a <prvProcessTimerOrBlockTask+0x52>
 8008558:	2300      	movs	r3, #0
 800855a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800855c:	4b0f      	ldr	r3, [pc, #60]	@ (800859c <prvProcessTimerOrBlockTask+0x94>)
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	4619      	mov	r1, r3
 800856a:	f7fe fd91 	bl	8007090 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800856e:	f7fe ff69 	bl	8007444 <xTaskResumeAll>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10a      	bne.n	800858e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8008578:	4b09      	ldr	r3, [pc, #36]	@ (80085a0 <prvProcessTimerOrBlockTask+0x98>)
 800857a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800857e:	601a      	str	r2, [r3, #0]
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	f3bf 8f6f 	isb	sy
    }
 8008588:	e001      	b.n	800858e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800858a:	f7fe ff5b 	bl	8007444 <xTaskResumeAll>
    }
 800858e:	bf00      	nop
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	20000434 	.word	0x20000434
 800859c:	20000438 	.word	0x20000438
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80085a4:	b480      	push	{r7}
 80085a6:	b085      	sub	sp, #20
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085ac:	4b0e      	ldr	r3, [pc, #56]	@ (80085e8 <prvGetNextExpireTime+0x44>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <prvGetNextExpireTime+0x16>
 80085b6:	2201      	movs	r2, #1
 80085b8:	e000      	b.n	80085bc <prvGetNextExpireTime+0x18>
 80085ba:	2200      	movs	r2, #0
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d105      	bne.n	80085d4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085c8:	4b07      	ldr	r3, [pc, #28]	@ (80085e8 <prvGetNextExpireTime+0x44>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	60fb      	str	r3, [r7, #12]
 80085d2:	e001      	b.n	80085d8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80085d8:	68fb      	ldr	r3, [r7, #12]
    }
 80085da:	4618      	mov	r0, r3
 80085dc:	3714      	adds	r7, #20
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	20000430 	.word	0x20000430

080085ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80085f4:	f7fe ffc4 	bl	8007580 <xTaskGetTickCount>
 80085f8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80085fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <prvSampleTimeNow+0x3c>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	429a      	cmp	r2, r3
 8008602:	d205      	bcs.n	8008610 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008604:	f000 f91e 	bl	8008844 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	e002      	b.n	8008616 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8008616:	4a04      	ldr	r2, [pc, #16]	@ (8008628 <prvSampleTimeNow+0x3c>)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800861c:	68fb      	ldr	r3, [r7, #12]
    }
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	20000440 	.word	0x20000440

0800862c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
 8008638:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800863a:	2300      	movs	r3, #0
 800863c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	68ba      	ldr	r2, [r7, #8]
 8008642:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	429a      	cmp	r2, r3
 8008650:	d812      	bhi.n	8008678 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	1ad2      	subs	r2, r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	699b      	ldr	r3, [r3, #24]
 800865c:	429a      	cmp	r2, r3
 800865e:	d302      	bcc.n	8008666 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8008660:	2301      	movs	r3, #1
 8008662:	617b      	str	r3, [r7, #20]
 8008664:	e01b      	b.n	800869e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008666:	4b10      	ldr	r3, [pc, #64]	@ (80086a8 <prvInsertTimerInActiveList+0x7c>)
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3304      	adds	r3, #4
 800866e:	4619      	mov	r1, r3
 8008670:	4610      	mov	r0, r2
 8008672:	f7fd ff16 	bl	80064a2 <vListInsert>
 8008676:	e012      	b.n	800869e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	429a      	cmp	r2, r3
 800867e:	d206      	bcs.n	800868e <prvInsertTimerInActiveList+0x62>
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	429a      	cmp	r2, r3
 8008686:	d302      	bcc.n	800868e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8008688:	2301      	movs	r3, #1
 800868a:	617b      	str	r3, [r7, #20]
 800868c:	e007      	b.n	800869e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800868e:	4b07      	ldr	r3, [pc, #28]	@ (80086ac <prvInsertTimerInActiveList+0x80>)
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	3304      	adds	r3, #4
 8008696:	4619      	mov	r1, r3
 8008698:	4610      	mov	r0, r2
 800869a:	f7fd ff02 	bl	80064a2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800869e:	697b      	ldr	r3, [r7, #20]
    }
 80086a0:	4618      	mov	r0, r3
 80086a2:	3718      	adds	r7, #24
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	20000434 	.word	0x20000434
 80086ac:	20000430 	.word	0x20000430

080086b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b08c      	sub	sp, #48	@ 0x30
 80086b4:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086b6:	e0b2      	b.n	800881e <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f2c0 80af 	blt.w	800881e <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80086c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c6:	695b      	ldr	r3, [r3, #20]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d004      	beq.n	80086d6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ce:	3304      	adds	r3, #4
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7fd ff1f 	bl	8006514 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086d6:	1d3b      	adds	r3, r7, #4
 80086d8:	4618      	mov	r0, r3
 80086da:	f7ff ff87 	bl	80085ec <prvSampleTimeNow>
 80086de:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	2b09      	cmp	r3, #9
 80086e4:	f200 8098 	bhi.w	8008818 <prvProcessReceivedCommands+0x168>
 80086e8:	a201      	add	r2, pc, #4	@ (adr r2, 80086f0 <prvProcessReceivedCommands+0x40>)
 80086ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ee:	bf00      	nop
 80086f0:	08008719 	.word	0x08008719
 80086f4:	08008719 	.word	0x08008719
 80086f8:	08008719 	.word	0x08008719
 80086fc:	0800878f 	.word	0x0800878f
 8008700:	080087a3 	.word	0x080087a3
 8008704:	080087ef 	.word	0x080087ef
 8008708:	08008719 	.word	0x08008719
 800870c:	08008719 	.word	0x08008719
 8008710:	0800878f 	.word	0x0800878f
 8008714:	080087a3 	.word	0x080087a3
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800871e:	f043 0301 	orr.w	r3, r3, #1
 8008722:	b2da      	uxtb	r2, r3
 8008724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008726:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800872a:	68fa      	ldr	r2, [r7, #12]
 800872c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	18d1      	adds	r1, r2, r3
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a3a      	ldr	r2, [r7, #32]
 8008736:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008738:	f7ff ff78 	bl	800862c <prvInsertTimerInActiveList>
 800873c:	4603      	mov	r3, r0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d06c      	beq.n	800881c <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008744:	6a1b      	ldr	r3, [r3, #32]
 8008746:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008748:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800874a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008750:	f003 0304 	and.w	r3, r3, #4
 8008754:	2b00      	cmp	r3, #0
 8008756:	d061      	beq.n	800881c <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	441a      	add	r2, r3
 8008760:	2300      	movs	r3, #0
 8008762:	9300      	str	r3, [sp, #0]
 8008764:	2300      	movs	r3, #0
 8008766:	2100      	movs	r1, #0
 8008768:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800876a:	f7ff fe1d 	bl	80083a8 <xTimerGenericCommand>
 800876e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d152      	bne.n	800881c <prvProcessReceivedCommands+0x16c>
        __asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	61bb      	str	r3, [r7, #24]
    }
 8008788:	bf00      	nop
 800878a:	bf00      	nop
 800878c:	e7fd      	b.n	800878a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008794:	f023 0301 	bic.w	r3, r3, #1
 8008798:	b2da      	uxtb	r2, r3
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80087a0:	e03d      	b.n	800881e <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087a8:	f043 0301 	orr.w	r3, r3, #1
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b8:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087bc:	699b      	ldr	r3, [r3, #24]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10b      	bne.n	80087da <prvProcessReceivedCommands+0x12a>
        __asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	617b      	str	r3, [r7, #20]
    }
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop
 80087d8:	e7fd      	b.n	80087d6 <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80087da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087dc:	699a      	ldr	r2, [r3, #24]
 80087de:	6a3b      	ldr	r3, [r7, #32]
 80087e0:	18d1      	adds	r1, r2, r3
 80087e2:	6a3b      	ldr	r3, [r7, #32]
 80087e4:	6a3a      	ldr	r2, [r7, #32]
 80087e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087e8:	f7ff ff20 	bl	800862c <prvInsertTimerInActiveList>
                        break;
 80087ec:	e017      	b.n	800881e <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087f4:	f003 0302 	and.w	r3, r3, #2
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d103      	bne.n	8008804 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 80087fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087fe:	f000 fc21 	bl	8009044 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8008802:	e00c      	b.n	800881e <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800880a:	f023 0301 	bic.w	r3, r3, #1
 800880e:	b2da      	uxtb	r2, r3
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008816:	e002      	b.n	800881e <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008818:	bf00      	nop
 800881a:	e000      	b.n	800881e <prvProcessReceivedCommands+0x16e>
                        break;
 800881c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800881e:	4b08      	ldr	r3, [pc, #32]	@ (8008840 <prvProcessReceivedCommands+0x190>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f107 0108 	add.w	r1, r7, #8
 8008826:	2200      	movs	r2, #0
 8008828:	4618      	mov	r0, r3
 800882a:	f7fe f93d 	bl	8006aa8 <xQueueReceive>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	f47f af41 	bne.w	80086b8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8008836:	bf00      	nop
 8008838:	bf00      	nop
 800883a:	3728      	adds	r7, #40	@ 0x28
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	20000438 	.word	0x20000438

08008844 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8008844:	b580      	push	{r7, lr}
 8008846:	b088      	sub	sp, #32
 8008848:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800884a:	e049      	b.n	80088e0 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800884c:	4b2e      	ldr	r3, [pc, #184]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008856:	4b2c      	ldr	r3, [pc, #176]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	3304      	adds	r3, #4
 8008864:	4618      	mov	r0, r3
 8008866:	f7fd fe55 	bl	8006514 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008878:	f003 0304 	and.w	r3, r3, #4
 800887c:	2b00      	cmp	r3, #0
 800887e:	d02f      	beq.n	80088e0 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	4413      	add	r3, r2
 8008888:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800888a:	68ba      	ldr	r2, [r7, #8]
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	429a      	cmp	r2, r3
 8008890:	d90e      	bls.n	80088b0 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800889e:	4b1a      	ldr	r3, [pc, #104]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	3304      	adds	r3, #4
 80088a6:	4619      	mov	r1, r3
 80088a8:	4610      	mov	r0, r2
 80088aa:	f7fd fdfa 	bl	80064a2 <vListInsert>
 80088ae:	e017      	b.n	80088e0 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088b0:	2300      	movs	r3, #0
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	2300      	movs	r3, #0
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	2100      	movs	r1, #0
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7ff fd74 	bl	80083a8 <xTimerGenericCommand>
 80088c0:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10b      	bne.n	80088e0 <prvSwitchTimerLists+0x9c>
        __asm volatile
 80088c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	603b      	str	r3, [r7, #0]
    }
 80088da:	bf00      	nop
 80088dc:	bf00      	nop
 80088de:	e7fd      	b.n	80088dc <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088e0:	4b09      	ldr	r3, [pc, #36]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1b0      	bne.n	800884c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80088ea:	4b07      	ldr	r3, [pc, #28]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80088f0:	4b06      	ldr	r3, [pc, #24]	@ (800890c <prvSwitchTimerLists+0xc8>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a04      	ldr	r2, [pc, #16]	@ (8008908 <prvSwitchTimerLists+0xc4>)
 80088f6:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80088f8:	4a04      	ldr	r2, [pc, #16]	@ (800890c <prvSwitchTimerLists+0xc8>)
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	6013      	str	r3, [r2, #0]
    }
 80088fe:	bf00      	nop
 8008900:	3718      	adds	r7, #24
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	20000430 	.word	0x20000430
 800890c:	20000434 	.word	0x20000434

08008910 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8008910:	b580      	push	{r7, lr}
 8008912:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8008914:	f000 f98a 	bl	8008c2c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8008918:	4b12      	ldr	r3, [pc, #72]	@ (8008964 <prvCheckForValidListAndQueue+0x54>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d11d      	bne.n	800895c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8008920:	4811      	ldr	r0, [pc, #68]	@ (8008968 <prvCheckForValidListAndQueue+0x58>)
 8008922:	f7fd fd6d 	bl	8006400 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8008926:	4811      	ldr	r0, [pc, #68]	@ (800896c <prvCheckForValidListAndQueue+0x5c>)
 8008928:	f7fd fd6a 	bl	8006400 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800892c:	4b10      	ldr	r3, [pc, #64]	@ (8008970 <prvCheckForValidListAndQueue+0x60>)
 800892e:	4a0e      	ldr	r2, [pc, #56]	@ (8008968 <prvCheckForValidListAndQueue+0x58>)
 8008930:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008932:	4b10      	ldr	r3, [pc, #64]	@ (8008974 <prvCheckForValidListAndQueue+0x64>)
 8008934:	4a0d      	ldr	r2, [pc, #52]	@ (800896c <prvCheckForValidListAndQueue+0x5c>)
 8008936:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8008938:	2200      	movs	r2, #0
 800893a:	210c      	movs	r1, #12
 800893c:	200a      	movs	r0, #10
 800893e:	f7fd fe7d 	bl	800663c <xQueueGenericCreate>
 8008942:	4603      	mov	r3, r0
 8008944:	4a07      	ldr	r2, [pc, #28]	@ (8008964 <prvCheckForValidListAndQueue+0x54>)
 8008946:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8008948:	4b06      	ldr	r3, [pc, #24]	@ (8008964 <prvCheckForValidListAndQueue+0x54>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d005      	beq.n	800895c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008950:	4b04      	ldr	r3, [pc, #16]	@ (8008964 <prvCheckForValidListAndQueue+0x54>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4908      	ldr	r1, [pc, #32]	@ (8008978 <prvCheckForValidListAndQueue+0x68>)
 8008956:	4618      	mov	r0, r3
 8008958:	f7fe fb70 	bl	800703c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800895c:	f000 f998 	bl	8008c90 <vPortExitCritical>
    }
 8008960:	bf00      	nop
 8008962:	bd80      	pop	{r7, pc}
 8008964:	20000438 	.word	0x20000438
 8008968:	20000408 	.word	0x20000408
 800896c:	2000041c 	.word	0x2000041c
 8008970:	20000430 	.word	0x20000430
 8008974:	20000434 	.word	0x20000434
 8008978:	0800a3e8 	.word	0x0800a3e8

0800897c <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 800897c:	b580      	push	{r7, lr}
 800897e:	b086      	sub	sp, #24
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10b      	bne.n	80089a6 <pvTimerGetTimerID+0x2a>
        __asm volatile
 800898e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008992:	f383 8811 	msr	BASEPRI, r3
 8008996:	f3bf 8f6f 	isb	sy
 800899a:	f3bf 8f4f 	dsb	sy
 800899e:	60fb      	str	r3, [r7, #12]
    }
 80089a0:	bf00      	nop
 80089a2:	bf00      	nop
 80089a4:	e7fd      	b.n	80089a2 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 80089a6:	f000 f941 	bl	8008c2c <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	69db      	ldr	r3, [r3, #28]
 80089ae:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 80089b0:	f000 f96e 	bl	8008c90 <vPortExitCritical>

        return pvReturn;
 80089b4:	693b      	ldr	r3, [r7, #16]
    }
 80089b6:	4618      	mov	r0, r3
 80089b8:	3718      	adds	r7, #24
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
	...

080089c0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3b04      	subs	r3, #4
 80089d0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80089d8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	3b04      	subs	r3, #4
 80089de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	f023 0201 	bic.w	r2, r3, #1
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	3b04      	subs	r3, #4
 80089ee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80089f0:	4a0c      	ldr	r2, [pc, #48]	@ (8008a24 <pxPortInitialiseStack+0x64>)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3b14      	subs	r3, #20
 80089fa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	3b04      	subs	r3, #4
 8008a06:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f06f 0202 	mvn.w	r2, #2
 8008a0e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	3b20      	subs	r3, #32
 8008a14:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8008a16:	68fb      	ldr	r3, [r7, #12]
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	08008a29 	.word	0x08008a29

08008a28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8008a32:	4b13      	ldr	r3, [pc, #76]	@ (8008a80 <prvTaskExitError+0x58>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a3a:	d00b      	beq.n	8008a54 <prvTaskExitError+0x2c>
        __asm volatile
 8008a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a40:	f383 8811 	msr	BASEPRI, r3
 8008a44:	f3bf 8f6f 	isb	sy
 8008a48:	f3bf 8f4f 	dsb	sy
 8008a4c:	60fb      	str	r3, [r7, #12]
    }
 8008a4e:	bf00      	nop
 8008a50:	bf00      	nop
 8008a52:	e7fd      	b.n	8008a50 <prvTaskExitError+0x28>
        __asm volatile
 8008a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a58:	f383 8811 	msr	BASEPRI, r3
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f3bf 8f4f 	dsb	sy
 8008a64:	60bb      	str	r3, [r7, #8]
    }
 8008a66:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8008a68:	bf00      	nop
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d0fc      	beq.n	8008a6a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008a70:	bf00      	nop
 8008a72:	bf00      	nop
 8008a74:	3714      	adds	r7, #20
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	20000078 	.word	0x20000078
	...

08008a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008a90:	4b07      	ldr	r3, [pc, #28]	@ (8008ab0 <pxCurrentTCBConst2>)
 8008a92:	6819      	ldr	r1, [r3, #0]
 8008a94:	6808      	ldr	r0, [r1, #0]
 8008a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9a:	f380 8809 	msr	PSP, r0
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f04f 0000 	mov.w	r0, #0
 8008aa6:	f380 8811 	msr	BASEPRI, r0
 8008aaa:	4770      	bx	lr
 8008aac:	f3af 8000 	nop.w

08008ab0 <pxCurrentTCBConst2>:
 8008ab0:	20000304 	.word	0x20000304
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop

08008ab8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008ab8:	4808      	ldr	r0, [pc, #32]	@ (8008adc <prvPortStartFirstTask+0x24>)
 8008aba:	6800      	ldr	r0, [r0, #0]
 8008abc:	6800      	ldr	r0, [r0, #0]
 8008abe:	f380 8808 	msr	MSP, r0
 8008ac2:	f04f 0000 	mov.w	r0, #0
 8008ac6:	f380 8814 	msr	CONTROL, r0
 8008aca:	b662      	cpsie	i
 8008acc:	b661      	cpsie	f
 8008ace:	f3bf 8f4f 	dsb	sy
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	df00      	svc	0
 8008ad8:	bf00      	nop
 8008ada:	0000      	.short	0x0000
 8008adc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8008ae0:	bf00      	nop
 8008ae2:	bf00      	nop

08008ae4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b086      	sub	sp, #24
 8008ae8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008aea:	4b47      	ldr	r3, [pc, #284]	@ (8008c08 <xPortStartScheduler+0x124>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a47      	ldr	r2, [pc, #284]	@ (8008c0c <xPortStartScheduler+0x128>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d10b      	bne.n	8008b0c <xPortStartScheduler+0x28>
        __asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	613b      	str	r3, [r7, #16]
    }
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
 8008b0a:	e7fd      	b.n	8008b08 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b0c:	4b3e      	ldr	r3, [pc, #248]	@ (8008c08 <xPortStartScheduler+0x124>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a3f      	ldr	r2, [pc, #252]	@ (8008c10 <xPortStartScheduler+0x12c>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d10b      	bne.n	8008b2e <xPortStartScheduler+0x4a>
        __asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60fb      	str	r3, [r7, #12]
    }
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	e7fd      	b.n	8008b2a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b2e:	4b39      	ldr	r3, [pc, #228]	@ (8008c14 <xPortStartScheduler+0x130>)
 8008b30:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	22ff      	movs	r2, #255	@ 0xff
 8008b3e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b48:	78fb      	ldrb	r3, [r7, #3]
 8008b4a:	b2db      	uxtb	r3, r3
 8008b4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008b50:	b2da      	uxtb	r2, r3
 8008b52:	4b31      	ldr	r3, [pc, #196]	@ (8008c18 <xPortStartScheduler+0x134>)
 8008b54:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b56:	4b31      	ldr	r3, [pc, #196]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008b58:	2207      	movs	r2, #7
 8008b5a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b5c:	e009      	b.n	8008b72 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8008b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3b01      	subs	r3, #1
 8008b64:	4a2d      	ldr	r2, [pc, #180]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008b66:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b68:	78fb      	ldrb	r3, [r7, #3]
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	005b      	lsls	r3, r3, #1
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b72:	78fb      	ldrb	r3, [r7, #3]
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b7a:	2b80      	cmp	r3, #128	@ 0x80
 8008b7c:	d0ef      	beq.n	8008b5e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b7e:	4b27      	ldr	r3, [pc, #156]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f1c3 0307 	rsb	r3, r3, #7
 8008b86:	2b04      	cmp	r3, #4
 8008b88:	d00b      	beq.n	8008ba2 <xPortStartScheduler+0xbe>
        __asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	60bb      	str	r3, [r7, #8]
    }
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	e7fd      	b.n	8008b9e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	021b      	lsls	r3, r3, #8
 8008ba8:	4a1c      	ldr	r2, [pc, #112]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008baa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008bac:	4b1b      	ldr	r3, [pc, #108]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008bb4:	4a19      	ldr	r2, [pc, #100]	@ (8008c1c <xPortStartScheduler+0x138>)
 8008bb6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	b2da      	uxtb	r2, r3
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8008bc0:	4b17      	ldr	r3, [pc, #92]	@ (8008c20 <xPortStartScheduler+0x13c>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a16      	ldr	r2, [pc, #88]	@ (8008c20 <xPortStartScheduler+0x13c>)
 8008bc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008bca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008bcc:	4b14      	ldr	r3, [pc, #80]	@ (8008c20 <xPortStartScheduler+0x13c>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a13      	ldr	r2, [pc, #76]	@ (8008c20 <xPortStartScheduler+0x13c>)
 8008bd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008bd6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008bd8:	f000 f8e0 	bl	8008d9c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008bdc:	4b11      	ldr	r3, [pc, #68]	@ (8008c24 <xPortStartScheduler+0x140>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8008be2:	f000 f8ff 	bl	8008de4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008be6:	4b10      	ldr	r3, [pc, #64]	@ (8008c28 <xPortStartScheduler+0x144>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a0f      	ldr	r2, [pc, #60]	@ (8008c28 <xPortStartScheduler+0x144>)
 8008bec:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008bf0:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8008bf2:	f7ff ff61 	bl	8008ab8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008bf6:	f7fe fd8d 	bl	8007714 <vTaskSwitchContext>
    prvTaskExitError();
 8008bfa:	f7ff ff15 	bl	8008a28 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3718      	adds	r7, #24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	e000ed00 	.word	0xe000ed00
 8008c0c:	410fc271 	.word	0x410fc271
 8008c10:	410fc270 	.word	0x410fc270
 8008c14:	e000e400 	.word	0xe000e400
 8008c18:	20000444 	.word	0x20000444
 8008c1c:	20000448 	.word	0x20000448
 8008c20:	e000ed20 	.word	0xe000ed20
 8008c24:	20000078 	.word	0x20000078
 8008c28:	e000ef34 	.word	0xe000ef34

08008c2c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
        __asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	607b      	str	r3, [r7, #4]
    }
 8008c44:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008c46:	4b10      	ldr	r3, [pc, #64]	@ (8008c88 <vPortEnterCritical+0x5c>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8008c88 <vPortEnterCritical+0x5c>)
 8008c4e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8008c50:	4b0d      	ldr	r3, [pc, #52]	@ (8008c88 <vPortEnterCritical+0x5c>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d110      	bne.n	8008c7a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c58:	4b0c      	ldr	r3, [pc, #48]	@ (8008c8c <vPortEnterCritical+0x60>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d00b      	beq.n	8008c7a <vPortEnterCritical+0x4e>
        __asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c66:	f383 8811 	msr	BASEPRI, r3
 8008c6a:	f3bf 8f6f 	isb	sy
 8008c6e:	f3bf 8f4f 	dsb	sy
 8008c72:	603b      	str	r3, [r7, #0]
    }
 8008c74:	bf00      	nop
 8008c76:	bf00      	nop
 8008c78:	e7fd      	b.n	8008c76 <vPortEnterCritical+0x4a>
    }
}
 8008c7a:	bf00      	nop
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	20000078 	.word	0x20000078
 8008c8c:	e000ed04 	.word	0xe000ed04

08008c90 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008c96:	4b12      	ldr	r3, [pc, #72]	@ (8008ce0 <vPortExitCritical+0x50>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d10b      	bne.n	8008cb6 <vPortExitCritical+0x26>
        __asm volatile
 8008c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	607b      	str	r3, [r7, #4]
    }
 8008cb0:	bf00      	nop
 8008cb2:	bf00      	nop
 8008cb4:	e7fd      	b.n	8008cb2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce0 <vPortExitCritical+0x50>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	4a08      	ldr	r2, [pc, #32]	@ (8008ce0 <vPortExitCritical+0x50>)
 8008cbe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008cc0:	4b07      	ldr	r3, [pc, #28]	@ (8008ce0 <vPortExitCritical+0x50>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d105      	bne.n	8008cd4 <vPortExitCritical+0x44>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	f383 8811 	msr	BASEPRI, r3
    }
 8008cd2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr
 8008ce0:	20000078 	.word	0x20000078
	...

08008cf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008cf0:	f3ef 8009 	mrs	r0, PSP
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	4b15      	ldr	r3, [pc, #84]	@ (8008d50 <pxCurrentTCBConst>)
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	f01e 0f10 	tst.w	lr, #16
 8008d00:	bf08      	it	eq
 8008d02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	6010      	str	r0, [r2, #0]
 8008d0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008d14:	f380 8811 	msr	BASEPRI, r0
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	f7fe fcf8 	bl	8007714 <vTaskSwitchContext>
 8008d24:	f04f 0000 	mov.w	r0, #0
 8008d28:	f380 8811 	msr	BASEPRI, r0
 8008d2c:	bc09      	pop	{r0, r3}
 8008d2e:	6819      	ldr	r1, [r3, #0]
 8008d30:	6808      	ldr	r0, [r1, #0]
 8008d32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d36:	f01e 0f10 	tst.w	lr, #16
 8008d3a:	bf08      	it	eq
 8008d3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d40:	f380 8809 	msr	PSP, r0
 8008d44:	f3bf 8f6f 	isb	sy
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	f3af 8000 	nop.w

08008d50 <pxCurrentTCBConst>:
 8008d50:	20000304 	.word	0x20000304
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008d54:	bf00      	nop
 8008d56:	bf00      	nop

08008d58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
        __asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	607b      	str	r3, [r7, #4]
    }
 8008d70:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008d72:	f7fe fc15 	bl	80075a0 <xTaskIncrementTick>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d003      	beq.n	8008d84 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d7c:	4b06      	ldr	r3, [pc, #24]	@ (8008d98 <SysTick_Handler+0x40>)
 8008d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d82:	601a      	str	r2, [r3, #0]
 8008d84:	2300      	movs	r3, #0
 8008d86:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	f383 8811 	msr	BASEPRI, r3
    }
 8008d8e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8008d90:	bf00      	nop
 8008d92:	3708      	adds	r7, #8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	e000ed04 	.word	0xe000ed04

08008d9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008da0:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd0 <vPortSetupTimerInterrupt+0x34>)
 8008da2:	2200      	movs	r2, #0
 8008da4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008da6:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd4 <vPortSetupTimerInterrupt+0x38>)
 8008da8:	2200      	movs	r2, #0
 8008daa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dac:	4b0a      	ldr	r3, [pc, #40]	@ (8008dd8 <vPortSetupTimerInterrupt+0x3c>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a0a      	ldr	r2, [pc, #40]	@ (8008ddc <vPortSetupTimerInterrupt+0x40>)
 8008db2:	fba2 2303 	umull	r2, r3, r2, r3
 8008db6:	099b      	lsrs	r3, r3, #6
 8008db8:	4a09      	ldr	r2, [pc, #36]	@ (8008de0 <vPortSetupTimerInterrupt+0x44>)
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008dbe:	4b04      	ldr	r3, [pc, #16]	@ (8008dd0 <vPortSetupTimerInterrupt+0x34>)
 8008dc0:	2207      	movs	r2, #7
 8008dc2:	601a      	str	r2, [r3, #0]
}
 8008dc4:	bf00      	nop
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop
 8008dd0:	e000e010 	.word	0xe000e010
 8008dd4:	e000e018 	.word	0xe000e018
 8008dd8:	20000068 	.word	0x20000068
 8008ddc:	10624dd3 	.word	0x10624dd3
 8008de0:	e000e014 	.word	0xe000e014

08008de4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008de4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008df4 <vPortEnableVFP+0x10>
 8008de8:	6801      	ldr	r1, [r0, #0]
 8008dea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008dee:	6001      	str	r1, [r0, #0]
 8008df0:	4770      	bx	lr
 8008df2:	0000      	.short	0x0000
 8008df4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008df8:	bf00      	nop
 8008dfa:	bf00      	nop

08008dfc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008e02:	f3ef 8305 	mrs	r3, IPSR
 8008e06:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2b0f      	cmp	r3, #15
 8008e0c:	d915      	bls.n	8008e3a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e0e:	4a18      	ldr	r2, [pc, #96]	@ (8008e70 <vPortValidateInterruptPriority+0x74>)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4413      	add	r3, r2
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e18:	4b16      	ldr	r3, [pc, #88]	@ (8008e74 <vPortValidateInterruptPriority+0x78>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	7afa      	ldrb	r2, [r7, #11]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d20b      	bcs.n	8008e3a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8008e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	607b      	str	r3, [r7, #4]
    }
 8008e34:	bf00      	nop
 8008e36:	bf00      	nop
 8008e38:	e7fd      	b.n	8008e36 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e78 <vPortValidateInterruptPriority+0x7c>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008e42:	4b0e      	ldr	r3, [pc, #56]	@ (8008e7c <vPortValidateInterruptPriority+0x80>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d90b      	bls.n	8008e62 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	603b      	str	r3, [r7, #0]
    }
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <vPortValidateInterruptPriority+0x62>
    }
 8008e62:	bf00      	nop
 8008e64:	3714      	adds	r7, #20
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	e000e3f0 	.word	0xe000e3f0
 8008e74:	20000444 	.word	0x20000444
 8008e78:	e000ed0c 	.word	0xe000ed0c
 8008e7c:	20000448 	.word	0x20000448

08008e80 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b08a      	sub	sp, #40	@ 0x28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8008e8c:	f7fe facc 	bl	8007428 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8008e90:	4b66      	ldr	r3, [pc, #408]	@ (800902c <pvPortMalloc+0x1ac>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d101      	bne.n	8008e9c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8008e98:	f000 f938 	bl	800910c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e9c:	4b64      	ldr	r3, [pc, #400]	@ (8009030 <pvPortMalloc+0x1b0>)
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4013      	ands	r3, r2
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f040 80a9 	bne.w	8008ffc <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d02e      	beq.n	8008f0e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8008eb0:	2208      	movs	r2, #8
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d228      	bcs.n	8008f0e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8008ebc:	2208      	movs	r2, #8
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f003 0307 	and.w	r3, r3, #7
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d022      	beq.n	8008f14 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f023 0307 	bic.w	r3, r3, #7
 8008ed4:	3308      	adds	r3, #8
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d215      	bcs.n	8008f08 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f023 0307 	bic.w	r3, r3, #7
 8008ee2:	3308      	adds	r3, #8
 8008ee4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d011      	beq.n	8008f14 <pvPortMalloc+0x94>
        __asm volatile
 8008ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef4:	f383 8811 	msr	BASEPRI, r3
 8008ef8:	f3bf 8f6f 	isb	sy
 8008efc:	f3bf 8f4f 	dsb	sy
 8008f00:	617b      	str	r3, [r7, #20]
    }
 8008f02:	bf00      	nop
 8008f04:	bf00      	nop
 8008f06:	e7fd      	b.n	8008f04 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f0c:	e002      	b.n	8008f14 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	607b      	str	r3, [r7, #4]
 8008f12:	e000      	b.n	8008f16 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f14:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d06f      	beq.n	8008ffc <pvPortMalloc+0x17c>
 8008f1c:	4b45      	ldr	r3, [pc, #276]	@ (8009034 <pvPortMalloc+0x1b4>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d86a      	bhi.n	8008ffc <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008f26:	4b44      	ldr	r3, [pc, #272]	@ (8009038 <pvPortMalloc+0x1b8>)
 8008f28:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8008f2a:	4b43      	ldr	r3, [pc, #268]	@ (8009038 <pvPortMalloc+0x1b8>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f30:	e004      	b.n	8008f3c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8008f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d903      	bls.n	8008f4e <pvPortMalloc+0xce>
 8008f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1f1      	bne.n	8008f32 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008f4e:	4b37      	ldr	r3, [pc, #220]	@ (800902c <pvPortMalloc+0x1ac>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d051      	beq.n	8008ffc <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f58:	6a3b      	ldr	r3, [r7, #32]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2208      	movs	r2, #8
 8008f5e:	4413      	add	r3, r2
 8008f60:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	1ad2      	subs	r2, r2, r3
 8008f72:	2308      	movs	r3, #8
 8008f74:	005b      	lsls	r3, r3, #1
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d920      	bls.n	8008fbc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4413      	add	r3, r2
 8008f80:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	f003 0307 	and.w	r3, r3, #7
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00b      	beq.n	8008fa4 <pvPortMalloc+0x124>
        __asm volatile
 8008f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	613b      	str	r3, [r7, #16]
    }
 8008f9e:	bf00      	nop
 8008fa0:	bf00      	nop
 8008fa2:	e7fd      	b.n	8008fa0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	1ad2      	subs	r2, r2, r3
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fb6:	69b8      	ldr	r0, [r7, #24]
 8008fb8:	f000 f90a 	bl	80091d0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8009034 <pvPortMalloc+0x1b4>)
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	4a1b      	ldr	r2, [pc, #108]	@ (8009034 <pvPortMalloc+0x1b4>)
 8008fc8:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008fca:	4b1a      	ldr	r3, [pc, #104]	@ (8009034 <pvPortMalloc+0x1b4>)
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	4b1b      	ldr	r3, [pc, #108]	@ (800903c <pvPortMalloc+0x1bc>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d203      	bcs.n	8008fde <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fd6:	4b17      	ldr	r3, [pc, #92]	@ (8009034 <pvPortMalloc+0x1b4>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a18      	ldr	r2, [pc, #96]	@ (800903c <pvPortMalloc+0x1bc>)
 8008fdc:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe0:	685a      	ldr	r2, [r3, #4]
 8008fe2:	4b13      	ldr	r3, [pc, #76]	@ (8009030 <pvPortMalloc+0x1b0>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	431a      	orrs	r2, r3
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fea:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fee:	2200      	movs	r2, #0
 8008ff0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008ff2:	4b13      	ldr	r3, [pc, #76]	@ (8009040 <pvPortMalloc+0x1c0>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	4a11      	ldr	r2, [pc, #68]	@ (8009040 <pvPortMalloc+0x1c0>)
 8008ffa:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008ffc:	f7fe fa22 	bl	8007444 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	f003 0307 	and.w	r3, r3, #7
 8009006:	2b00      	cmp	r3, #0
 8009008:	d00b      	beq.n	8009022 <pvPortMalloc+0x1a2>
        __asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	60fb      	str	r3, [r7, #12]
    }
 800901c:	bf00      	nop
 800901e:	bf00      	nop
 8009020:	e7fd      	b.n	800901e <pvPortMalloc+0x19e>
    return pvReturn;
 8009022:	69fb      	ldr	r3, [r7, #28]
}
 8009024:	4618      	mov	r0, r3
 8009026:	3728      	adds	r7, #40	@ 0x28
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	20019454 	.word	0x20019454
 8009030:	20019468 	.word	0x20019468
 8009034:	20019458 	.word	0x20019458
 8009038:	2001944c 	.word	0x2001944c
 800903c:	2001945c 	.word	0x2001945c
 8009040:	20019460 	.word	0x20019460

08009044 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b086      	sub	sp, #24
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d04f      	beq.n	80090f6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8009056:	2308      	movs	r3, #8
 8009058:	425b      	negs	r3, r3
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	4413      	add	r3, r2
 800905e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	4b25      	ldr	r3, [pc, #148]	@ (8009100 <vPortFree+0xbc>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4013      	ands	r3, r2
 800906e:	2b00      	cmp	r3, #0
 8009070:	d10b      	bne.n	800908a <vPortFree+0x46>
        __asm volatile
 8009072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009076:	f383 8811 	msr	BASEPRI, r3
 800907a:	f3bf 8f6f 	isb	sy
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	60fb      	str	r3, [r7, #12]
    }
 8009084:	bf00      	nop
 8009086:	bf00      	nop
 8009088:	e7fd      	b.n	8009086 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00b      	beq.n	80090aa <vPortFree+0x66>
        __asm volatile
 8009092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	60bb      	str	r3, [r7, #8]
    }
 80090a4:	bf00      	nop
 80090a6:	bf00      	nop
 80090a8:	e7fd      	b.n	80090a6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	4b14      	ldr	r3, [pc, #80]	@ (8009100 <vPortFree+0xbc>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4013      	ands	r3, r2
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d01e      	beq.n	80090f6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d11a      	bne.n	80090f6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	685a      	ldr	r2, [r3, #4]
 80090c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009100 <vPortFree+0xbc>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	43db      	mvns	r3, r3
 80090ca:	401a      	ands	r2, r3
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80090d0:	f7fe f9aa 	bl	8007428 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	685a      	ldr	r2, [r3, #4]
 80090d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009104 <vPortFree+0xc0>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4413      	add	r3, r2
 80090de:	4a09      	ldr	r2, [pc, #36]	@ (8009104 <vPortFree+0xc0>)
 80090e0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090e2:	6938      	ldr	r0, [r7, #16]
 80090e4:	f000 f874 	bl	80091d0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80090e8:	4b07      	ldr	r3, [pc, #28]	@ (8009108 <vPortFree+0xc4>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3301      	adds	r3, #1
 80090ee:	4a06      	ldr	r2, [pc, #24]	@ (8009108 <vPortFree+0xc4>)
 80090f0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80090f2:	f7fe f9a7 	bl	8007444 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80090f6:	bf00      	nop
 80090f8:	3718      	adds	r7, #24
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	20019468 	.word	0x20019468
 8009104:	20019458 	.word	0x20019458
 8009108:	20019464 	.word	0x20019464

0800910c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800910c:	b480      	push	{r7}
 800910e:	b085      	sub	sp, #20
 8009110:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009112:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8009116:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8009118:	4b27      	ldr	r3, [pc, #156]	@ (80091b8 <prvHeapInit+0xac>)
 800911a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f003 0307 	and.w	r3, r3, #7
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00c      	beq.n	8009140 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	3307      	adds	r3, #7
 800912a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f023 0307 	bic.w	r3, r3, #7
 8009132:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009134:	68ba      	ldr	r2, [r7, #8]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	4a1f      	ldr	r2, [pc, #124]	@ (80091b8 <prvHeapInit+0xac>)
 800913c:	4413      	add	r3, r2
 800913e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009144:	4a1d      	ldr	r2, [pc, #116]	@ (80091bc <prvHeapInit+0xb0>)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800914a:	4b1c      	ldr	r3, [pc, #112]	@ (80091bc <prvHeapInit+0xb0>)
 800914c:	2200      	movs	r2, #0
 800914e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	68ba      	ldr	r2, [r7, #8]
 8009154:	4413      	add	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8009158:	2208      	movs	r2, #8
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	1a9b      	subs	r3, r3, r2
 800915e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f023 0307 	bic.w	r3, r3, #7
 8009166:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	4a15      	ldr	r2, [pc, #84]	@ (80091c0 <prvHeapInit+0xb4>)
 800916c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800916e:	4b14      	ldr	r3, [pc, #80]	@ (80091c0 <prvHeapInit+0xb4>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2200      	movs	r2, #0
 8009174:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8009176:	4b12      	ldr	r3, [pc, #72]	@ (80091c0 <prvHeapInit+0xb4>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2200      	movs	r2, #0
 800917c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	1ad2      	subs	r2, r2, r3
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800918c:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <prvHeapInit+0xb4>)
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	4a0a      	ldr	r2, [pc, #40]	@ (80091c4 <prvHeapInit+0xb8>)
 800919a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	4a09      	ldr	r2, [pc, #36]	@ (80091c8 <prvHeapInit+0xbc>)
 80091a2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091a4:	4b09      	ldr	r3, [pc, #36]	@ (80091cc <prvHeapInit+0xc0>)
 80091a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80091aa:	601a      	str	r2, [r3, #0]
}
 80091ac:	bf00      	nop
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	2000044c 	.word	0x2000044c
 80091bc:	2001944c 	.word	0x2001944c
 80091c0:	20019454 	.word	0x20019454
 80091c4:	2001945c 	.word	0x2001945c
 80091c8:	20019458 	.word	0x20019458
 80091cc:	20019468 	.word	0x20019468

080091d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091d8:	4b28      	ldr	r3, [pc, #160]	@ (800927c <prvInsertBlockIntoFreeList+0xac>)
 80091da:	60fb      	str	r3, [r7, #12]
 80091dc:	e002      	b.n	80091e4 <prvInsertBlockIntoFreeList+0x14>
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	60fb      	str	r3, [r7, #12]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d8f7      	bhi.n	80091de <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	4413      	add	r3, r2
 80091fa:	687a      	ldr	r2, [r7, #4]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d108      	bne.n	8009212 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	685a      	ldr	r2, [r3, #4]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	441a      	add	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	441a      	add	r2, r3
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	429a      	cmp	r2, r3
 8009224:	d118      	bne.n	8009258 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	4b15      	ldr	r3, [pc, #84]	@ (8009280 <prvInsertBlockIntoFreeList+0xb0>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	429a      	cmp	r2, r3
 8009230:	d00d      	beq.n	800924e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	685a      	ldr	r2, [r3, #4]
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	441a      	add	r2, r3
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	601a      	str	r2, [r3, #0]
 800924c:	e008      	b.n	8009260 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800924e:	4b0c      	ldr	r3, [pc, #48]	@ (8009280 <prvInsertBlockIntoFreeList+0xb0>)
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	601a      	str	r2, [r3, #0]
 8009256:	e003      	b.n	8009260 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8009260:	68fa      	ldr	r2, [r7, #12]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	429a      	cmp	r2, r3
 8009266:	d002      	beq.n	800926e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800926e:	bf00      	nop
 8009270:	3714      	adds	r7, #20
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr
 800927a:	bf00      	nop
 800927c:	2001944c 	.word	0x2001944c
 8009280:	20019454 	.word	0x20019454

08009284 <siprintf>:
 8009284:	b40e      	push	{r1, r2, r3}
 8009286:	b500      	push	{lr}
 8009288:	b09c      	sub	sp, #112	@ 0x70
 800928a:	ab1d      	add	r3, sp, #116	@ 0x74
 800928c:	9002      	str	r0, [sp, #8]
 800928e:	9006      	str	r0, [sp, #24]
 8009290:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009294:	4809      	ldr	r0, [pc, #36]	@ (80092bc <siprintf+0x38>)
 8009296:	9107      	str	r1, [sp, #28]
 8009298:	9104      	str	r1, [sp, #16]
 800929a:	4909      	ldr	r1, [pc, #36]	@ (80092c0 <siprintf+0x3c>)
 800929c:	f853 2b04 	ldr.w	r2, [r3], #4
 80092a0:	9105      	str	r1, [sp, #20]
 80092a2:	6800      	ldr	r0, [r0, #0]
 80092a4:	9301      	str	r3, [sp, #4]
 80092a6:	a902      	add	r1, sp, #8
 80092a8:	f000 f9a2 	bl	80095f0 <_svfiprintf_r>
 80092ac:	9b02      	ldr	r3, [sp, #8]
 80092ae:	2200      	movs	r2, #0
 80092b0:	701a      	strb	r2, [r3, #0]
 80092b2:	b01c      	add	sp, #112	@ 0x70
 80092b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092b8:	b003      	add	sp, #12
 80092ba:	4770      	bx	lr
 80092bc:	2000007c 	.word	0x2000007c
 80092c0:	ffff0208 	.word	0xffff0208

080092c4 <memset>:
 80092c4:	4402      	add	r2, r0
 80092c6:	4603      	mov	r3, r0
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d100      	bne.n	80092ce <memset+0xa>
 80092cc:	4770      	bx	lr
 80092ce:	f803 1b01 	strb.w	r1, [r3], #1
 80092d2:	e7f9      	b.n	80092c8 <memset+0x4>

080092d4 <__errno>:
 80092d4:	4b01      	ldr	r3, [pc, #4]	@ (80092dc <__errno+0x8>)
 80092d6:	6818      	ldr	r0, [r3, #0]
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	2000007c 	.word	0x2000007c

080092e0 <__libc_init_array>:
 80092e0:	b570      	push	{r4, r5, r6, lr}
 80092e2:	4d0d      	ldr	r5, [pc, #52]	@ (8009318 <__libc_init_array+0x38>)
 80092e4:	4c0d      	ldr	r4, [pc, #52]	@ (800931c <__libc_init_array+0x3c>)
 80092e6:	1b64      	subs	r4, r4, r5
 80092e8:	10a4      	asrs	r4, r4, #2
 80092ea:	2600      	movs	r6, #0
 80092ec:	42a6      	cmp	r6, r4
 80092ee:	d109      	bne.n	8009304 <__libc_init_array+0x24>
 80092f0:	4d0b      	ldr	r5, [pc, #44]	@ (8009320 <__libc_init_array+0x40>)
 80092f2:	4c0c      	ldr	r4, [pc, #48]	@ (8009324 <__libc_init_array+0x44>)
 80092f4:	f000 fc66 	bl	8009bc4 <_init>
 80092f8:	1b64      	subs	r4, r4, r5
 80092fa:	10a4      	asrs	r4, r4, #2
 80092fc:	2600      	movs	r6, #0
 80092fe:	42a6      	cmp	r6, r4
 8009300:	d105      	bne.n	800930e <__libc_init_array+0x2e>
 8009302:	bd70      	pop	{r4, r5, r6, pc}
 8009304:	f855 3b04 	ldr.w	r3, [r5], #4
 8009308:	4798      	blx	r3
 800930a:	3601      	adds	r6, #1
 800930c:	e7ee      	b.n	80092ec <__libc_init_array+0xc>
 800930e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009312:	4798      	blx	r3
 8009314:	3601      	adds	r6, #1
 8009316:	e7f2      	b.n	80092fe <__libc_init_array+0x1e>
 8009318:	0800a544 	.word	0x0800a544
 800931c:	0800a544 	.word	0x0800a544
 8009320:	0800a544 	.word	0x0800a544
 8009324:	0800a548 	.word	0x0800a548

08009328 <__retarget_lock_acquire_recursive>:
 8009328:	4770      	bx	lr

0800932a <__retarget_lock_release_recursive>:
 800932a:	4770      	bx	lr

0800932c <memcpy>:
 800932c:	440a      	add	r2, r1
 800932e:	4291      	cmp	r1, r2
 8009330:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009334:	d100      	bne.n	8009338 <memcpy+0xc>
 8009336:	4770      	bx	lr
 8009338:	b510      	push	{r4, lr}
 800933a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800933e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009342:	4291      	cmp	r1, r2
 8009344:	d1f9      	bne.n	800933a <memcpy+0xe>
 8009346:	bd10      	pop	{r4, pc}

08009348 <_free_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4605      	mov	r5, r0
 800934c:	2900      	cmp	r1, #0
 800934e:	d041      	beq.n	80093d4 <_free_r+0x8c>
 8009350:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009354:	1f0c      	subs	r4, r1, #4
 8009356:	2b00      	cmp	r3, #0
 8009358:	bfb8      	it	lt
 800935a:	18e4      	addlt	r4, r4, r3
 800935c:	f000 f8e0 	bl	8009520 <__malloc_lock>
 8009360:	4a1d      	ldr	r2, [pc, #116]	@ (80093d8 <_free_r+0x90>)
 8009362:	6813      	ldr	r3, [r2, #0]
 8009364:	b933      	cbnz	r3, 8009374 <_free_r+0x2c>
 8009366:	6063      	str	r3, [r4, #4]
 8009368:	6014      	str	r4, [r2, #0]
 800936a:	4628      	mov	r0, r5
 800936c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009370:	f000 b8dc 	b.w	800952c <__malloc_unlock>
 8009374:	42a3      	cmp	r3, r4
 8009376:	d908      	bls.n	800938a <_free_r+0x42>
 8009378:	6820      	ldr	r0, [r4, #0]
 800937a:	1821      	adds	r1, r4, r0
 800937c:	428b      	cmp	r3, r1
 800937e:	bf01      	itttt	eq
 8009380:	6819      	ldreq	r1, [r3, #0]
 8009382:	685b      	ldreq	r3, [r3, #4]
 8009384:	1809      	addeq	r1, r1, r0
 8009386:	6021      	streq	r1, [r4, #0]
 8009388:	e7ed      	b.n	8009366 <_free_r+0x1e>
 800938a:	461a      	mov	r2, r3
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	b10b      	cbz	r3, 8009394 <_free_r+0x4c>
 8009390:	42a3      	cmp	r3, r4
 8009392:	d9fa      	bls.n	800938a <_free_r+0x42>
 8009394:	6811      	ldr	r1, [r2, #0]
 8009396:	1850      	adds	r0, r2, r1
 8009398:	42a0      	cmp	r0, r4
 800939a:	d10b      	bne.n	80093b4 <_free_r+0x6c>
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	4401      	add	r1, r0
 80093a0:	1850      	adds	r0, r2, r1
 80093a2:	4283      	cmp	r3, r0
 80093a4:	6011      	str	r1, [r2, #0]
 80093a6:	d1e0      	bne.n	800936a <_free_r+0x22>
 80093a8:	6818      	ldr	r0, [r3, #0]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	6053      	str	r3, [r2, #4]
 80093ae:	4408      	add	r0, r1
 80093b0:	6010      	str	r0, [r2, #0]
 80093b2:	e7da      	b.n	800936a <_free_r+0x22>
 80093b4:	d902      	bls.n	80093bc <_free_r+0x74>
 80093b6:	230c      	movs	r3, #12
 80093b8:	602b      	str	r3, [r5, #0]
 80093ba:	e7d6      	b.n	800936a <_free_r+0x22>
 80093bc:	6820      	ldr	r0, [r4, #0]
 80093be:	1821      	adds	r1, r4, r0
 80093c0:	428b      	cmp	r3, r1
 80093c2:	bf04      	itt	eq
 80093c4:	6819      	ldreq	r1, [r3, #0]
 80093c6:	685b      	ldreq	r3, [r3, #4]
 80093c8:	6063      	str	r3, [r4, #4]
 80093ca:	bf04      	itt	eq
 80093cc:	1809      	addeq	r1, r1, r0
 80093ce:	6021      	streq	r1, [r4, #0]
 80093d0:	6054      	str	r4, [r2, #4]
 80093d2:	e7ca      	b.n	800936a <_free_r+0x22>
 80093d4:	bd38      	pop	{r3, r4, r5, pc}
 80093d6:	bf00      	nop
 80093d8:	200195b0 	.word	0x200195b0

080093dc <sbrk_aligned>:
 80093dc:	b570      	push	{r4, r5, r6, lr}
 80093de:	4e0f      	ldr	r6, [pc, #60]	@ (800941c <sbrk_aligned+0x40>)
 80093e0:	460c      	mov	r4, r1
 80093e2:	6831      	ldr	r1, [r6, #0]
 80093e4:	4605      	mov	r5, r0
 80093e6:	b911      	cbnz	r1, 80093ee <sbrk_aligned+0x12>
 80093e8:	f000 fba6 	bl	8009b38 <_sbrk_r>
 80093ec:	6030      	str	r0, [r6, #0]
 80093ee:	4621      	mov	r1, r4
 80093f0:	4628      	mov	r0, r5
 80093f2:	f000 fba1 	bl	8009b38 <_sbrk_r>
 80093f6:	1c43      	adds	r3, r0, #1
 80093f8:	d103      	bne.n	8009402 <sbrk_aligned+0x26>
 80093fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80093fe:	4620      	mov	r0, r4
 8009400:	bd70      	pop	{r4, r5, r6, pc}
 8009402:	1cc4      	adds	r4, r0, #3
 8009404:	f024 0403 	bic.w	r4, r4, #3
 8009408:	42a0      	cmp	r0, r4
 800940a:	d0f8      	beq.n	80093fe <sbrk_aligned+0x22>
 800940c:	1a21      	subs	r1, r4, r0
 800940e:	4628      	mov	r0, r5
 8009410:	f000 fb92 	bl	8009b38 <_sbrk_r>
 8009414:	3001      	adds	r0, #1
 8009416:	d1f2      	bne.n	80093fe <sbrk_aligned+0x22>
 8009418:	e7ef      	b.n	80093fa <sbrk_aligned+0x1e>
 800941a:	bf00      	nop
 800941c:	200195ac 	.word	0x200195ac

08009420 <_malloc_r>:
 8009420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009424:	1ccd      	adds	r5, r1, #3
 8009426:	f025 0503 	bic.w	r5, r5, #3
 800942a:	3508      	adds	r5, #8
 800942c:	2d0c      	cmp	r5, #12
 800942e:	bf38      	it	cc
 8009430:	250c      	movcc	r5, #12
 8009432:	2d00      	cmp	r5, #0
 8009434:	4606      	mov	r6, r0
 8009436:	db01      	blt.n	800943c <_malloc_r+0x1c>
 8009438:	42a9      	cmp	r1, r5
 800943a:	d904      	bls.n	8009446 <_malloc_r+0x26>
 800943c:	230c      	movs	r3, #12
 800943e:	6033      	str	r3, [r6, #0]
 8009440:	2000      	movs	r0, #0
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800951c <_malloc_r+0xfc>
 800944a:	f000 f869 	bl	8009520 <__malloc_lock>
 800944e:	f8d8 3000 	ldr.w	r3, [r8]
 8009452:	461c      	mov	r4, r3
 8009454:	bb44      	cbnz	r4, 80094a8 <_malloc_r+0x88>
 8009456:	4629      	mov	r1, r5
 8009458:	4630      	mov	r0, r6
 800945a:	f7ff ffbf 	bl	80093dc <sbrk_aligned>
 800945e:	1c43      	adds	r3, r0, #1
 8009460:	4604      	mov	r4, r0
 8009462:	d158      	bne.n	8009516 <_malloc_r+0xf6>
 8009464:	f8d8 4000 	ldr.w	r4, [r8]
 8009468:	4627      	mov	r7, r4
 800946a:	2f00      	cmp	r7, #0
 800946c:	d143      	bne.n	80094f6 <_malloc_r+0xd6>
 800946e:	2c00      	cmp	r4, #0
 8009470:	d04b      	beq.n	800950a <_malloc_r+0xea>
 8009472:	6823      	ldr	r3, [r4, #0]
 8009474:	4639      	mov	r1, r7
 8009476:	4630      	mov	r0, r6
 8009478:	eb04 0903 	add.w	r9, r4, r3
 800947c:	f000 fb5c 	bl	8009b38 <_sbrk_r>
 8009480:	4581      	cmp	r9, r0
 8009482:	d142      	bne.n	800950a <_malloc_r+0xea>
 8009484:	6821      	ldr	r1, [r4, #0]
 8009486:	1a6d      	subs	r5, r5, r1
 8009488:	4629      	mov	r1, r5
 800948a:	4630      	mov	r0, r6
 800948c:	f7ff ffa6 	bl	80093dc <sbrk_aligned>
 8009490:	3001      	adds	r0, #1
 8009492:	d03a      	beq.n	800950a <_malloc_r+0xea>
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	442b      	add	r3, r5
 8009498:	6023      	str	r3, [r4, #0]
 800949a:	f8d8 3000 	ldr.w	r3, [r8]
 800949e:	685a      	ldr	r2, [r3, #4]
 80094a0:	bb62      	cbnz	r2, 80094fc <_malloc_r+0xdc>
 80094a2:	f8c8 7000 	str.w	r7, [r8]
 80094a6:	e00f      	b.n	80094c8 <_malloc_r+0xa8>
 80094a8:	6822      	ldr	r2, [r4, #0]
 80094aa:	1b52      	subs	r2, r2, r5
 80094ac:	d420      	bmi.n	80094f0 <_malloc_r+0xd0>
 80094ae:	2a0b      	cmp	r2, #11
 80094b0:	d917      	bls.n	80094e2 <_malloc_r+0xc2>
 80094b2:	1961      	adds	r1, r4, r5
 80094b4:	42a3      	cmp	r3, r4
 80094b6:	6025      	str	r5, [r4, #0]
 80094b8:	bf18      	it	ne
 80094ba:	6059      	strne	r1, [r3, #4]
 80094bc:	6863      	ldr	r3, [r4, #4]
 80094be:	bf08      	it	eq
 80094c0:	f8c8 1000 	streq.w	r1, [r8]
 80094c4:	5162      	str	r2, [r4, r5]
 80094c6:	604b      	str	r3, [r1, #4]
 80094c8:	4630      	mov	r0, r6
 80094ca:	f000 f82f 	bl	800952c <__malloc_unlock>
 80094ce:	f104 000b 	add.w	r0, r4, #11
 80094d2:	1d23      	adds	r3, r4, #4
 80094d4:	f020 0007 	bic.w	r0, r0, #7
 80094d8:	1ac2      	subs	r2, r0, r3
 80094da:	bf1c      	itt	ne
 80094dc:	1a1b      	subne	r3, r3, r0
 80094de:	50a3      	strne	r3, [r4, r2]
 80094e0:	e7af      	b.n	8009442 <_malloc_r+0x22>
 80094e2:	6862      	ldr	r2, [r4, #4]
 80094e4:	42a3      	cmp	r3, r4
 80094e6:	bf0c      	ite	eq
 80094e8:	f8c8 2000 	streq.w	r2, [r8]
 80094ec:	605a      	strne	r2, [r3, #4]
 80094ee:	e7eb      	b.n	80094c8 <_malloc_r+0xa8>
 80094f0:	4623      	mov	r3, r4
 80094f2:	6864      	ldr	r4, [r4, #4]
 80094f4:	e7ae      	b.n	8009454 <_malloc_r+0x34>
 80094f6:	463c      	mov	r4, r7
 80094f8:	687f      	ldr	r7, [r7, #4]
 80094fa:	e7b6      	b.n	800946a <_malloc_r+0x4a>
 80094fc:	461a      	mov	r2, r3
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	42a3      	cmp	r3, r4
 8009502:	d1fb      	bne.n	80094fc <_malloc_r+0xdc>
 8009504:	2300      	movs	r3, #0
 8009506:	6053      	str	r3, [r2, #4]
 8009508:	e7de      	b.n	80094c8 <_malloc_r+0xa8>
 800950a:	230c      	movs	r3, #12
 800950c:	6033      	str	r3, [r6, #0]
 800950e:	4630      	mov	r0, r6
 8009510:	f000 f80c 	bl	800952c <__malloc_unlock>
 8009514:	e794      	b.n	8009440 <_malloc_r+0x20>
 8009516:	6005      	str	r5, [r0, #0]
 8009518:	e7d6      	b.n	80094c8 <_malloc_r+0xa8>
 800951a:	bf00      	nop
 800951c:	200195b0 	.word	0x200195b0

08009520 <__malloc_lock>:
 8009520:	4801      	ldr	r0, [pc, #4]	@ (8009528 <__malloc_lock+0x8>)
 8009522:	f7ff bf01 	b.w	8009328 <__retarget_lock_acquire_recursive>
 8009526:	bf00      	nop
 8009528:	200195a8 	.word	0x200195a8

0800952c <__malloc_unlock>:
 800952c:	4801      	ldr	r0, [pc, #4]	@ (8009534 <__malloc_unlock+0x8>)
 800952e:	f7ff befc 	b.w	800932a <__retarget_lock_release_recursive>
 8009532:	bf00      	nop
 8009534:	200195a8 	.word	0x200195a8

08009538 <__ssputs_r>:
 8009538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	688e      	ldr	r6, [r1, #8]
 800953e:	461f      	mov	r7, r3
 8009540:	42be      	cmp	r6, r7
 8009542:	680b      	ldr	r3, [r1, #0]
 8009544:	4682      	mov	sl, r0
 8009546:	460c      	mov	r4, r1
 8009548:	4690      	mov	r8, r2
 800954a:	d82d      	bhi.n	80095a8 <__ssputs_r+0x70>
 800954c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009550:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009554:	d026      	beq.n	80095a4 <__ssputs_r+0x6c>
 8009556:	6965      	ldr	r5, [r4, #20]
 8009558:	6909      	ldr	r1, [r1, #16]
 800955a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800955e:	eba3 0901 	sub.w	r9, r3, r1
 8009562:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009566:	1c7b      	adds	r3, r7, #1
 8009568:	444b      	add	r3, r9
 800956a:	106d      	asrs	r5, r5, #1
 800956c:	429d      	cmp	r5, r3
 800956e:	bf38      	it	cc
 8009570:	461d      	movcc	r5, r3
 8009572:	0553      	lsls	r3, r2, #21
 8009574:	d527      	bpl.n	80095c6 <__ssputs_r+0x8e>
 8009576:	4629      	mov	r1, r5
 8009578:	f7ff ff52 	bl	8009420 <_malloc_r>
 800957c:	4606      	mov	r6, r0
 800957e:	b360      	cbz	r0, 80095da <__ssputs_r+0xa2>
 8009580:	6921      	ldr	r1, [r4, #16]
 8009582:	464a      	mov	r2, r9
 8009584:	f7ff fed2 	bl	800932c <memcpy>
 8009588:	89a3      	ldrh	r3, [r4, #12]
 800958a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800958e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009592:	81a3      	strh	r3, [r4, #12]
 8009594:	6126      	str	r6, [r4, #16]
 8009596:	6165      	str	r5, [r4, #20]
 8009598:	444e      	add	r6, r9
 800959a:	eba5 0509 	sub.w	r5, r5, r9
 800959e:	6026      	str	r6, [r4, #0]
 80095a0:	60a5      	str	r5, [r4, #8]
 80095a2:	463e      	mov	r6, r7
 80095a4:	42be      	cmp	r6, r7
 80095a6:	d900      	bls.n	80095aa <__ssputs_r+0x72>
 80095a8:	463e      	mov	r6, r7
 80095aa:	6820      	ldr	r0, [r4, #0]
 80095ac:	4632      	mov	r2, r6
 80095ae:	4641      	mov	r1, r8
 80095b0:	f000 faa8 	bl	8009b04 <memmove>
 80095b4:	68a3      	ldr	r3, [r4, #8]
 80095b6:	1b9b      	subs	r3, r3, r6
 80095b8:	60a3      	str	r3, [r4, #8]
 80095ba:	6823      	ldr	r3, [r4, #0]
 80095bc:	4433      	add	r3, r6
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	2000      	movs	r0, #0
 80095c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c6:	462a      	mov	r2, r5
 80095c8:	f000 fac6 	bl	8009b58 <_realloc_r>
 80095cc:	4606      	mov	r6, r0
 80095ce:	2800      	cmp	r0, #0
 80095d0:	d1e0      	bne.n	8009594 <__ssputs_r+0x5c>
 80095d2:	6921      	ldr	r1, [r4, #16]
 80095d4:	4650      	mov	r0, sl
 80095d6:	f7ff feb7 	bl	8009348 <_free_r>
 80095da:	230c      	movs	r3, #12
 80095dc:	f8ca 3000 	str.w	r3, [sl]
 80095e0:	89a3      	ldrh	r3, [r4, #12]
 80095e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095e6:	81a3      	strh	r3, [r4, #12]
 80095e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095ec:	e7e9      	b.n	80095c2 <__ssputs_r+0x8a>
	...

080095f0 <_svfiprintf_r>:
 80095f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f4:	4698      	mov	r8, r3
 80095f6:	898b      	ldrh	r3, [r1, #12]
 80095f8:	061b      	lsls	r3, r3, #24
 80095fa:	b09d      	sub	sp, #116	@ 0x74
 80095fc:	4607      	mov	r7, r0
 80095fe:	460d      	mov	r5, r1
 8009600:	4614      	mov	r4, r2
 8009602:	d510      	bpl.n	8009626 <_svfiprintf_r+0x36>
 8009604:	690b      	ldr	r3, [r1, #16]
 8009606:	b973      	cbnz	r3, 8009626 <_svfiprintf_r+0x36>
 8009608:	2140      	movs	r1, #64	@ 0x40
 800960a:	f7ff ff09 	bl	8009420 <_malloc_r>
 800960e:	6028      	str	r0, [r5, #0]
 8009610:	6128      	str	r0, [r5, #16]
 8009612:	b930      	cbnz	r0, 8009622 <_svfiprintf_r+0x32>
 8009614:	230c      	movs	r3, #12
 8009616:	603b      	str	r3, [r7, #0]
 8009618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800961c:	b01d      	add	sp, #116	@ 0x74
 800961e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009622:	2340      	movs	r3, #64	@ 0x40
 8009624:	616b      	str	r3, [r5, #20]
 8009626:	2300      	movs	r3, #0
 8009628:	9309      	str	r3, [sp, #36]	@ 0x24
 800962a:	2320      	movs	r3, #32
 800962c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009630:	f8cd 800c 	str.w	r8, [sp, #12]
 8009634:	2330      	movs	r3, #48	@ 0x30
 8009636:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097d4 <_svfiprintf_r+0x1e4>
 800963a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800963e:	f04f 0901 	mov.w	r9, #1
 8009642:	4623      	mov	r3, r4
 8009644:	469a      	mov	sl, r3
 8009646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800964a:	b10a      	cbz	r2, 8009650 <_svfiprintf_r+0x60>
 800964c:	2a25      	cmp	r2, #37	@ 0x25
 800964e:	d1f9      	bne.n	8009644 <_svfiprintf_r+0x54>
 8009650:	ebba 0b04 	subs.w	fp, sl, r4
 8009654:	d00b      	beq.n	800966e <_svfiprintf_r+0x7e>
 8009656:	465b      	mov	r3, fp
 8009658:	4622      	mov	r2, r4
 800965a:	4629      	mov	r1, r5
 800965c:	4638      	mov	r0, r7
 800965e:	f7ff ff6b 	bl	8009538 <__ssputs_r>
 8009662:	3001      	adds	r0, #1
 8009664:	f000 80a7 	beq.w	80097b6 <_svfiprintf_r+0x1c6>
 8009668:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800966a:	445a      	add	r2, fp
 800966c:	9209      	str	r2, [sp, #36]	@ 0x24
 800966e:	f89a 3000 	ldrb.w	r3, [sl]
 8009672:	2b00      	cmp	r3, #0
 8009674:	f000 809f 	beq.w	80097b6 <_svfiprintf_r+0x1c6>
 8009678:	2300      	movs	r3, #0
 800967a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800967e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009682:	f10a 0a01 	add.w	sl, sl, #1
 8009686:	9304      	str	r3, [sp, #16]
 8009688:	9307      	str	r3, [sp, #28]
 800968a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800968e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009690:	4654      	mov	r4, sl
 8009692:	2205      	movs	r2, #5
 8009694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009698:	484e      	ldr	r0, [pc, #312]	@ (80097d4 <_svfiprintf_r+0x1e4>)
 800969a:	f7f6 fdb1 	bl	8000200 <memchr>
 800969e:	9a04      	ldr	r2, [sp, #16]
 80096a0:	b9d8      	cbnz	r0, 80096da <_svfiprintf_r+0xea>
 80096a2:	06d0      	lsls	r0, r2, #27
 80096a4:	bf44      	itt	mi
 80096a6:	2320      	movmi	r3, #32
 80096a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096ac:	0711      	lsls	r1, r2, #28
 80096ae:	bf44      	itt	mi
 80096b0:	232b      	movmi	r3, #43	@ 0x2b
 80096b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096b6:	f89a 3000 	ldrb.w	r3, [sl]
 80096ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80096bc:	d015      	beq.n	80096ea <_svfiprintf_r+0xfa>
 80096be:	9a07      	ldr	r2, [sp, #28]
 80096c0:	4654      	mov	r4, sl
 80096c2:	2000      	movs	r0, #0
 80096c4:	f04f 0c0a 	mov.w	ip, #10
 80096c8:	4621      	mov	r1, r4
 80096ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ce:	3b30      	subs	r3, #48	@ 0x30
 80096d0:	2b09      	cmp	r3, #9
 80096d2:	d94b      	bls.n	800976c <_svfiprintf_r+0x17c>
 80096d4:	b1b0      	cbz	r0, 8009704 <_svfiprintf_r+0x114>
 80096d6:	9207      	str	r2, [sp, #28]
 80096d8:	e014      	b.n	8009704 <_svfiprintf_r+0x114>
 80096da:	eba0 0308 	sub.w	r3, r0, r8
 80096de:	fa09 f303 	lsl.w	r3, r9, r3
 80096e2:	4313      	orrs	r3, r2
 80096e4:	9304      	str	r3, [sp, #16]
 80096e6:	46a2      	mov	sl, r4
 80096e8:	e7d2      	b.n	8009690 <_svfiprintf_r+0xa0>
 80096ea:	9b03      	ldr	r3, [sp, #12]
 80096ec:	1d19      	adds	r1, r3, #4
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	9103      	str	r1, [sp, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	bfbb      	ittet	lt
 80096f6:	425b      	neglt	r3, r3
 80096f8:	f042 0202 	orrlt.w	r2, r2, #2
 80096fc:	9307      	strge	r3, [sp, #28]
 80096fe:	9307      	strlt	r3, [sp, #28]
 8009700:	bfb8      	it	lt
 8009702:	9204      	strlt	r2, [sp, #16]
 8009704:	7823      	ldrb	r3, [r4, #0]
 8009706:	2b2e      	cmp	r3, #46	@ 0x2e
 8009708:	d10a      	bne.n	8009720 <_svfiprintf_r+0x130>
 800970a:	7863      	ldrb	r3, [r4, #1]
 800970c:	2b2a      	cmp	r3, #42	@ 0x2a
 800970e:	d132      	bne.n	8009776 <_svfiprintf_r+0x186>
 8009710:	9b03      	ldr	r3, [sp, #12]
 8009712:	1d1a      	adds	r2, r3, #4
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	9203      	str	r2, [sp, #12]
 8009718:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800971c:	3402      	adds	r4, #2
 800971e:	9305      	str	r3, [sp, #20]
 8009720:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097e4 <_svfiprintf_r+0x1f4>
 8009724:	7821      	ldrb	r1, [r4, #0]
 8009726:	2203      	movs	r2, #3
 8009728:	4650      	mov	r0, sl
 800972a:	f7f6 fd69 	bl	8000200 <memchr>
 800972e:	b138      	cbz	r0, 8009740 <_svfiprintf_r+0x150>
 8009730:	9b04      	ldr	r3, [sp, #16]
 8009732:	eba0 000a 	sub.w	r0, r0, sl
 8009736:	2240      	movs	r2, #64	@ 0x40
 8009738:	4082      	lsls	r2, r0
 800973a:	4313      	orrs	r3, r2
 800973c:	3401      	adds	r4, #1
 800973e:	9304      	str	r3, [sp, #16]
 8009740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009744:	4824      	ldr	r0, [pc, #144]	@ (80097d8 <_svfiprintf_r+0x1e8>)
 8009746:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800974a:	2206      	movs	r2, #6
 800974c:	f7f6 fd58 	bl	8000200 <memchr>
 8009750:	2800      	cmp	r0, #0
 8009752:	d036      	beq.n	80097c2 <_svfiprintf_r+0x1d2>
 8009754:	4b21      	ldr	r3, [pc, #132]	@ (80097dc <_svfiprintf_r+0x1ec>)
 8009756:	bb1b      	cbnz	r3, 80097a0 <_svfiprintf_r+0x1b0>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	3307      	adds	r3, #7
 800975c:	f023 0307 	bic.w	r3, r3, #7
 8009760:	3308      	adds	r3, #8
 8009762:	9303      	str	r3, [sp, #12]
 8009764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009766:	4433      	add	r3, r6
 8009768:	9309      	str	r3, [sp, #36]	@ 0x24
 800976a:	e76a      	b.n	8009642 <_svfiprintf_r+0x52>
 800976c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009770:	460c      	mov	r4, r1
 8009772:	2001      	movs	r0, #1
 8009774:	e7a8      	b.n	80096c8 <_svfiprintf_r+0xd8>
 8009776:	2300      	movs	r3, #0
 8009778:	3401      	adds	r4, #1
 800977a:	9305      	str	r3, [sp, #20]
 800977c:	4619      	mov	r1, r3
 800977e:	f04f 0c0a 	mov.w	ip, #10
 8009782:	4620      	mov	r0, r4
 8009784:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009788:	3a30      	subs	r2, #48	@ 0x30
 800978a:	2a09      	cmp	r2, #9
 800978c:	d903      	bls.n	8009796 <_svfiprintf_r+0x1a6>
 800978e:	2b00      	cmp	r3, #0
 8009790:	d0c6      	beq.n	8009720 <_svfiprintf_r+0x130>
 8009792:	9105      	str	r1, [sp, #20]
 8009794:	e7c4      	b.n	8009720 <_svfiprintf_r+0x130>
 8009796:	fb0c 2101 	mla	r1, ip, r1, r2
 800979a:	4604      	mov	r4, r0
 800979c:	2301      	movs	r3, #1
 800979e:	e7f0      	b.n	8009782 <_svfiprintf_r+0x192>
 80097a0:	ab03      	add	r3, sp, #12
 80097a2:	9300      	str	r3, [sp, #0]
 80097a4:	462a      	mov	r2, r5
 80097a6:	4b0e      	ldr	r3, [pc, #56]	@ (80097e0 <_svfiprintf_r+0x1f0>)
 80097a8:	a904      	add	r1, sp, #16
 80097aa:	4638      	mov	r0, r7
 80097ac:	f3af 8000 	nop.w
 80097b0:	1c42      	adds	r2, r0, #1
 80097b2:	4606      	mov	r6, r0
 80097b4:	d1d6      	bne.n	8009764 <_svfiprintf_r+0x174>
 80097b6:	89ab      	ldrh	r3, [r5, #12]
 80097b8:	065b      	lsls	r3, r3, #25
 80097ba:	f53f af2d 	bmi.w	8009618 <_svfiprintf_r+0x28>
 80097be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097c0:	e72c      	b.n	800961c <_svfiprintf_r+0x2c>
 80097c2:	ab03      	add	r3, sp, #12
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	462a      	mov	r2, r5
 80097c8:	4b05      	ldr	r3, [pc, #20]	@ (80097e0 <_svfiprintf_r+0x1f0>)
 80097ca:	a904      	add	r1, sp, #16
 80097cc:	4638      	mov	r0, r7
 80097ce:	f000 f879 	bl	80098c4 <_printf_i>
 80097d2:	e7ed      	b.n	80097b0 <_svfiprintf_r+0x1c0>
 80097d4:	0800a509 	.word	0x0800a509
 80097d8:	0800a513 	.word	0x0800a513
 80097dc:	00000000 	.word	0x00000000
 80097e0:	08009539 	.word	0x08009539
 80097e4:	0800a50f 	.word	0x0800a50f

080097e8 <_printf_common>:
 80097e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097ec:	4616      	mov	r6, r2
 80097ee:	4698      	mov	r8, r3
 80097f0:	688a      	ldr	r2, [r1, #8]
 80097f2:	690b      	ldr	r3, [r1, #16]
 80097f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097f8:	4293      	cmp	r3, r2
 80097fa:	bfb8      	it	lt
 80097fc:	4613      	movlt	r3, r2
 80097fe:	6033      	str	r3, [r6, #0]
 8009800:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009804:	4607      	mov	r7, r0
 8009806:	460c      	mov	r4, r1
 8009808:	b10a      	cbz	r2, 800980e <_printf_common+0x26>
 800980a:	3301      	adds	r3, #1
 800980c:	6033      	str	r3, [r6, #0]
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	0699      	lsls	r1, r3, #26
 8009812:	bf42      	ittt	mi
 8009814:	6833      	ldrmi	r3, [r6, #0]
 8009816:	3302      	addmi	r3, #2
 8009818:	6033      	strmi	r3, [r6, #0]
 800981a:	6825      	ldr	r5, [r4, #0]
 800981c:	f015 0506 	ands.w	r5, r5, #6
 8009820:	d106      	bne.n	8009830 <_printf_common+0x48>
 8009822:	f104 0a19 	add.w	sl, r4, #25
 8009826:	68e3      	ldr	r3, [r4, #12]
 8009828:	6832      	ldr	r2, [r6, #0]
 800982a:	1a9b      	subs	r3, r3, r2
 800982c:	42ab      	cmp	r3, r5
 800982e:	dc26      	bgt.n	800987e <_printf_common+0x96>
 8009830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009834:	6822      	ldr	r2, [r4, #0]
 8009836:	3b00      	subs	r3, #0
 8009838:	bf18      	it	ne
 800983a:	2301      	movne	r3, #1
 800983c:	0692      	lsls	r2, r2, #26
 800983e:	d42b      	bmi.n	8009898 <_printf_common+0xb0>
 8009840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009844:	4641      	mov	r1, r8
 8009846:	4638      	mov	r0, r7
 8009848:	47c8      	blx	r9
 800984a:	3001      	adds	r0, #1
 800984c:	d01e      	beq.n	800988c <_printf_common+0xa4>
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	6922      	ldr	r2, [r4, #16]
 8009852:	f003 0306 	and.w	r3, r3, #6
 8009856:	2b04      	cmp	r3, #4
 8009858:	bf02      	ittt	eq
 800985a:	68e5      	ldreq	r5, [r4, #12]
 800985c:	6833      	ldreq	r3, [r6, #0]
 800985e:	1aed      	subeq	r5, r5, r3
 8009860:	68a3      	ldr	r3, [r4, #8]
 8009862:	bf0c      	ite	eq
 8009864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009868:	2500      	movne	r5, #0
 800986a:	4293      	cmp	r3, r2
 800986c:	bfc4      	itt	gt
 800986e:	1a9b      	subgt	r3, r3, r2
 8009870:	18ed      	addgt	r5, r5, r3
 8009872:	2600      	movs	r6, #0
 8009874:	341a      	adds	r4, #26
 8009876:	42b5      	cmp	r5, r6
 8009878:	d11a      	bne.n	80098b0 <_printf_common+0xc8>
 800987a:	2000      	movs	r0, #0
 800987c:	e008      	b.n	8009890 <_printf_common+0xa8>
 800987e:	2301      	movs	r3, #1
 8009880:	4652      	mov	r2, sl
 8009882:	4641      	mov	r1, r8
 8009884:	4638      	mov	r0, r7
 8009886:	47c8      	blx	r9
 8009888:	3001      	adds	r0, #1
 800988a:	d103      	bne.n	8009894 <_printf_common+0xac>
 800988c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009894:	3501      	adds	r5, #1
 8009896:	e7c6      	b.n	8009826 <_printf_common+0x3e>
 8009898:	18e1      	adds	r1, r4, r3
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	2030      	movs	r0, #48	@ 0x30
 800989e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098a2:	4422      	add	r2, r4
 80098a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098ac:	3302      	adds	r3, #2
 80098ae:	e7c7      	b.n	8009840 <_printf_common+0x58>
 80098b0:	2301      	movs	r3, #1
 80098b2:	4622      	mov	r2, r4
 80098b4:	4641      	mov	r1, r8
 80098b6:	4638      	mov	r0, r7
 80098b8:	47c8      	blx	r9
 80098ba:	3001      	adds	r0, #1
 80098bc:	d0e6      	beq.n	800988c <_printf_common+0xa4>
 80098be:	3601      	adds	r6, #1
 80098c0:	e7d9      	b.n	8009876 <_printf_common+0x8e>
	...

080098c4 <_printf_i>:
 80098c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	7e0f      	ldrb	r7, [r1, #24]
 80098ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098cc:	2f78      	cmp	r7, #120	@ 0x78
 80098ce:	4691      	mov	r9, r2
 80098d0:	4680      	mov	r8, r0
 80098d2:	460c      	mov	r4, r1
 80098d4:	469a      	mov	sl, r3
 80098d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098da:	d807      	bhi.n	80098ec <_printf_i+0x28>
 80098dc:	2f62      	cmp	r7, #98	@ 0x62
 80098de:	d80a      	bhi.n	80098f6 <_printf_i+0x32>
 80098e0:	2f00      	cmp	r7, #0
 80098e2:	f000 80d2 	beq.w	8009a8a <_printf_i+0x1c6>
 80098e6:	2f58      	cmp	r7, #88	@ 0x58
 80098e8:	f000 80b9 	beq.w	8009a5e <_printf_i+0x19a>
 80098ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098f4:	e03a      	b.n	800996c <_printf_i+0xa8>
 80098f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80098fa:	2b15      	cmp	r3, #21
 80098fc:	d8f6      	bhi.n	80098ec <_printf_i+0x28>
 80098fe:	a101      	add	r1, pc, #4	@ (adr r1, 8009904 <_printf_i+0x40>)
 8009900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009904:	0800995d 	.word	0x0800995d
 8009908:	08009971 	.word	0x08009971
 800990c:	080098ed 	.word	0x080098ed
 8009910:	080098ed 	.word	0x080098ed
 8009914:	080098ed 	.word	0x080098ed
 8009918:	080098ed 	.word	0x080098ed
 800991c:	08009971 	.word	0x08009971
 8009920:	080098ed 	.word	0x080098ed
 8009924:	080098ed 	.word	0x080098ed
 8009928:	080098ed 	.word	0x080098ed
 800992c:	080098ed 	.word	0x080098ed
 8009930:	08009a71 	.word	0x08009a71
 8009934:	0800999b 	.word	0x0800999b
 8009938:	08009a2b 	.word	0x08009a2b
 800993c:	080098ed 	.word	0x080098ed
 8009940:	080098ed 	.word	0x080098ed
 8009944:	08009a93 	.word	0x08009a93
 8009948:	080098ed 	.word	0x080098ed
 800994c:	0800999b 	.word	0x0800999b
 8009950:	080098ed 	.word	0x080098ed
 8009954:	080098ed 	.word	0x080098ed
 8009958:	08009a33 	.word	0x08009a33
 800995c:	6833      	ldr	r3, [r6, #0]
 800995e:	1d1a      	adds	r2, r3, #4
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	6032      	str	r2, [r6, #0]
 8009964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800996c:	2301      	movs	r3, #1
 800996e:	e09d      	b.n	8009aac <_printf_i+0x1e8>
 8009970:	6833      	ldr	r3, [r6, #0]
 8009972:	6820      	ldr	r0, [r4, #0]
 8009974:	1d19      	adds	r1, r3, #4
 8009976:	6031      	str	r1, [r6, #0]
 8009978:	0606      	lsls	r6, r0, #24
 800997a:	d501      	bpl.n	8009980 <_printf_i+0xbc>
 800997c:	681d      	ldr	r5, [r3, #0]
 800997e:	e003      	b.n	8009988 <_printf_i+0xc4>
 8009980:	0645      	lsls	r5, r0, #25
 8009982:	d5fb      	bpl.n	800997c <_printf_i+0xb8>
 8009984:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009988:	2d00      	cmp	r5, #0
 800998a:	da03      	bge.n	8009994 <_printf_i+0xd0>
 800998c:	232d      	movs	r3, #45	@ 0x2d
 800998e:	426d      	negs	r5, r5
 8009990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009994:	4859      	ldr	r0, [pc, #356]	@ (8009afc <_printf_i+0x238>)
 8009996:	230a      	movs	r3, #10
 8009998:	e011      	b.n	80099be <_printf_i+0xfa>
 800999a:	6821      	ldr	r1, [r4, #0]
 800999c:	6833      	ldr	r3, [r6, #0]
 800999e:	0608      	lsls	r0, r1, #24
 80099a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80099a4:	d402      	bmi.n	80099ac <_printf_i+0xe8>
 80099a6:	0649      	lsls	r1, r1, #25
 80099a8:	bf48      	it	mi
 80099aa:	b2ad      	uxthmi	r5, r5
 80099ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80099ae:	4853      	ldr	r0, [pc, #332]	@ (8009afc <_printf_i+0x238>)
 80099b0:	6033      	str	r3, [r6, #0]
 80099b2:	bf14      	ite	ne
 80099b4:	230a      	movne	r3, #10
 80099b6:	2308      	moveq	r3, #8
 80099b8:	2100      	movs	r1, #0
 80099ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099be:	6866      	ldr	r6, [r4, #4]
 80099c0:	60a6      	str	r6, [r4, #8]
 80099c2:	2e00      	cmp	r6, #0
 80099c4:	bfa2      	ittt	ge
 80099c6:	6821      	ldrge	r1, [r4, #0]
 80099c8:	f021 0104 	bicge.w	r1, r1, #4
 80099cc:	6021      	strge	r1, [r4, #0]
 80099ce:	b90d      	cbnz	r5, 80099d4 <_printf_i+0x110>
 80099d0:	2e00      	cmp	r6, #0
 80099d2:	d04b      	beq.n	8009a6c <_printf_i+0x1a8>
 80099d4:	4616      	mov	r6, r2
 80099d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80099da:	fb03 5711 	mls	r7, r3, r1, r5
 80099de:	5dc7      	ldrb	r7, [r0, r7]
 80099e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099e4:	462f      	mov	r7, r5
 80099e6:	42bb      	cmp	r3, r7
 80099e8:	460d      	mov	r5, r1
 80099ea:	d9f4      	bls.n	80099d6 <_printf_i+0x112>
 80099ec:	2b08      	cmp	r3, #8
 80099ee:	d10b      	bne.n	8009a08 <_printf_i+0x144>
 80099f0:	6823      	ldr	r3, [r4, #0]
 80099f2:	07df      	lsls	r7, r3, #31
 80099f4:	d508      	bpl.n	8009a08 <_printf_i+0x144>
 80099f6:	6923      	ldr	r3, [r4, #16]
 80099f8:	6861      	ldr	r1, [r4, #4]
 80099fa:	4299      	cmp	r1, r3
 80099fc:	bfde      	ittt	le
 80099fe:	2330      	movle	r3, #48	@ 0x30
 8009a00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a04:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009a08:	1b92      	subs	r2, r2, r6
 8009a0a:	6122      	str	r2, [r4, #16]
 8009a0c:	f8cd a000 	str.w	sl, [sp]
 8009a10:	464b      	mov	r3, r9
 8009a12:	aa03      	add	r2, sp, #12
 8009a14:	4621      	mov	r1, r4
 8009a16:	4640      	mov	r0, r8
 8009a18:	f7ff fee6 	bl	80097e8 <_printf_common>
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	d14a      	bne.n	8009ab6 <_printf_i+0x1f2>
 8009a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a24:	b004      	add	sp, #16
 8009a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	f043 0320 	orr.w	r3, r3, #32
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	4833      	ldr	r0, [pc, #204]	@ (8009b00 <_printf_i+0x23c>)
 8009a34:	2778      	movs	r7, #120	@ 0x78
 8009a36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	6831      	ldr	r1, [r6, #0]
 8009a3e:	061f      	lsls	r7, r3, #24
 8009a40:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a44:	d402      	bmi.n	8009a4c <_printf_i+0x188>
 8009a46:	065f      	lsls	r7, r3, #25
 8009a48:	bf48      	it	mi
 8009a4a:	b2ad      	uxthmi	r5, r5
 8009a4c:	6031      	str	r1, [r6, #0]
 8009a4e:	07d9      	lsls	r1, r3, #31
 8009a50:	bf44      	itt	mi
 8009a52:	f043 0320 	orrmi.w	r3, r3, #32
 8009a56:	6023      	strmi	r3, [r4, #0]
 8009a58:	b11d      	cbz	r5, 8009a62 <_printf_i+0x19e>
 8009a5a:	2310      	movs	r3, #16
 8009a5c:	e7ac      	b.n	80099b8 <_printf_i+0xf4>
 8009a5e:	4827      	ldr	r0, [pc, #156]	@ (8009afc <_printf_i+0x238>)
 8009a60:	e7e9      	b.n	8009a36 <_printf_i+0x172>
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	f023 0320 	bic.w	r3, r3, #32
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	e7f6      	b.n	8009a5a <_printf_i+0x196>
 8009a6c:	4616      	mov	r6, r2
 8009a6e:	e7bd      	b.n	80099ec <_printf_i+0x128>
 8009a70:	6833      	ldr	r3, [r6, #0]
 8009a72:	6825      	ldr	r5, [r4, #0]
 8009a74:	6961      	ldr	r1, [r4, #20]
 8009a76:	1d18      	adds	r0, r3, #4
 8009a78:	6030      	str	r0, [r6, #0]
 8009a7a:	062e      	lsls	r6, r5, #24
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	d501      	bpl.n	8009a84 <_printf_i+0x1c0>
 8009a80:	6019      	str	r1, [r3, #0]
 8009a82:	e002      	b.n	8009a8a <_printf_i+0x1c6>
 8009a84:	0668      	lsls	r0, r5, #25
 8009a86:	d5fb      	bpl.n	8009a80 <_printf_i+0x1bc>
 8009a88:	8019      	strh	r1, [r3, #0]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	6123      	str	r3, [r4, #16]
 8009a8e:	4616      	mov	r6, r2
 8009a90:	e7bc      	b.n	8009a0c <_printf_i+0x148>
 8009a92:	6833      	ldr	r3, [r6, #0]
 8009a94:	1d1a      	adds	r2, r3, #4
 8009a96:	6032      	str	r2, [r6, #0]
 8009a98:	681e      	ldr	r6, [r3, #0]
 8009a9a:	6862      	ldr	r2, [r4, #4]
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f7f6 fbae 	bl	8000200 <memchr>
 8009aa4:	b108      	cbz	r0, 8009aaa <_printf_i+0x1e6>
 8009aa6:	1b80      	subs	r0, r0, r6
 8009aa8:	6060      	str	r0, [r4, #4]
 8009aaa:	6863      	ldr	r3, [r4, #4]
 8009aac:	6123      	str	r3, [r4, #16]
 8009aae:	2300      	movs	r3, #0
 8009ab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ab4:	e7aa      	b.n	8009a0c <_printf_i+0x148>
 8009ab6:	6923      	ldr	r3, [r4, #16]
 8009ab8:	4632      	mov	r2, r6
 8009aba:	4649      	mov	r1, r9
 8009abc:	4640      	mov	r0, r8
 8009abe:	47d0      	blx	sl
 8009ac0:	3001      	adds	r0, #1
 8009ac2:	d0ad      	beq.n	8009a20 <_printf_i+0x15c>
 8009ac4:	6823      	ldr	r3, [r4, #0]
 8009ac6:	079b      	lsls	r3, r3, #30
 8009ac8:	d413      	bmi.n	8009af2 <_printf_i+0x22e>
 8009aca:	68e0      	ldr	r0, [r4, #12]
 8009acc:	9b03      	ldr	r3, [sp, #12]
 8009ace:	4298      	cmp	r0, r3
 8009ad0:	bfb8      	it	lt
 8009ad2:	4618      	movlt	r0, r3
 8009ad4:	e7a6      	b.n	8009a24 <_printf_i+0x160>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	4632      	mov	r2, r6
 8009ada:	4649      	mov	r1, r9
 8009adc:	4640      	mov	r0, r8
 8009ade:	47d0      	blx	sl
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	d09d      	beq.n	8009a20 <_printf_i+0x15c>
 8009ae4:	3501      	adds	r5, #1
 8009ae6:	68e3      	ldr	r3, [r4, #12]
 8009ae8:	9903      	ldr	r1, [sp, #12]
 8009aea:	1a5b      	subs	r3, r3, r1
 8009aec:	42ab      	cmp	r3, r5
 8009aee:	dcf2      	bgt.n	8009ad6 <_printf_i+0x212>
 8009af0:	e7eb      	b.n	8009aca <_printf_i+0x206>
 8009af2:	2500      	movs	r5, #0
 8009af4:	f104 0619 	add.w	r6, r4, #25
 8009af8:	e7f5      	b.n	8009ae6 <_printf_i+0x222>
 8009afa:	bf00      	nop
 8009afc:	0800a51a 	.word	0x0800a51a
 8009b00:	0800a52b 	.word	0x0800a52b

08009b04 <memmove>:
 8009b04:	4288      	cmp	r0, r1
 8009b06:	b510      	push	{r4, lr}
 8009b08:	eb01 0402 	add.w	r4, r1, r2
 8009b0c:	d902      	bls.n	8009b14 <memmove+0x10>
 8009b0e:	4284      	cmp	r4, r0
 8009b10:	4623      	mov	r3, r4
 8009b12:	d807      	bhi.n	8009b24 <memmove+0x20>
 8009b14:	1e43      	subs	r3, r0, #1
 8009b16:	42a1      	cmp	r1, r4
 8009b18:	d008      	beq.n	8009b2c <memmove+0x28>
 8009b1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b22:	e7f8      	b.n	8009b16 <memmove+0x12>
 8009b24:	4402      	add	r2, r0
 8009b26:	4601      	mov	r1, r0
 8009b28:	428a      	cmp	r2, r1
 8009b2a:	d100      	bne.n	8009b2e <memmove+0x2a>
 8009b2c:	bd10      	pop	{r4, pc}
 8009b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b36:	e7f7      	b.n	8009b28 <memmove+0x24>

08009b38 <_sbrk_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4d06      	ldr	r5, [pc, #24]	@ (8009b54 <_sbrk_r+0x1c>)
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	4604      	mov	r4, r0
 8009b40:	4608      	mov	r0, r1
 8009b42:	602b      	str	r3, [r5, #0]
 8009b44:	f7f8 fef8 	bl	8002938 <_sbrk>
 8009b48:	1c43      	adds	r3, r0, #1
 8009b4a:	d102      	bne.n	8009b52 <_sbrk_r+0x1a>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	b103      	cbz	r3, 8009b52 <_sbrk_r+0x1a>
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	bd38      	pop	{r3, r4, r5, pc}
 8009b54:	200195a4 	.word	0x200195a4

08009b58 <_realloc_r>:
 8009b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b5c:	4680      	mov	r8, r0
 8009b5e:	4615      	mov	r5, r2
 8009b60:	460c      	mov	r4, r1
 8009b62:	b921      	cbnz	r1, 8009b6e <_realloc_r+0x16>
 8009b64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b68:	4611      	mov	r1, r2
 8009b6a:	f7ff bc59 	b.w	8009420 <_malloc_r>
 8009b6e:	b92a      	cbnz	r2, 8009b7c <_realloc_r+0x24>
 8009b70:	f7ff fbea 	bl	8009348 <_free_r>
 8009b74:	2400      	movs	r4, #0
 8009b76:	4620      	mov	r0, r4
 8009b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b7c:	f000 f81a 	bl	8009bb4 <_malloc_usable_size_r>
 8009b80:	4285      	cmp	r5, r0
 8009b82:	4606      	mov	r6, r0
 8009b84:	d802      	bhi.n	8009b8c <_realloc_r+0x34>
 8009b86:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b8a:	d8f4      	bhi.n	8009b76 <_realloc_r+0x1e>
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	4640      	mov	r0, r8
 8009b90:	f7ff fc46 	bl	8009420 <_malloc_r>
 8009b94:	4607      	mov	r7, r0
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d0ec      	beq.n	8009b74 <_realloc_r+0x1c>
 8009b9a:	42b5      	cmp	r5, r6
 8009b9c:	462a      	mov	r2, r5
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	bf28      	it	cs
 8009ba2:	4632      	movcs	r2, r6
 8009ba4:	f7ff fbc2 	bl	800932c <memcpy>
 8009ba8:	4621      	mov	r1, r4
 8009baa:	4640      	mov	r0, r8
 8009bac:	f7ff fbcc 	bl	8009348 <_free_r>
 8009bb0:	463c      	mov	r4, r7
 8009bb2:	e7e0      	b.n	8009b76 <_realloc_r+0x1e>

08009bb4 <_malloc_usable_size_r>:
 8009bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bb8:	1f18      	subs	r0, r3, #4
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	bfbc      	itt	lt
 8009bbe:	580b      	ldrlt	r3, [r1, r0]
 8009bc0:	18c0      	addlt	r0, r0, r3
 8009bc2:	4770      	bx	lr

08009bc4 <_init>:
 8009bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bc6:	bf00      	nop
 8009bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bca:	bc08      	pop	{r3}
 8009bcc:	469e      	mov	lr, r3
 8009bce:	4770      	bx	lr

08009bd0 <_fini>:
 8009bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd2:	bf00      	nop
 8009bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bd6:	bc08      	pop	{r3}
 8009bd8:	469e      	mov	lr, r3
 8009bda:	4770      	bx	lr
