INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/Lab6_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/Player.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/RGB_still.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_still
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/Ship.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ship
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/big_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module big_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/four_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/four_t_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_t_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/pix_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pix_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/pix_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pix_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/rando_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rando_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/ring.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/sev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/ship_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ship_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/sixteen_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/sixteen_to_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_to_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/target_nums.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_nums
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sources_1/new/time_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/danie/OneDrive/Desktop/CSE100lab6/CSE100lab6.srcs/sim_1/new/Top_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
