Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 81c6f87947cc4b04aca4538d6bbc23ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port G [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMEN
Compiling module xil_defaultlib.regFILE
Compiling module xil_defaultlib.ControlUnit1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signZE
Compiling module xil_defaultlib.Datamemory
Compiling module xil_defaultlib.MUL5
Compiling module xil_defaultlib.MUL32
Compiling module xil_defaultlib.ChsePC
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.SaoMiao
Compiling module xil_defaultlib.showwhat
Compiling module xil_defaultlib.SegLED7
Compiling module xil_defaultlib.fnshow
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
