Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/luigi/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 56636b8ab41947b586a9a4ffe48f6812 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/core_logic.v:146]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/core_logic.v:150]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/graphic_controller.v:124]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/graphic_controller.v:108]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
