{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559572354276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559572354284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:32:34 2019 " "Processing started: Mon Jun 03 16:32:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559572354284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559572354284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temp_ctrl -c temp_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off temp_ctrl -c temp_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559572354284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559572355021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559572355021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads1248_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads1248_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS1248_drv-a " "Found design unit 1: ADS1248_drv-a" {  } { { "ADS1248_drv.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/ADS1248_drv.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559572366228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADS1248_drv " "Found entity 1: ADS1248_drv" {  } { { "ADS1248_drv.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/ADS1248_drv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559572366228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559572366228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_ctrl-a " "Found design unit 1: temp_ctrl-a" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559572366233 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_ctrl " "Found entity 1: temp_ctrl" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559572366233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559572366233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp_ctrl " "Elaborating entity \"temp_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559572366269 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ep temp_ctrl.vhd(51) " "VHDL Signal Declaration warning at temp_ctrl.vhd(51): used explicit default value for signal \"ep\" because signal was never assigned a value" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366270 "|temp_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "es temp_ctrl.vhd(52) " "Verilog HDL or VHDL warning at temp_ctrl.vhd(52): object \"es\" assigned a value but never read" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559572366270 "|temp_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datoConv temp_ctrl.vhd(58) " "Verilog HDL or VHDL warning at temp_ctrl.vhd(58): object \"datoConv\" assigned a value but never read" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559572366271 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp1 temp_ctrl.vhd(77) " "VHDL Signal Declaration warning at temp_ctrl.vhd(77): used explicit default value for signal \"temp1\" because signal was never assigned a value" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366271 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp2 temp_ctrl.vhd(78) " "VHDL Signal Declaration warning at temp_ctrl.vhd(78): used explicit default value for signal \"temp2\" because signal was never assigned a value" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366271 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp3 temp_ctrl.vhd(79) " "VHDL Signal Declaration warning at temp_ctrl.vhd(79): used explicit default value for signal \"temp3\" because signal was never assigned a value" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366271 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp1 temp_ctrl.vhd(184) " "VHDL Process Statement warning at temp_ctrl.vhd(184): signal \"temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559572366273 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 temp_ctrl.vhd(186) " "VHDL Process Statement warning at temp_ctrl.vhd(186): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559572366273 "|temp_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp3 temp_ctrl.vhd(188) " "VHDL Process Statement warning at temp_ctrl.vhd(188): signal \"temp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559572366274 "|temp_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS1248_drv ADS1248_drv:inst1 " "Elaborating entity \"ADS1248_drv\" for hierarchy \"ADS1248_drv:inst1\"" {  } { { "temp_ctrl.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559572366292 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "preparacion ADS1248_drv.vhd(76) " "VHDL Signal Declaration warning at ADS1248_drv.vhd(76): used explicit default value for signal \"preparacion\" because signal was never assigned a value" {  } { { "ADS1248_drv.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/ADS1248_drv.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366298 "|temp_ctrl|ADS1248_drv:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ceros ADS1248_drv.vhd(78) " "VHDL Signal Declaration warning at ADS1248_drv.vhd(78): used explicit default value for signal \"ceros\" because signal was never assigned a value" {  } { { "ADS1248_drv.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/ADS1248_drv.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559572366298 "|temp_ctrl|ADS1248_drv:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS2 VCC " "Pin \"SS2\" is stuck at VCC" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|SS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3 VCC " "Pin \"SS3\" is stuck at VCC" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|SS3"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET_ADC VCC " "Pin \"RESET_ADC\" is stuck at VCC" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559572367184 "|temp_ctrl|RESET_ADC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559572367184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559572367262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559572367529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559572367686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559572367686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559572367751 "|temp_ctrl|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559572367751 "|temp_ctrl|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559572367751 "|temp_ctrl|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO " "No output dependent on input pin \"MISO\"" {  } { { "temp_ctrl.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/temp_ctrl/temp_ctrl.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559572367751 "|temp_ctrl|MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559572367751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559572367752 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559572367752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559572367752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559572367752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559572367784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:32:47 2019 " "Processing ended: Mon Jun 03 16:32:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559572367784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559572367784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559572367784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559572367784 ""}
