0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.srcs/sources_1/new/CarryLookAheadAdder.v,1695255208,verilog,,/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.srcs/sources_1/new/CarryLookAheadAdder_tb.v,,CarryLookAheadAdder;FullAdder;LookAhead,,,,,,,,
/afs/ee.cooper.edu/user/r/ridwan.hussain/HardwareDesign/Homework2/CarryLookAheadAdder/CarryLookAheadAdder/CarryLookAheadAdder.srcs/sources_1/new/CarryLookAheadAdder_tb.v,1695344172,verilog,,,,CarryLookAhead_tb,,,,,,,,
