example-0: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1'b1;
    else
        r_reg = r_next;
    r_next = r_reg << 4;
    feedback_value = r_reg ^ (r_reg >> 4);
    q = (r_reg << 4) | feedback_value;

================================================================
example-1: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    r_reg <= (r_reg << 1) | (r_reg >> 3) | (r_reg >> 2);
    r_next <= r_reg;
    feedback_value <= r_reg;
    q <= r_next;

================================================================
example-2: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk) begin
    r_reg <= (r_reg << 1) | (r_next >> 3);
    r_next <= r_reg;
    feedback_value <= (r_reg >> 2) & 1;
    q <= feedback_value;
end

================================================================
example-3: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1;
    else
    {
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_next >> 3);
        r_next = r_next << 1;
        feedback_value = r_reg ^ r_next;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_next >> 3);
        r_next = r_next << 1;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_next >> 3);
        r_next = r_next << 1;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_next >> 3);
        r_next
================================================================
example-4: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset) r_reg = 0b01010101;
    else
    {
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_reg >> 4);
        r_reg = r_reg ^ (r_reg >> 3);
        r_reg = r_reg ^ (r_reg >> 2);
        r_reg = r_reg ^ (r_reg >> 1);
        r_reg = r_reg ^ (r_reg >> 4);
        r_next = r_reg;
        feedback_value = r_next ^ r_reg;
        r_reg = r_next;
        q = r_reg;
    }

================================================================
example-5: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1;
    else
        r_next = r_reg;
    r_reg = r_reg << 1;
    r_reg = r_reg | (r_reg >> 3);
    r_reg = r_reg | (r_reg >> 4);
    r_reg = r_reg | (r_reg >> 5);
    r_reg = r_reg | (r_reg >> 6);
    r_reg = r_reg | (r_reg >> 7);
    r_reg = r_reg | (r_reg >> 8);
    r_reg = r_reg | (r_reg >> 9);
    r_reg = r_reg | (r_reg >> 10);
    r_reg = r_reg | (r_reg >> 11);
================================================================
example-6: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
begin
    if (reset) r_reg = 1;
    else
    {
        r_reg = r_next;
        r_next = r_reg >> 1;
        feedback_value = r_reg ^ (r_reg >> 2);
        r_reg = r_reg >> 4;
    }
    q = r_reg;
end
);

// design a 4-bit Galois LFSR with taps at bit positions 5 and 3
module lfsr_4( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
================================================================
example-7: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset) r_next = 1;
    else
    {
        r_reg = r_next;
        r_next = r_reg >> 1 & 1;
        r_next = r_next ^ (r_reg >> 2 & 1);
        r_next = r_next ^ (r_reg >> 3 & 1);
        r_next = r_next ^ (r_reg >> 4 & 1);
        r_next = r_next ^ (r_reg >> 5 & 1);
        r_next = r_next ^ (r_reg >> 6 & 1);
        r_next = r_next ^ (r_reg >> 7 & 1);
        r_next = r_next ^ (r_reg >> 8 & 1);
        r_next = r_next ^ (r_reg >> 9 &
================================================================
example-8: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1;
    else
        r_reg = r_next;
    r_next = r_reg << 2 | (r_reg >> 4);
    feedback_value = r_reg ^ r_next;
    q = r_reg;

================================================================
example-9: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset) r_reg = 1'b1;
    else r_reg = r_next;
    r_next = r_reg;
    feedback_value = r_reg ^ (r_reg >> 2) ^ (r_reg >> 3) ^ (r_reg >> 4);
    q = r_reg;

================================================================
example-10: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1'b1;
    else
        r_reg = r_next;
    r_next = r_reg ^ (r_reg >> 2) ^ (r_reg >> 4);
    feedback_value = r_reg >> 2;
    q = r_reg;

================================================================
example-11: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    r_reg <= r_next;
    feedback_value <= (r_reg[2] ^ r_reg[4]);
    r_next <= r_reg[3];

================================================================
example-12: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q

always @(posedge clk)
  if (reset)
  {
    r_reg = 1;
    r_next = 1;
    feedback_value = 0;
  }
  else
  {
    r_reg = r_next;
    r_next = r_reg >> 4;
    feedback_value = r_reg & 0xF;
  }

always @(posedge clk)
  if (r_next == 1)
  {
    r_reg = r_reg >> 1;
    r_next = r_reg >> 5;
    feedback_value = feedback_value ^ (r_reg & 0x1);
  }


================================================================
example-13: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk) begin
    r_reg <= (r_reg << 1) | (r_reg >> 3) | (r_reg >> 2);
    r_next <= r_reg;
    feedback_value <= r_reg;
    q <= r_next;
end

================================================================
example-14: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    r_reg <= (r_next = r_reg << 1) ^ (r_reg >> 3) ^ (r_reg >> 5);
    feedback_value <= r_reg;
    r_next <= r_reg;
    q <= r_next;

================================================================
example-15: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 0;
    else if (r_reg == 0)
        r_reg = 1;
    else
        r_next = r_reg;
    feedback_value = r_reg ^ (r_reg >> 2) ^ (r_reg >> 4);
    q = r_next;

================================================================
example-16: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    r_reg <= (r_next = r_reg << 1) ^ (r_reg >> 4);
    feedback_value <= r_reg;
    r_next <= r_reg;
    q <= r_reg;

================================================================
example-17: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q

always @(posedge clk)
    if (reset) r_reg = 0;
    else
    {
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_reg >> 3);
        r_next = r_reg;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_reg >> 3);
        r_next = r_next ^ r_reg;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_reg >> 3);
        r_next = r_next ^ r_reg;
        r_reg = r_reg << 1;
        r_reg = r_reg | (r_reg >> 3);
        r_next = r_next ^ r_reg;
    }
    
================================================================
example-18: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
        r_reg = 1;
    else
        r_reg = r_next;
    r_next = r_reg ^ (r_reg >> 2);
    feedback_value = r_reg ^ (r_reg >> 3);
    q = r_reg;

================================================================
example-19: 
// Design a 5-bit maximal-length Galois LFSR with taps at bit positions 5 and 3
module lfsr( 
    input clk,
    input reset,
    output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;
// on reset set the value of r_reg to 1
// otherwise assign r_next to r_reg
// assign the xor of bit positions 2 and 4 of r_reg to feedback_value
// assign feedback concatenated with 4 most significant bits of r_reg to r_next
// assign r_reg to the output q
always @(posedge clk)
    if (reset)
    {
        r_reg = 1;
        r_next = 1;
        feedback_value = 0;
    }
    else
    {
        r_reg = r_next;
        r_next = r_reg >> 1;
        feedback_value = r_reg ^ (r_reg >> 2);
    }

================================================================
