{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@122:132@HdlIdDef", "  output          dsync;\n\n  wire            chan_valid;\n  wire [3:0]      enable_cnt;\n  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@125:135", "  wire [3:0]      enable_cnt;\n  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@120:130", "  output  [127:0] ddata;\n  output          dvalid;\n  output          dsync;\n\n  wire            chan_valid;\n  wire [3:0]      enable_cnt;\n  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@126:136", "  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@124:134", "  wire            chan_valid;\n  wire [3:0]      enable_cnt;\n  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n  reg  [7:0]      path_enabled = 0;\n  reg  [7:0]      path_enabled_d1 = 0;\n  reg  [6:0]      counter_0 = 0;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@121:131", "  output          dvalid;\n  output          dsync;\n\n  wire            chan_valid;\n  wire [3:0]      enable_cnt;\n  wire [2:0]      enable_cnt_0;\n  wire [2:0]      enable_cnt_1;\n\n  reg  [127:0]    packed_data = 0;\n  reg  [63:0]     temp_data_0 = 0;\n  reg  [63:0]     temp_data_1 = 0;\n"]], "Diff Content": {"Delete": [[127, "  wire [2:0]      enable_cnt_1;\n"]], "Add": [[127, "  reg  [3:0]      enable_cnt;\n"], [127, "  reg  [2:0]      enable_cnt_0;\n"], [127, "  reg  [2:0]      enable_cnt_1;\n"]]}}