/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [27:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_35z[0] ? _00_ : celloutsig_0_24z;
  assign celloutsig_0_5z = in_data[27] ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_13z : celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_7z[0] ? celloutsig_0_5z : celloutsig_0_7z[3];
  assign celloutsig_0_10z = celloutsig_0_3z[3] ? celloutsig_0_2z : celloutsig_0_3z[3];
  assign celloutsig_0_11z = celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_0_19z = in_data[12] ? celloutsig_0_8z : celloutsig_0_7z[4];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z[3] : in_data[21];
  assign celloutsig_0_52z = ~(celloutsig_0_40z[4] | celloutsig_0_5z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z | celloutsig_1_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_8z | celloutsig_0_2z);
  assign celloutsig_0_0z = ~((in_data[62] | in_data[92]) & (in_data[55] | in_data[32]));
  assign celloutsig_1_13z = ~((celloutsig_1_6z[16] | in_data[149]) & (celloutsig_1_7z | celloutsig_1_5z[2]));
  assign celloutsig_1_0z = in_data[172] | in_data[184];
  assign celloutsig_1_4z = celloutsig_1_1z[2] ^ in_data[190];
  assign celloutsig_1_18z = ~(celloutsig_1_6z[10] ^ celloutsig_1_15z[4]);
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 4'h0;
    else _18_ <= { _00_, celloutsig_0_52z, celloutsig_0_10z, celloutsig_0_15z };
  assign out_data[3:0] = _18_;
  reg [3:0] _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_12z[0], celloutsig_0_18z };
  assign { _01_[3:2], _00_, _01_[0] } = _19_;
  assign celloutsig_0_40z = { celloutsig_0_18z[2:1], celloutsig_0_14z } & { in_data[53:51], celloutsig_0_39z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[35:18], celloutsig_0_3z } & { in_data[73:50], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = { in_data[42:40], celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_6z[16:15], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z[5], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z } & celloutsig_0_1z;
  assign celloutsig_0_1z = { in_data[18:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } & in_data[6:2];
  assign celloutsig_0_4z = { in_data[52:44], celloutsig_0_0z } == { celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_9z = { in_data[100:99], celloutsig_1_0z } == celloutsig_1_5z;
  assign celloutsig_0_30z = { _00_, celloutsig_0_15z, celloutsig_0_24z } > celloutsig_0_6z[16:14];
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_3z } > { celloutsig_0_14z[4:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_24z = celloutsig_0_23z[3:1] > celloutsig_0_18z;
  assign celloutsig_0_14z = { in_data[11:2], celloutsig_0_2z } % { 1'h1, in_data[81:80], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_35z = - { celloutsig_0_23z[8], celloutsig_0_16z, 1'h1, celloutsig_0_8z };
  assign celloutsig_0_23z = - { celloutsig_0_18z[1:0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_53z = ~ celloutsig_0_7z[5:0];
  assign celloutsig_1_1z = ~ { in_data[161:149], celloutsig_1_0z };
  assign celloutsig_1_3z = ~ in_data[163:158];
  assign celloutsig_0_12z = ~ { celloutsig_0_7z[5:0], celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } | { celloutsig_0_14z[2:1], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[17:10] >>> { celloutsig_0_1z[4:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[108], celloutsig_1_0z, celloutsig_1_4z } >>> { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[132:121], celloutsig_1_3z } >>> { in_data[130], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_2z = ~((in_data[167] & in_data[117]) | in_data[149]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_7z[2]) | celloutsig_0_14z[6]);
  assign { celloutsig_1_15z[3], celloutsig_1_15z[0], celloutsig_1_15z[2], celloutsig_1_15z[4] } = ~ { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign _01_[1] = _00_;
  assign celloutsig_1_15z[1] = celloutsig_1_15z[2];
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
