// Seed: 737956047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_1 = 0;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    inout tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7
    , id_11,
    output tri1 id_8,
    input wor id_9
    , id_12
);
  logic id_13 = id_9;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11
  );
endmodule
