#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 19 09:00:51 2019
# Process ID: 6556
# Current directory: E:/VivadoProjects/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3180 E:\VivadoProjects\project_4\project_4.xpr
# Log file: E:/VivadoProjects/project_4/vivado.log
# Journal file: E:/VivadoProjects/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProjects/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 780.219 ; gain = 113.711
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:01:43 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:01:43 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property top StepMotorInterface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top StepMotorInterface [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:03:49 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:03:49 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1699.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1699.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDCP => LDCP (inverted pins: CLR) (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1803.047 ; gain = 982.855
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2937.727 ; gain = 1084.902
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2992.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3015.551 ; gain = 0.000
set_property top StepMotorState [current_fileset]
set_property top StepMotorState_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorState_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorState_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorState_tb_behav xil_defaultlib.StepMotorState_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorState_tb_behav xil_defaultlib.StepMotorState_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.StepMotorState_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorState_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorState_tb_behav -key {Behavioral:sim_1:Functional:StepMotorState_tb} -tclbatch {StepMotorState_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorState_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorState_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.215 ; gain = 0.645
set_property top StepMotorInterface [current_fileset]
update_compile_order -fileset sources_1
set_property top StepMotorInterface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:34:19 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:34:19 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3023.148 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3135.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 3135.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDCP => LDCP (inverted pins: CLR) (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3152.688 ; gain = 115.539
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:43:44 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:43:44 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:46:53 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:46:53 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 09:59:38 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 09:59:38 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:01:38 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:01:38 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4004.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4004.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4004.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDCP => LDCP (inverted pins: CLR) (GND, LUT3, LUT3, LDCE, VCC): 1 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A580DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:14:11 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:14:11 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
close_hw
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:34:21 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:34:21 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:37:50 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:37:50 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:42:05 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:42:05 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:46:41 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:46:41 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 10:51:38 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 10:51:38 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4004.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4004.188 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 11:03:57 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 11:03:57 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 11:07:17 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 11:07:17 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv w ]
add_files E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv
update_compile_order -fileset sources_1
close_hw
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" Line 1. Module ClkDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4004.188 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 11:31:41 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 11:31:41 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClkDiv_tb.sv w ]
add_files -fileset sim_1 E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClkDiv_tb.sv
update_compile_order -fileset sim_1
set_property top ClkDiv [current_fileset]
update_compile_order -fileset sources_1
set_property top ClockDivider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClockDivider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClockDivider_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.ClockDivider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ClockDivider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_tb_behav -key {Behavioral:sim_1:Functional:ClockDivider_tb} -tclbatch {ClockDivider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ClockDivider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4004.188 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClockDivider_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_tb_behav -key {Behavioral:sim_1:Functional:ClockDivider_tb} -tclbatch {ClockDivider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ClockDivider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4004.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw
set_property top ClkDiv_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClkDiv_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClkDiv_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClkDiv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClkDiv_tb_behav xil_defaultlib.ClkDiv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" Line 1. Module ClkDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.ClkDiv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ClkDiv_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/ClkDiv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/ClkDiv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 19 11:41:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 11:41:40 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4004.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClkDiv_tb_behav -key {Behavioral:sim_1:Functional:ClkDiv_tb} -tclbatch {ClkDiv_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ClkDiv_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClkDiv_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4004.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4004.188 ; gain = 0.000
set_property top StepMotorInterface [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 11:43:24 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 11:43:24 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top ClockDivider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top ClockDivider [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClockDivider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClockDivider_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.ClockDivider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ClockDivider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_tb_behav -key {Behavioral:sim_1:Functional:ClockDivider_tb} -tclbatch {ClockDivider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ClockDivider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4004.188 ; gain = 0.000
run 10ms
set_property top StepMotorInterface [current_fileset]
update_compile_order -fileset sources_1
set_property top StepMotorInterface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4004.188 ; gain = 0.000
run 1s
run: Time (s): cpu = 00:03:30 ; elapsed = 00:02:59 . Memory (MB): peak = 4004.188 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 12:07:23 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 12:07:23 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4004.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4004.188 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4004.188 ; gain = 0.000
run 100ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4004.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4010.199 ; gain = 0.000
run 100ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4010.199 ; gain = 0.000
set_property top ClockDivider [current_fileset]
update_compile_order -fileset sources_1
set_property top ClockDivider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ClockDivider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ClockDivider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/ClockDivider_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ClockDivider_tb_behav xil_defaultlib.ClockDivider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.ClockDivider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ClockDivider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ClockDivider_tb_behav -key {Behavioral:sim_1:Functional:ClockDivider_tb} -tclbatch {ClockDivider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ClockDivider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ClockDivider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4010.199 ; gain = 0.000
set_property top StepMotorInterface [current_fileset]
set_property top StepMotorInterface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StepMotorInterface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StepMotorInterface_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1583328d21ac4deabd9716505b098edd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StepMotorInterface_tb_behav xil_defaultlib.StepMotorInterface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" Line 1. Module ClkDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.StepMotorState
Compiling module xil_defaultlib.ClkDiv
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.StepMotorInterface
Compiling module xil_defaultlib.StepMotorInterface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot StepMotorInterface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StepMotorInterface_tb_behav -key {Behavioral:sim_1:Functional:StepMotorInterface_tb} -tclbatch {StepMotorInterface_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StepMotorInterface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StepMotorInterface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4442.211 ; gain = 0.266
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 12:24:57 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 12:24:57 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VivadoProjects/project_4/project_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 19 12:30:32 2019] Launched synth_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/synth_1/runme.log
[Tue Nov 19 12:30:32 2019] Launched impl_1...
Run output will be captured here: E:/VivadoProjects/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A580DEA
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/VivadoProjects/project_4/project_4.runs/impl_1/StepMotorInterface.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 12:33:33 2019...
