==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17142 ; free virtual = 32249
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 17142 ; free virtual = 32249
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 17121 ; free virtual = 32237
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_HTA/solution1/top.cc:246: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 17091 ; free virtual = 32209
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Ext_HTA/solution1/top.cc:335) in function 'Ext_HTA' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buddy_tree.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:399:9) to (Ext_HTA/solution1/top.cc:404:13) in function 'Ext_HTA'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:428:29) to (Ext_HTA/solution1/top.cc:443:33) in function 'Ext_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:178:26) to (Ext_HTA/solution1/top.cc:205:8) in function 'Ext_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:208:32) in function 'Ext_HTA'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'Ext_HTA'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'Ext_HTA'.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (Ext_HTA/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 17053 ; free virtual = 32175
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V' (Ext_HTA/solution1/top.cc:295:32)
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V' (Ext_HTA/solution1/top.cc:338:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 568.426 ; gain = 192.863 ; free physical = 17043 ; free virtual = 32166
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_HTA' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.17 seconds; current allocated memory: 138.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 138.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_52', Ext_HTA/solution1/top.cc:404)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 140.150 MB.
WARNING: [HLS 200-433] Loop - Loop 3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 142.132 MB.
WARNING: [HLS 200-433] Loop - Loop 3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 142.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_HTA' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_buddy_tree_V' to 'Ext_HTA_buddy_trebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_group_tree_V' to 'Ext_HTA_group_trecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_group_tree_mask_V' to 'Ext_HTA_group_tredEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_shift_constant_V' to 'Ext_HTA_shift_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_addr_tree_map_V' to 'Ext_HTA_addr_treefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_mux_164_64_1_1' to 'Ext_HTA_mux_164_6g8j' due to the length limit 20
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'Ext_HTA/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16939 ; free virtual = 32062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 16939 ; free virtual = 32062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (Ext_HTA/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 16907 ; free virtual = 32033
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] Ext_HTA/solution1/top.cc:246: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 16893 ; free virtual = 32021
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (Ext_HTA/solution1/top.cc:335) in function 'Ext_HTA' completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'buddy_tree.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:399:9) to (Ext_HTA/solution1/top.cc:404:13) in function 'Ext_HTA'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:428:29) to (Ext_HTA/solution1/top.cc:443:33) in function 'Ext_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:178:26) to (Ext_HTA/solution1/top.cc:205:8) in function 'Ext_HTA'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Ext_HTA/solution1/top.cc:208:32) in function 'Ext_HTA'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'Ext_HTA'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i64P.i4' into 'Ext_HTA'.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (Ext_HTA/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.590 ; gain = 129.027 ; free physical = 16864 ; free virtual = 31995
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.414 ; gain = 192.852 ; free physical = 16844 ; free virtual = 31975
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Ext_HTA' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.29 seconds; current allocated memory: 138.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Ext_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_52', Ext_HTA/solution1/top.cc:404)) in the first pipeline iteration (II = 1 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 140.160 MB.
WARNING: [HLS 200-433] Loop - Loop 3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 142.112 MB.
WARNING: [HLS 200-433] Loop - Loop 3 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 5 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 142.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Ext_HTA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_layer_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_target_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_allocated_addr_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Ext_HTA/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Ext_HTA' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_buddy_tree_V' to 'Ext_HTA_buddy_trebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_group_tree_V' to 'Ext_HTA_group_trecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_group_tree_mask_V' to 'Ext_HTA_group_tredEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_shift_constant_V' to 'Ext_HTA_shift_coneOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_addr_tree_map_V' to 'Ext_HTA_addr_treefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Ext_HTA_mux_164_64_1_1' to 'Ext_HTA_mux_164_6g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Ext_HTA_mux_164_6g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Ext_HTA'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 147.935 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

