// Mem file initialization records.
//
// SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
// Vivado v2018.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Monday December 18, 2023 - 06:18:17 am, from:
//
//     Map file     - h:\FPGA\VGA\blase\blase.srcs\sources_1\bd\blaze\ip\blaze_microblaze_mcs_0_0\bd_0\bd_974d.bmm
//     Data file(s) - h:/FPGA/VGA/blase/blase.srcs/sources_1/bd/blaze/ip/blaze_microblaze_0_0/data/mb_bootloop_le.elf, h:/FPGA/VGA/blase/blase.srcs/sources_1/bd/blaze/ip/blaze_microblaze_mcs_0_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf
//
// Address space 'blaze_microblaze_mcs_0_inst_microblaze_I.blaze_microblaze_mcs_0_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
