
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Sun Dec  4 14:50:17 2022
Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
<CMD> init_design
#% Begin Load MMMC data ... (date=12/04 15:13:24, mem=815.7M)
#% End Load MMMC data ... (date=12/04 15:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.1M, current mem=816.1M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Dec  4 15:13:25 2022
viaInitial ends at Sun Dec  4 15:13:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=19.5M, fe_cpu=1.56min, fe_real=23.13min, fe_mem=795.3M) ***
#% Begin Load netlist data ... (date=12/04 15:13:25, mem=829.3M)
*** Begin netlist parsing (mem=795.3M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'

*** Memory Usage v#1 (Current mem = 796.344M, initial mem = 290.164M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=796.3M) ***
#% End Load netlist data ... (date=12/04 15:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.8M, current mem=836.8M)
Ignoring unreferenced cell pad_bidirhe_buffered.
Warning: The top level cell is ambiguous.
Setting top level cell to be sixteenbitcpu_top_pads.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** Netlist is NOT unique.
** info: there are 100 modules.
** info: there are 4466 stdCell insts.
** info: there are 58 Pad insts.

*** Memory Usage v#1 (Current mem = 841.258M, initial mem = 290.164M) ***
Reading IO assignment file "tsmc_template/innovus/SCRIPTS/place_io.io" ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
Current (total cpu=0:01:34, real=0:23:09, peak res=1095.1M, current mem=1095.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 2 Warnings and 2 Errors.
WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1096.0M, current mem=1095.0M)
Current (total cpu=0:01:34, real=0:23:09, peak res=1096.0M, current mem=1095.0M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPECO-560           1  The netlist is not unique, because the m...
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
ERROR     TCLCMD-1109          1  Could not find source for %s command     
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 92 warning(s), 2 error(s)

<CMD> selectInst pad_memout13/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout5/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout9/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_gnd0
<CMD> deselectAll
<CMD> selectInst pad_memout13/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout5/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout9/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out13/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout1/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out5/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out9/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out1/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out2/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out10/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out6/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout2/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out14/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout10/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout6/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout14/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out11/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out7/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout3/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out15/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout11/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout7/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout15/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout12/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout4/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout8/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out12/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_memout0/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out4/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out8/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_mem12
<CMD> deselectAll
<CMD> selectInst pad_mem4
<CMD> deselectAll
<CMD> selectInst pad_mem8
<CMD> deselectAll
<CMD> selectInst pad_in0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem13
<CMD> deselectAll
<CMD> selectInst pad_mem5
<CMD> deselectAll
<CMD> selectInst pad_mem9
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> deselectAll
<CMD> selectInst pad_mem1
<CMD> deselectAll
<CMD> selectInst pad_mem2
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> deselectAll
<CMD> selectInst pad_mem10
<CMD> deselectAll
<CMD> selectInst pad_mem6
<CMD> deselectAll
<CMD> selectInst pad_mem14
<CMD> deselectAll
<CMD> selectInst pad_mem3
<CMD> deselectAll
<CMD> selectInst pad_in3
<CMD> deselectAll
<CMD> selectInst pad_mem11
<CMD> deselectAll
<CMD> selectInst pad_mem7
<CMD> deselectAll
<CMD> selectInst pad_mem15
<CMD> deselectAll
<CMD> selectInst pad_mem12
<CMD> deselectAll
<CMD> selectInst pad_mem4
<CMD> deselectAll
<CMD> selectInst pad_mem8
<CMD> deselectAll
<CMD> selectInst pad_in0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem13
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> deselectAll
<CMD> selectInst pad_mem1
<CMD> deselectAll
<CMD> selectInst pad_mem2
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> deselectAll
<CMD> selectInst pad_mem10
<CMD> deselectAll
<CMD> selectInst pad_mem14
<CMD> deselectAll
<CMD> selectInst pad_mem3
<CMD> deselectAll
<CMD> selectInst pad_in3
<CMD> deselectAll
<CMD> selectInst pad_mem11
<CMD> deselectAll
<CMD> selectInst pad_mem7
<CMD> deselectAll
<CMD> selectInst pad_mem15
<CMD> deselectAll
<CMD> selectInst pad_mem12
<CMD> deselectAll
<CMD> selectInst pad_mem4
<CMD> deselectAll
<CMD> selectInst pad_mem8
<CMD> deselectAll
<CMD> selectInst pad_in0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem13
<CMD> deselectAll
<CMD> selectInst pad_mem5
<CMD> deselectAll
<CMD> selectInst pad_mem9
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> deselectAll
<CMD> selectInst pad_mem1
<CMD> deselectAll
<CMD> selectInst pad_mem2
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> deselectAll
<CMD> selectInst pad_mem10
<CMD> deselectAll
<CMD> selectInst pad_mem6
<CMD> deselectAll
<CMD> selectInst pad_mem14
<CMD> deselectAll
<CMD> selectInst pad_mem3
<CMD> deselectAll
<CMD> selectInst pad_in3
<CMD> deselectAll
<CMD> selectInst pad_mem11
<CMD> deselectAll
<CMD> selectInst pad_mem7
<CMD> deselectAll
<CMD> selectInst pad_mem15
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isSelectable 1
<CMD> setLayerPreference node_cell -isSelectable 0
<CMD> setLayerPreference node_cell -isSelectable 1
<CMD> setLayerPreference node_cell -isSelectable 0
<CMD> setLayerPreference node_cell -isSelectable 1
<CMD> setLayerPreference node_cell -isSelectable 0
<CMD> setLayerPreference cellBlkgObj -isSelectable 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> zoomBox -594.54750 -180.65800 5532.93350 2053.50650
<CMD> zoomBox -917.99250 -281.07400 6290.80900 2347.35500
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> uiSetTool ruler
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core7T -r 0.1 0.7 20 0.0 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPreference MinFPModuleSize 1
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out1
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out6
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out3
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out1
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out0
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out1
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out3
<CMD> deselectAll
<CMD> selectObject Module pad_addr_out4
<CMD> deselectAll
<CMD> selectObject Module pad_memout2
<CMD> deselectAll
<CMD> selectObject Module cpu
<CMD> deselectAll
<CMD> selectObject Module cpu
<CMD> deselectAll
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1265.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
*** Begin SPECIAL ROUTE on Sun Dec  4 16:34:00 2022 ***
SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project
SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2465.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 32 macros, 22 used
Read in 75 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  54 pad components: 0 unplaced, 54 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 52 logical pins
Read in 52 nets
Read in 2 special nets, 2 routed
Read in 150 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Core ports routed: 624
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 312
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2467.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 936 wires.
ViaGen created 1872 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       936      |       NA       |
|  VIA12 |       624      |        0       |
|  VIA23 |       624      |        0       |
|  VIA34 |       624      |        0       |
+--------+----------------+----------------+
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1306.63 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 61 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1325.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1325.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1325.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 3423 (76.2%) nets
3		: 406 (9.0%) nets
4     -	14	: 541 (12.0%) nets
15    -	39	: 115 (2.6%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4426 (0 fixed + 4426 movable) #buf cell=0 #inv cell=356 #block=0 (0 floating + 0 preplaced)
#ioInst=58 #net=4491 #term=13599 #term/net=3.03, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
stdCell: 4426 single + 0 double + 0 multi
Total standard cell length = 17.2570 (mm), area = 0.0676 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.046.
Density for the design = 0.046.
       = stdcell_area 30816 sites (67647 um^2) / alloc_area 677047 sites (1486254 um^2).
Pin Density = 0.02009.
            = total # of pins 13599 / total area 677047.
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.150e+04 (3.66e+04 3.49e+04)
              Est.  stn bbox = 7.882e+04 (4.02e+04 3.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1331.3M
Iteration  2: Total net bbox = 7.150e+04 (3.66e+04 3.49e+04)
              Est.  stn bbox = 7.882e+04 (4.02e+04 3.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1331.3M
Iteration  3: Total net bbox = 8.170e+04 (4.06e+04 4.11e+04)
              Est.  stn bbox = 9.561e+04 (4.72e+04 4.84e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1342.2M
Active setup views:
    wc
Iteration  4: Total net bbox = 7.825e+04 (3.90e+04 3.93e+04)
              Est.  stn bbox = 9.079e+04 (4.48e+04 4.60e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1342.2M
Iteration  5: Total net bbox = 6.939e+04 (3.46e+04 3.48e+04)
              Est.  stn bbox = 7.909e+04 (3.90e+04 4.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1342.2M
Iteration  6: Total net bbox = 1.181e+05 (5.74e+04 6.07e+04)
              Est.  stn bbox = 1.360e+05 (6.59e+04 7.01e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1342.2M
Iteration  7: Total net bbox = 1.201e+05 (5.93e+04 6.07e+04)
              Est.  stn bbox = 1.380e+05 (6.79e+04 7.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.2M
Iteration  8: Total net bbox = 1.201e+05 (5.93e+04 6.07e+04)
              Est.  stn bbox = 1.380e+05 (6.79e+04 7.01e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1342.2M
Iteration  9: Total net bbox = 1.290e+05 (6.82e+04 6.07e+04)
              Est.  stn bbox = 1.529e+05 (8.16e+04 7.13e+04)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 1342.2M
Iteration 10: Total net bbox = 1.290e+05 (6.82e+04 6.07e+04)
              Est.  stn bbox = 1.529e+05 (8.16e+04 7.13e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1342.2M
Iteration 11: Total net bbox = 1.330e+05 (6.74e+04 6.55e+04)
              Est.  stn bbox = 1.592e+05 (8.14e+04 7.78e+04)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 1342.2M
Iteration 12: Total net bbox = 1.330e+05 (6.74e+04 6.55e+04)
              Est.  stn bbox = 1.592e+05 (8.14e+04 7.78e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1342.2M
Iteration 13: Total net bbox = 1.355e+05 (6.85e+04 6.70e+04)
              Est.  stn bbox = 1.625e+05 (8.28e+04 7.98e+04)
              cpu = 0:00:01.1 real = 0:00:03.0 mem = 1348.4M
Iteration 14: Total net bbox = 1.355e+05 (6.85e+04 6.70e+04)
              Est.  stn bbox = 1.625e+05 (8.28e+04 7.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1348.4M
Iteration 15: Total net bbox = 1.451e+05 (7.31e+04 7.19e+04)
              Est.  stn bbox = 1.720e+05 (8.73e+04 8.47e+04)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1370.5M
Iteration 16: Total net bbox = 1.451e+05 (7.31e+04 7.19e+04)
              Est.  stn bbox = 1.720e+05 (8.73e+04 8.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.5M
*** cost = 1.451e+05 (7.31e+04 7.19e+04) (cpu for global=0:00:09.4) real=0:00:14.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:00:06.4 real: 0:00:06.4
Core Placement runtime cpu: 0:00:07.5 real: 0:00:10.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:42 mem=1370.5M) ***
Total net bbox length = 1.451e+05 (7.315e+04 7.194e+04) (ext = 2.042e+04)
Move report: Detail placement moves 4426 insts, mean move: 2.29 um, max move: 24.11 um 
	Max move on inst (cpu/datapath/regFile/U1866): (600.40, 916.06) --> (624.40, 916.16)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1378.5MB
Summary Report:
Instances move: 4426 (out of 4426 movable)
Instances flipped: 0
Mean displacement: 2.29 um
Max displacement: 24.11 um (Instance: cpu/datapath/regFile/U1866) (600.396, 916.055) -> (624.4, 916.16)
	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
Total net bbox length = 1.413e+05 (6.928e+04 7.201e+04) (ext = 2.049e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1378.5MB
*** Finished refinePlace (0:06:42 mem=1378.5M) ***
*** End of Placement (cpu=0:00:10.1, real=0:00:14.0, mem=1341.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
Density distribution unevenness ratio = 87.040%
*** Free Virtual Timing Model ...(mem=1341.5M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3164 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20273
[NR-eGR] #PG Blockages       : 3164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4439 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.594460e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        44( 0.04%)   ( 0.04%) 
[NR-eGR]  METAL3  (3)        46( 0.04%)   ( 0.04%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               90( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.07 seconds, mem = 1345.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1345.42 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1345.42 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1345.42 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1345.42 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1345.42 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[NR-eGR] METAL2  (2V) length: 5.028890e+04um, number of vias: 17379
[NR-eGR] METAL3  (3H) length: 6.527752e+04um, number of vias: 3286
[NR-eGR] METAL4  (4V) length: 3.658924e+04um, number of vias: 520
[NR-eGR] METAL5  (5H) length: 1.382752e+04um, number of vias: 20
[NR-eGR] METAL6  (6V) length: 4.404100e+02um, number of vias: 0
[NR-eGR] Total length: 1.664236e+05um, number of vias: 34648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.13 seconds, mem = 1335.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:17, mem = 1332.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> zoomBox -1365.24450 40.45250 3061.86050 1654.63650
<CMD> zoomBox -1045.87000 148.20900 2717.16950 1520.26550
<CMD> zoomBox -774.40150 239.80200 2424.18200 1406.05000
<CMD> zoomBox -34.61150 487.89350 1635.07100 1096.68300
<CMD> zoomBox 89.75700 531.47150 1508.98850 1048.94300
<CMD> zoomBox 195.47050 568.51300 1401.81800 1008.36400
<CMD> zoomBox 361.70550 626.76050 1233.29200 944.55300
<CMD> zoomBox 426.62650 649.50850 1167.47600 919.63250
<CMD> zoomBox -34.61600 487.89200 1635.07350 1096.68400
<CMD> zoomBox -793.84050 221.86400 2404.75950 1388.11800
<CMD> zoomBox -1074.13900 123.64950 2688.92000 1495.71300
<CMD> zoomBox -1450.63950 22.38350 2976.48850 1636.57600
<CMD> zoomBox -1892.81850 -93.69800 3315.56800 1805.35200
<CMD> checkPlace tsmc_template/innovus/RPT/16bitcpu.checkPlace.rpt
Begin checking placement ... (start mem=1333.9M, init mem=1333.9M)
*info: Placed = 4426          
*info: Unplaced = 0           
Placement Density:4.55%(67647/1486254)
Placement Density (including fixed std cells):4.55%(67647/1486254)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1333.9M)
<CMD> setDrawView place
<CMD> fit
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix sixteenbitcpu_top_pads_preCTS -outDir RPT
AAE DB initialization (MEM=1314.8 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:07:01.1/1:48:29.8 (0.1), mem = 1314.8M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1312.8M)
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1312.805M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1321.84)
Total number of fetched objects 4496
End delay calculation. (MEM=1428.75 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1428.75 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:02 mem=1420.8M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.254   |      1 (1)       |
|   max_tran     |    55 (1483)     |   -3.729   |    55 (1483)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.552%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
Total CPU time: 0.79 sec
Total Real time: 2.0 sec
Total Memory Usage: 1390.011719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.7 (0.3), totSession cpu/real = 0:07:01.9/1:48:32.5 (0.1), mem = 1390.0M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1342.7M, totSessionCpu=0:07:05 **
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.2 (0.1), mem = 1392.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1343.2M, totSessionCpu=0:07:05 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** InitOpt #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.5M, totSessionCpu=0:07:05 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1414.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3164 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20273
[NR-eGR] #PG Blockages       : 3164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4439 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.602849e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        41( 0.04%)   ( 0.04%) 
[NR-eGR]  METAL3  (3)        46( 0.04%)   ( 0.04%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               88( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1436.40 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1436.40 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1436.40 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1436.40 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[NR-eGR] METAL2  (2V) length: 4.956442e+04um, number of vias: 17271
[NR-eGR] METAL3  (3H) length: 6.572636e+04um, number of vias: 3340
[NR-eGR] METAL4  (4V) length: 3.667176e+04um, number of vias: 553
[NR-eGR] METAL5  (5H) length: 1.428700e+04um, number of vias: 40
[NR-eGR] METAL6  (6V) length: 9.697450e+02um, number of vias: 0
[NR-eGR] Total length: 1.672193e+05um, number of vias: 34647
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.40 sec, Curr Mem: 1414.89 MB )
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1409.887M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1411.9)
Total number of fetched objects 4496
End delay calculation. (MEM=1439.85 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1439.85 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:06 mem=1439.9M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.296   |      1 (1)       |
|   max_tran     |    56 (1230)     |   -3.724   |    56 (1230)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.552%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1356.6M, totSessionCpu=0:07:06 **
*** InitOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:02.8 (0.4), totSession cpu/real = 0:07:05.9/1:49:18.1 (0.1), mem = 1410.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1410.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1410.1M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:07:06.0/1:49:18.3 (0.1), mem = 1410.1M
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 6 candidate Inverter cell


Netlist preparation processing... 
Removed 17 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.5/0:00:00.8 (0.6), totSession cpu/real = 0:07:06.4/1:49:19.1 (0.1), mem = 1475.1M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:07:06.5/1:49:19.2 (0.1), mem = 1475.1M
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
*** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:07:06.7/1:49:19.5 (0.1), mem = 1475.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] : totSession cpu/real = 0:07:06.7/1:49:19.5 (0.1), mem = 1475.1M
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
*** Starting multi-driver net buffering ***
*summary: 2 non-ignored multi-driver nets.
*       : 2 unbuffered.
*       : 0 bufferable.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=1494.2M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.6), totSession cpu/real = 0:07:06.9/1:49:19.8 (0.1), mem = 1475.1M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] : totSession cpu/real = 0:07:06.9/1:49:19.8 (0.1), mem = 1475.1M
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    78|  1535|    -4.05|    26|    26|    -1.39|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.53%|          |         |
|     1|     1|    -0.05|    23|    23|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|      57|      97|       0|  4.62%| 0:00:00.0|  1546.9M|
|     1|     1|    -0.05|    23|    23|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.62%| 0:00:00.0|  1546.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 24 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is multi driver net.
*info:    23 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1546.9M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:07:07.6/1:49:20.7 (0.1), mem = 1484.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1422.1M, totSessionCpu=0:07:08 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:07.6/1:49:20.8 (0.1), mem = 1485.8M
*info: 52 io nets excluded
*info: 2 multi-driver nets excluded.
*info: 49 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+----------+---------+-------------+
|   0.000|   0.000|    4.62%|   0:00:00.0| 1505.9M|        wc|       NA| NA          |
+--------+--------+---------+------------+--------+----------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1505.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1505.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.3), totSession cpu/real = 0:07:07.9/1:49:21.6 (0.1), mem = 1484.8M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:07:07.9/1:49:21.7 (0.1), mem = 1503.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    4.62%|        -|   0.000|   0.000|   0:00:00.0| 1505.9M|
|    4.62%|        0|   0.000|   0.000|   0:00:00.0| 1526.0M|
|    4.62%|        0|   0.000|   0.000|   0:00:00.0| 1526.0M|
|    4.62%|       14|   0.000|   0.000|   0:00:00.0| 1549.6M|
|    4.61%|       20|   0.000|   0.000|   0:00:00.0| 1549.6M|
|    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1549.6M|
|    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1549.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.61
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), totSession cpu/real = 0:07:08.6/1:49:22.8 (0.1), mem = 1549.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1487.49M, totSessionCpu=0:07:09).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:07:08.6/1:49:22.8 (0.1), mem = 1487.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3164 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20264
[NR-eGR] #PG Blockages       : 3164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4566 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.599870e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        54( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  METAL3  (3)        46( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              100( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.15 seconds, mem = 1502.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  8: Total net bbox = 1.367e+05 (6.82e+04 6.85e+04)
              Est.  stn bbox = 1.571e+05 (7.97e+04 7.74e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1524.9M
Iteration  9: Total net bbox = 1.353e+05 (6.77e+04 6.76e+04)
              Est.  stn bbox = 1.557e+05 (7.93e+04 7.64e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1524.9M
Iteration 10: Total net bbox = 1.399e+05 (6.98e+04 7.01e+04)
              Est.  stn bbox = 1.605e+05 (8.14e+04 7.91e+04)
              cpu = 0:00:06.6 real = 0:00:07.0 mem = 1574.8M
Iteration 11: Total net bbox = 1.459e+05 (7.28e+04 7.31e+04)
              Est.  stn bbox = 1.667e+05 (8.44e+04 8.22e+04)
              cpu = 0:00:16.5 real = 0:00:17.0 mem = 1671.0M
Iteration 12: Total net bbox = 1.469e+05 (7.35e+04 7.34e+04)
              Est.  stn bbox = 1.678e+05 (8.52e+04 8.26e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1547.0M
Move report: Timing Driven Placement moves 4548 insts, mean move: 8.63 um, max move: 151.01 um 
	Max move on inst (cpu/datapath/U14): (769.44, 696.64) --> (761.45, 839.67)

Finished Incremental Placement (cpu=0:00:26.1, real=0:00:26.0, mem=1547.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:35 mem=1547.0M) ***
Total net bbox length = 1.489e+05 (7.531e+04 7.355e+04) (ext = 2.046e+04)
Move report: Detail placement moves 4548 insts, mean move: 1.79 um, max move: 22.24 um 
	Max move on inst (cpu/datapath/regFile/U17): (631.45, 750.89) --> (609.84, 751.52)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1547.0MB
Summary Report:
Instances move: 4548 (out of 4548 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 22.24 um (Instance: cpu/datapath/regFile/U17) (631.453, 750.894) -> (609.84, 751.52)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 1.449e+05 (7.096e+04 7.390e+04) (ext = 2.053e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1547.0MB
*** Finished refinePlace (0:07:35 mem=1547.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3164 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20264
[NR-eGR] #PG Blockages       : 3164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4566 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.579760e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        44( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               45( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.15 seconds, mem = 1536.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1536.50 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1536.50 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1536.50 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1536.50 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13681
[NR-eGR] METAL2  (2V) length: 5.032561e+04um, number of vias: 17633
[NR-eGR] METAL3  (3H) length: 6.682788e+04um, number of vias: 3444
[NR-eGR] METAL4  (4V) length: 3.546538e+04um, number of vias: 491
[NR-eGR] METAL5  (5H) length: 1.167628e+04um, number of vias: 29
[NR-eGR] METAL6  (6V) length: 7.039250e+02um, number of vias: 0
[NR-eGR] Total length: 1.649991e+05um, number of vias: 35278
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 1514.0M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:26.8, real=0:00:29.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1507.0M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4606 and nets=4670 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1513.000M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:31, real = 0:00:37, mem = 1409.3M, totSessionCpu=0:07:36 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1507.02)
Total number of fetched objects 4618
End delay calculation. (MEM=1526.96 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1526.96 CPU=0:00:00.4 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:27.6/0:00:30.1 (0.9), totSession cpu/real = 0:07:36.3/1:49:52.9 (0.1), mem = 1527.0M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
*** WnsOpt #1 [begin] : totSession cpu/real = 0:07:36.3/1:49:53.0 (0.1), mem = 1543.0M
*info: 52 io nets excluded
*info: 2 multi-driver nets excluded.
*info: 50 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 4.61
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1578.0M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.4 (0.7), totSession cpu/real = 0:07:36.6/1:49:53.4 (0.1), mem = 1506.0M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
*** TnsOpt #1 [begin] : totSession cpu/real = 0:07:36.6/1:49:53.5 (0.1), mem = 1506.0M
*info: 52 io nets excluded
*info: 2 multi-driver nets excluded.
*info: 50 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 4.61
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1527.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1527.1M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:07:36.8/1:49:53.8 (0.1), mem = 1506.0M
End: GigaOpt Optimization in TNS mode
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:07:36.9/1:49:53.9 (0.1), mem = 1525.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    4.61%|        -|   0.000|   0.000|   0:00:00.0| 1525.1M|
|    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1525.1M|
|    4.61%|        3|   0.000|   0.000|   0:00:00.0| 1569.7M|
|    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1569.7M|
|    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1569.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.61
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:07:37 mem=1569.7M) ***
Total net bbox length = 1.446e+05 (7.089e+04 7.369e+04) (ext = 2.053e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.7MB
Summary Report:
Instances move: 0 (out of 4545 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.446e+05 (7.089e+04 7.369e+04) (ext = 2.053e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.7MB
*** Finished refinePlace (0:07:37 mem=1569.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1569.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1569.7M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:07:37.3/1:49:54.8 (0.1), mem = 1569.7M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1508.65M, totSessionCpu=0:07:37).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:07:37.3/1:49:54.8 (0.1), mem = 1508.7M
Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 52 io nets excluded
**WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 32 ununiquified hinsts
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    34|    -0.05|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.61%|          |         |
|     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       3|       0|       0|  4.61%| 0:00:00.0|  1589.5M|
|     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.61%| 0:00:00.0|  1589.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 24 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    24 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1589.5M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.6), totSession cpu/real = 0:07:37.5/1:49:55.2 (0.1), mem = 1508.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:38 mem=1508.4M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1508.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 6 insts, mean move: 2.80 um, max move: 6.72 um 
	Max move on inst (cpu/datapath/FE_OFC155_src2_9): (845.60, 841.68) --> (848.40, 845.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1511.5MB
Summary Report:
Instances move: 6 (out of 4548 movable)
Instances flipped: 0
Mean displacement: 2.80 um
Max displacement: 6.72 um (Instance: cpu/datapath/FE_OFC155_src2_9) (845.6, 841.68) -> (848.4, 845.6)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1511.5MB
*** Finished refinePlace (0:07:38 mem=1511.5M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
VT info 5.61082736635 5
No multi-vt cells found. Aborting this optimization step

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'sixteenbitcpu_top_pads' of instances=4606 and nets=4670 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1494.949M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1496.96)
Total number of fetched objects 4618
End delay calculation. (MEM=1524.18 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1524.18 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:38 mem=1524.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 3164 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 20264
[NR-eGR] #PG Blockages       : 3164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4566 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.578976e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        44( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               44( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 1.29 sec, Curr Mem: 1532.18 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:34, real = 0:00:42, mem = 1438.3M, totSessionCpu=0:07:38 **
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.611%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:43, mem = 1439.2M, totSessionCpu=0:07:39 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:34, real = 0:00:43, mem = 1447.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPECO-560          25  The netlist is not unique, because the m...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3115         13  Netlist is not uniquified, optimization ...
WARNING   IMPOPT-3213         11  The netlist contains multi-instanciated ...
*** Message Summary: 51 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:33.8/0:00:43.3 (0.8), totSession cpu/real = 0:07:38.6/1:49:58.5 (0.1), mem = 1447.4M
<CMD> saveDesign tsmc_template/innovus/DBS/sixteenbitcpu_place.enc
#% Begin save design ... (date=12/04 16:41:40, mem=1382.0M)
% Begin Save ccopt configuration ... (date=12/04 16:41:40, mem=1384.0M)
% End Save ccopt configuration ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.6M, current mem=1384.6M)
% Begin Save netlist data ... (date=12/04 16:41:40, mem=1384.6M)
Writing Binary DB to tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.9M, current mem=1385.9M)
Saving symbol-table file ...
Saving congestion map file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 16:41:40, mem=1386.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
Saving preference file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 16:41:41, mem=1387.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.6M, current mem=1387.6M)
Saving PG file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 16:41:41 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1448.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 16:41:41, mem=1387.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.7M, current mem=1387.7M)
% Begin Save routing data ... (date=12/04 16:41:41, mem=1387.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1448.0M) ***
% End Save routing data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.0M, current mem=1388.0M)
Saving property file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1451.0M) ***
Saving rc congestion map tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.congmap.gz ...
% Begin Save power constraints data ... (date=12/04 16:41:41, mem=1389.1M)
% End Save power constraints data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.1M, current mem=1389.1M)
wc bc
Generated self-contained design sixteenbitcpu_place.enc.dat
#% End save design ... (date=12/04 16:41:42, total cpu=0:00:00.3, real=0:00:02.0, peak res=1392.2M, current mem=1392.2M)
*** Message Summary: 0 warning(s), 0 error(s)

invalid command name "ctsccopt_design"
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/04 16:42:25, mem=1392.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:07:51.0/1:52:06.8 (0.1), mem = 1477.7M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               40.9
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
**ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
*** Message Summary: 0 warning(s), 3 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.3 (0.5), totSession cpu/real = 0:07:51.2/1:52:07.1 (0.1), mem = 1481.5M
#% End ccopt_design (date=12/04 16:42:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1392.5M, current mem=1367.2M)

<CMD> selectInst pad_addr_out11/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_addr_out11/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem0
<CMD> deselectAll
<CMD> selectInst pad_mem8
<CMD> deselectAll
<CMD> selectInst pad_mem8
<CMD> deselectAll
<CMD> selectInst pad_mem4
<CMD> deselectAll
<CMD> selectInst pad_addr_out0/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_mem12

--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec  4 16:48:59 2022
  Total CPU time:     0:08:18
  Total real time:    1:58:44
  Peak memory (main): 1613.71MB


*** Memory Usage v#1 (Current mem = 1475.477M, initial mem = 290.164M) ***
*** Message Summary: 163 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=0:08:16, real=1:58:42, mem=1475.5M) ---
