/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 256 144)
	(text "TrafficLightController" (rect 5 0 131 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "MSC[3..0]" (rect 0 0 57 19)(font "Intel Clear" (font_size 8)))
		(text "MSC[3..0]" (rect 21 27 78 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "SSC[3..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "SSC[3..0]" (rect 21 43 76 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "SSCS" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "SSCS" (rect 21 59 54 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "GClock" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "GClock" (rect 21 75 62 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "GReset" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "GReset" (rect 21 91 63 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 240 32)
		(output)
		(text "MSTL[2..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "MSTL[2..0]" (rect 155 27 219 46)(font "Intel Clear" (font_size 8)))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "SSTL[2..0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "SSTL[2..0]" (rect 157 43 219 62)(font "Intel Clear" (font_size 8)))
		(line (pt 240 48)(pt 224 48)(line_width 3))
	)
	(port
		(pt 240 64)
		(output)
		(text "BCD1[3..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "BCD1[3..0]" (rect 155 59 219 78)(font "Intel Clear" (font_size 8)))
		(line (pt 240 64)(pt 224 64)(line_width 3))
	)
	(port
		(pt 240 80)
		(output)
		(text "BCD2[3..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "BCD2[3..0]" (rect 155 75 219 94)(font "Intel Clear" (font_size 8)))
		(line (pt 240 80)(pt 224 80)(line_width 3))
	)
	(port
		(pt 240 96)
		(output)
		(text "StateInformation[3..0]" (rect 0 0 130 19)(font "Intel Clear" (font_size 8)))
		(text "StateInformation[3..0]" (rect 89 91 219 110)(font "Intel Clear" (font_size 8)))
		(line (pt 240 96)(pt 224 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 112))
	)
)
