0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/kcci/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.sim/sim_1/behav/xsim/glbl.v,1724725670,verilog,,,,glbl,,,,,,,,
C:/Users/kcci/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/MAIN_CODE.v,1724727740,verilog,,,,SPI_ADDR,,,,,,,,
C:/Users/kcci/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v,1724725070,verilog,,C:/Users/kcci/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/MAIN_CODE.v,,I2C_controller;I2C_lcd_send_byte;I2C_txtlcd_top;T_flip_flop_positive;bin_to_dec;button_cntr;clock_div_10;clock_div_100;clock_div_1000;clock_div_58;clock_div_60;decoder_7seg;down_counter60;edge_detector_n;fnd_cntr;keypad_cntr_FSM;loadable_counter_bcd_60;pwm_Nstep_freq;ring_counter_fnd;servo_motor;timer_1m;ultrasonic_sensor_cntr,,,,,,,,
