
adbms-code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f484  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007bc  0800f618  0800f618  00010618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdd4  0800fdd4  000112e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fdd4  0800fdd4  00010dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fddc  0800fddc  000112e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fddc  0800fddc  00010ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fde0  0800fde0  00010de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e4  20000000  0800fde4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000112e4  2**0
                  CONTENTS
 10 .bss          000020f8  200002e4  200002e4  000112e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200023dc  200023dc  000112e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000112e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fc53  00000000  00000000  00011314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e08  00000000  00000000  00030f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018d0  00000000  00000000  00035d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000130d  00000000  00000000  00037640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a3a  00000000  00000000  0003894d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021075  00000000  00000000  0005f387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7192  00000000  00000000  000803fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015758e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007884  00000000  00000000  001575d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0015ee58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e4 	.word	0x200002e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f5fc 	.word	0x0800f5fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002e8 	.word	0x200002e8
 80001cc:	0800f5fc 	.word	0x0800f5fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b9a8 	b.w	8000fb0 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f826 	bl	8000cb8 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_f2ulz>:
 8000c78:	b5d0      	push	{r4, r6, r7, lr}
 8000c7a:	f7ff fc65 	bl	8000548 <__aeabi_f2d>
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <__aeabi_f2ulz+0x38>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcb7 	bl	80005f8 <__aeabi_dmul>
 8000c8a:	f000 f993 	bl	8000fb4 <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc38 	bl	8000504 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <__aeabi_f2ulz+0x3c>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcae 	bl	80005f8 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf0 	bl	8000288 <__aeabi_dsub>
 8000ca8:	f000 f984 	bl	8000fb4 <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_d2uiz>:
 8000fb4:	004a      	lsls	r2, r1, #1
 8000fb6:	d211      	bcs.n	8000fdc <__aeabi_d2uiz+0x28>
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000fbc:	d211      	bcs.n	8000fe2 <__aeabi_d2uiz+0x2e>
 8000fbe:	d50d      	bpl.n	8000fdc <__aeabi_d2uiz+0x28>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d40e      	bmi.n	8000fe8 <__aeabi_d2uiz+0x34>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	fa23 f002 	lsr.w	r0, r3, r2
 8000fda:	4770      	bx	lr
 8000fdc:	f04f 0000 	mov.w	r0, #0
 8000fe0:	4770      	bx	lr
 8000fe2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fe6:	d102      	bne.n	8000fee <__aeabi_d2uiz+0x3a>
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	4770      	bx	lr
 8000fee:	f04f 0000 	mov.w	r0, #0
 8000ff2:	4770      	bx	lr

08000ff4 <Pec15_Calc>:
* @return CRC15_Value
*
*******************************************************************************
*/
uint16_t Pec15_Calc(uint8_t len, uint8_t *data)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 8001000:	2310      	movs	r3, #16
 8001002:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001004:	2300      	movs	r3, #0
 8001006:	737b      	strb	r3, [r7, #13]
 8001008:	e019      	b.n	800103e <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 800100a:	89fb      	ldrh	r3, [r7, #14]
 800100c:	09db      	lsrs	r3, r3, #7
 800100e:	b29b      	uxth	r3, r3
 8001010:	7b7a      	ldrb	r2, [r7, #13]
 8001012:	6839      	ldr	r1, [r7, #0]
 8001014:	440a      	add	r2, r1
 8001016:	7812      	ldrb	r2, [r2, #0]
 8001018:	4053      	eors	r3, r2
 800101a:	b29b      	uxth	r3, r3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 8001020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001024:	021b      	lsls	r3, r3, #8
 8001026:	b21a      	sxth	r2, r3
 8001028:	897b      	ldrh	r3, [r7, #10]
 800102a:	490b      	ldr	r1, [pc, #44]	@ (8001058 <Pec15_Calc+0x64>)
 800102c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001030:	b21b      	sxth	r3, r3
 8001032:	4053      	eors	r3, r2
 8001034:	b21b      	sxth	r3, r3
 8001036:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001038:	7b7b      	ldrb	r3, [r7, #13]
 800103a:	3301      	adds	r3, #1
 800103c:	737b      	strb	r3, [r7, #13]
 800103e:	7b7a      	ldrb	r2, [r7, #13]
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	429a      	cmp	r2, r3
 8001044:	d3e1      	bcc.n	800100a <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	0800f850 	.word	0x0800f850

0800105c <Pec10_Calc>:
* @return CRC10_Value
*
*******************************************************************************
*/
uint16_t Pec10_Calc(bool isRxCmd, int len, uint8_t *data)
{
 800105c:	b480      	push	{r7}
 800105e:	b087      	sub	sp, #28
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
 8001068:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 800106a:	2310      	movs	r3, #16
 800106c:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 800106e:	238f      	movs	r3, #143	@ 0x8f
 8001070:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 8001072:	2300      	movs	r3, #0
 8001074:	757b      	strb	r3, [r7, #21]
 8001076:	e024      	b.n	80010c2 <Pec10_Calc+0x66>
    {
        /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)data[nByteIndex] << 2u);
 8001078:	7d7b      	ldrb	r3, [r7, #21]
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	b29a      	uxth	r2, r3
 8001084:	8afb      	ldrh	r3, [r7, #22]
 8001086:	4053      	eors	r3, r2
 8001088:	82fb      	strh	r3, [r7, #22]
 
        /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 800108a:	2308      	movs	r3, #8
 800108c:	753b      	strb	r3, [r7, #20]
 800108e:	e012      	b.n	80010b6 <Pec10_Calc+0x5a>
        {
            /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 8001090:	8afb      	ldrh	r3, [r7, #22]
 8001092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001096:	2b00      	cmp	r3, #0
 8001098:	d007      	beq.n	80010aa <Pec10_Calc+0x4e>
            {
                nRemainder = (uint16_t)((nRemainder << 1u));
 800109a:	8afb      	ldrh	r3, [r7, #22]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010a0:	8afa      	ldrh	r2, [r7, #22]
 80010a2:	8a7b      	ldrh	r3, [r7, #18]
 80010a4:	4053      	eors	r3, r2
 80010a6:	82fb      	strh	r3, [r7, #22]
 80010a8:	e002      	b.n	80010b0 <Pec10_Calc+0x54>
            }
            else
            {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010aa:	8afb      	ldrh	r3, [r7, #22]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010b0:	7d3b      	ldrb	r3, [r7, #20]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	753b      	strb	r3, [r7, #20]
 80010b6:	7d3b      	ldrb	r3, [r7, #20]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1e9      	bne.n	8001090 <Pec10_Calc+0x34>
    for (nByteIndex = 0u; nByteIndex < len; ++nByteIndex)
 80010bc:	7d7b      	ldrb	r3, [r7, #21]
 80010be:	3301      	adds	r3, #1
 80010c0:	757b      	strb	r3, [r7, #21]
 80010c2:	7d7b      	ldrb	r3, [r7, #21]
 80010c4:	68ba      	ldr	r2, [r7, #8]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dcd6      	bgt.n	8001078 <Pec10_Calc+0x1c>
            }
        }
    }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (isRxCmd)
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d00e      	beq.n	80010ee <Pec10_Calc+0x92>
    {  
        nRemainder ^= (uint16_t)(((uint16_t)data[len] & (uint8_t)0xFC) << 2u);
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	b21b      	sxth	r3, r3
 80010de:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010e8:	4053      	eors	r3, r2
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	82fb      	strh	r3, [r7, #22]
    }
    /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 80010ee:	2306      	movs	r3, #6
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	e012      	b.n	800111a <Pec10_Calc+0xbe>
    {
        /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 80010f4:	8afb      	ldrh	r3, [r7, #22]
 80010f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d007      	beq.n	800110e <Pec10_Calc+0xb2>
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 80010fe:	8afb      	ldrh	r3, [r7, #22]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001104:	8afa      	ldrh	r2, [r7, #22]
 8001106:	8a7b      	ldrh	r3, [r7, #18]
 8001108:	4053      	eors	r3, r2
 800110a:	82fb      	strh	r3, [r7, #22]
 800110c:	e002      	b.n	8001114 <Pec10_Calc+0xb8>
        }
        else
        {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800110e:	8afb      	ldrh	r3, [r7, #22]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001114:	7d3b      	ldrb	r3, [r7, #20]
 8001116:	3b01      	subs	r3, #1
 8001118:	753b      	strb	r3, [r7, #20]
 800111a:	7d3b      	ldrb	r3, [r7, #20]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1e9      	bne.n	80010f4 <Pec10_Calc+0x98>
        }
    }
    return ((uint16_t)(nRemainder & 0x3FFu));
 8001120:	8afb      	ldrh	r3, [r7, #22]
 8001122:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001126:	b29b      	uxth	r3, r3
}
 8001128:	4618      	mov	r0, r3
 800112a:	371c      	adds	r7, #28
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	0000      	movs	r0, r0
	...

08001138 <Set_UnderOver_Voltage_Threshold>:
 * @return VoltageThreshold_value
 *
 *******************************************************************************
*/
uint16_t Set_UnderOver_Voltage_Threshold(float voltage)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t v_th_value;
  uint8_t rbits = 12;
 8001142:	230c      	movs	r3, #12
 8001144:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8001146:	edd7 7a01 	vldr	s15, [r7, #4]
 800114a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800114e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001152:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff f9f6 	bl	8000548 <__aeabi_f2d>
 800115c:	a314      	add	r3, pc, #80	@ (adr r3, 80011b0 <Set_UnderOver_Voltage_Threshold+0x78>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	f7ff fb73 	bl	800084c <__aeabi_ddiv>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4610      	mov	r0, r2
 800116c:	4619      	mov	r1, r3
 800116e:	f7ff fd1b 	bl	8000ba8 <__aeabi_d2f>
 8001172:	4603      	mov	r3, r0
 8001174:	607b      	str	r3, [r7, #4]
  v_th_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	3b01      	subs	r3, #1
 800117a:	2202      	movs	r2, #2
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001188:	edd7 7a01 	vldr	s15, [r7, #4]
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001194:	ee17 3a90 	vmov	r3, s15
 8001198:	81bb      	strh	r3, [r7, #12]
  v_th_value &= 0xFFF;
 800119a:	89bb      	ldrh	r3, [r7, #12]
 800119c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011a0:	81bb      	strh	r3, [r7, #12]
  return v_th_value;
 80011a2:	89bb      	ldrh	r3, [r7, #12]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	f3af 8000 	nop.w
 80011b0:	30553261 	.word	0x30553261
 80011b4:	3f63a92a 	.word	0x3f63a92a

080011b8 <ADBMS_getVoltage>:

float ADBMS_getVoltage(int data)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
    // voltage in Volts
    float voltage_float = ((data + 10000) * 0.000150);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80011c6:	3310      	adds	r3, #16
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f9ab 	bl	8000524 <__aeabi_i2d>
 80011ce:	a30a      	add	r3, pc, #40	@ (adr r3, 80011f8 <ADBMS_getVoltage+0x40>)
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	f7ff fa10 	bl	80005f8 <__aeabi_dmul>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fce2 	bl	8000ba8 <__aeabi_d2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	ee07 3a90 	vmov	s15, r3
}
 80011ee:	eeb0 0a67 	vmov.f32	s0, s15
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	30553261 	.word	0x30553261
 80011fc:	3f23a92a 	.word	0x3f23a92a

08001200 <ADBMS_Init>:

void ADBMS_Init(adbms6830_ICs *ICs, SPI_HandleTypeDef *hspi, GPIO_TypeDef *csb_pinBank, uint16_t csb_pin)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	807b      	strh	r3, [r7, #2]
    ICs->hspi           = hspi;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	68ba      	ldr	r2, [r7, #8]
 8001212:	601a      	str	r2, [r3, #0]
    ICs->csb_pinBank    = csb_pinBank;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	605a      	str	r2, [r3, #4]
    ICs->csb_pin        = csb_pin;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	887a      	ldrh	r2, [r7, #2]
 800121e:	811a      	strh	r2, [r3, #8]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <ADBMS_Set_Config_A>:


void ADBMS_Set_Config_A(cfa_ *cfg_a, uint8_t *cfg_a_tx_buffer)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001236:	2300      	movs	r3, #0
 8001238:	73fb      	strb	r3, [r7, #15]
 800123a:	e0f7      	b.n	800142c <ADBMS_Set_Config_A+0x200>
    {
        cfg_a_tx_buffer[cic * DATA_LEN + 0] = (uint8_t)(((cfg_a[cic].refon & 0x01) << 7) | (cfg_a[cic].cth & 0x07));
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	461a      	mov	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001252:	b2db      	uxtb	r3, r3
 8001254:	b25b      	sxtb	r3, r3
 8001256:	01db      	lsls	r3, r3, #7
 8001258:	b259      	sxtb	r1, r3
 800125a:	7bfa      	ldrb	r2, [r7, #15]
 800125c:	4613      	mov	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	461a      	mov	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001270:	b2db      	uxtb	r3, r3
 8001272:	b25b      	sxtb	r3, r3
 8001274:	f003 0307 	and.w	r3, r3, #7
 8001278:	b25b      	sxtb	r3, r3
 800127a:	430b      	orrs	r3, r1
 800127c:	b259      	sxtb	r1, r3
 800127e:	7bfa      	ldrb	r2, [r7, #15]
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	461a      	mov	r2, r3
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	4413      	add	r3, r2
 800128e:	b2ca      	uxtb	r2, r1
 8001290:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 1] = (uint8_t)(cfg_a[cic].flag_d & 0xFF);
 8001292:	7bfa      	ldrb	r2, [r7, #15]
 8001294:	4613      	mov	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	4413      	add	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	461a      	mov	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	1899      	adds	r1, r3, r2
 80012a2:	7bfa      	ldrb	r2, [r7, #15]
 80012a4:	4613      	mov	r3, r2
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	4413      	add	r3, r2
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	3301      	adds	r3, #1
 80012ae:	683a      	ldr	r2, [r7, #0]
 80012b0:	4413      	add	r3, r2
 80012b2:	784a      	ldrb	r2, [r1, #1]
 80012b4:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 2] = (uint8_t)(((cfg_a[cic].soakon & 0x01) << 7) | ((cfg_a[cic].owrng & 0x01) << 6) | ((cfg_a[cic].owa & 0x07) << 3));
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	461a      	mov	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	789b      	ldrb	r3, [r3, #2]
 80012c8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	b25b      	sxtb	r3, r3
 80012d0:	01db      	lsls	r3, r3, #7
 80012d2:	b259      	sxtb	r1, r3
 80012d4:	7bfa      	ldrb	r2, [r7, #15]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	461a      	mov	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4413      	add	r3, r2
 80012e4:	789b      	ldrb	r3, [r3, #2]
 80012e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	019b      	lsls	r3, r3, #6
 80012f0:	b25b      	sxtb	r3, r3
 80012f2:	430b      	orrs	r3, r1
 80012f4:	b259      	sxtb	r1, r3
 80012f6:	7bfa      	ldrb	r2, [r7, #15]
 80012f8:	4613      	mov	r3, r2
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4413      	add	r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	461a      	mov	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	789b      	ldrb	r3, [r3, #2]
 8001308:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	b25b      	sxtb	r3, r3
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	b25b      	sxtb	r3, r3
 8001314:	430b      	orrs	r3, r1
 8001316:	b259      	sxtb	r1, r3
 8001318:	7bfa      	ldrb	r2, [r7, #15]
 800131a:	4613      	mov	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4413      	add	r3, r2
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	3302      	adds	r3, #2
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	4413      	add	r3, r2
 8001328:	b2ca      	uxtb	r2, r1
 800132a:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 3] = (uint8_t)(cfg_a[cic].gpo & 0x00FF);
 800132c:	7bfa      	ldrb	r2, [r7, #15]
 800132e:	4613      	mov	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	4413      	add	r3, r2
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	461a      	mov	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4413      	add	r3, r2
 800133c:	885b      	ldrh	r3, [r3, #2]
 800133e:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8001342:	b299      	uxth	r1, r3
 8001344:	7bfa      	ldrb	r2, [r7, #15]
 8001346:	4613      	mov	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	4413      	add	r3, r2
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	3303      	adds	r3, #3
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	4413      	add	r3, r2
 8001354:	b2ca      	uxtb	r2, r1
 8001356:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 4] = (uint8_t)((cfg_a[cic].gpo & 0x0300) >> 8);
 8001358:	7bfa      	ldrb	r2, [r7, #15]
 800135a:	4613      	mov	r3, r2
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	4413      	add	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	461a      	mov	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4413      	add	r3, r2
 8001368:	885b      	ldrh	r3, [r3, #2]
 800136a:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800136e:	b29b      	uxth	r3, r3
 8001370:	121b      	asrs	r3, r3, #8
 8001372:	b2d9      	uxtb	r1, r3
 8001374:	7bfa      	ldrb	r2, [r7, #15]
 8001376:	4613      	mov	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4413      	add	r3, r2
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	3304      	adds	r3, #4
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	4413      	add	r3, r2
 8001384:	f001 0203 	and.w	r2, r1, #3
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	701a      	strb	r2, [r3, #0]
        cfg_a_tx_buffer[cic * DATA_LEN + 5] = (uint8_t)(((cfg_a[cic].snap & 0x01) << 5) | ((cfg_a[cic].mute_st & 0x01) << 4) | ((cfg_a[cic].comm_bk & 0x01) << 3) | (cfg_a[cic].fc & 0x07));
 800138c:	7bfa      	ldrb	r2, [r7, #15]
 800138e:	4613      	mov	r3, r2
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	4413      	add	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	461a      	mov	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	78db      	ldrb	r3, [r3, #3]
 800139e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	b25b      	sxtb	r3, r3
 80013a6:	015b      	lsls	r3, r3, #5
 80013a8:	b259      	sxtb	r1, r3
 80013aa:	7bfa      	ldrb	r2, [r7, #15]
 80013ac:	4613      	mov	r3, r2
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4413      	add	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	461a      	mov	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	791b      	ldrb	r3, [r3, #4]
 80013bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	b25b      	sxtb	r3, r3
 80013c8:	430b      	orrs	r3, r1
 80013ca:	b259      	sxtb	r1, r3
 80013cc:	7bfa      	ldrb	r2, [r7, #15]
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	461a      	mov	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4413      	add	r3, r2
 80013dc:	791b      	ldrb	r3, [r3, #4]
 80013de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	b25b      	sxtb	r3, r3
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	b25b      	sxtb	r3, r3
 80013ea:	430b      	orrs	r3, r1
 80013ec:	b259      	sxtb	r1, r3
 80013ee:	7bfa      	ldrb	r2, [r7, #15]
 80013f0:	4613      	mov	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	791b      	ldrb	r3, [r3, #4]
 8001400:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8001404:	b2db      	uxtb	r3, r3
 8001406:	b25b      	sxtb	r3, r3
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	b25b      	sxtb	r3, r3
 800140e:	430b      	orrs	r3, r1
 8001410:	b259      	sxtb	r1, r3
 8001412:	7bfa      	ldrb	r2, [r7, #15]
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	3305      	adds	r3, #5
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	4413      	add	r3, r2
 8001422:	b2ca      	uxtb	r2, r1
 8001424:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	3301      	adds	r3, #1
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b00      	cmp	r3, #0
 8001430:	f43f af04 	beq.w	800123c <ADBMS_Set_Config_A+0x10>
    }
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <ADBMS_Set_Config_B>:

void ADBMS_Set_Config_B(cfb_ *cfg_b, uint8_t *cfg_b_tx_buffer)
{
 8001442:	b480      	push	{r7}
 8001444:	b085      	sub	sp, #20
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	6039      	str	r1, [r7, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]
 8001450:	e09b      	b.n	800158a <ADBMS_Set_Config_B+0x148>
    {
        cfg_b_tx_buffer[cic * DATA_LEN + 0] = (uint8_t)(cfg_b[cic].vuv & 0x0FF);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001460:	b299      	uxth	r1, r3
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	4613      	mov	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	461a      	mov	r2, r3
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	4413      	add	r3, r2
 8001472:	b2ca      	uxtb	r2, r1
 8001474:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 1] = (uint8_t)(((cfg_b[cic].vov & 0x00F) << 4) | ((cfg_b[cic].vuv & 0xF00) >> 8));
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	885b      	ldrh	r3, [r3, #2]
 8001480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001484:	b29b      	uxth	r3, r3
 8001486:	b25b      	sxtb	r3, r3
 8001488:	011b      	lsls	r3, r3, #4
 800148a:	b25a      	sxtb	r2, r3
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	6879      	ldr	r1, [r7, #4]
 8001492:	440b      	add	r3, r1
 8001494:	881b      	ldrh	r3, [r3, #0]
 8001496:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800149a:	b29b      	uxth	r3, r3
 800149c:	121b      	asrs	r3, r3, #8
 800149e:	b25b      	sxtb	r3, r3
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	b25b      	sxtb	r3, r3
 80014a6:	4313      	orrs	r3, r2
 80014a8:	b259      	sxtb	r1, r3
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	4613      	mov	r3, r2
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	4413      	add	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	3301      	adds	r3, #1
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	4413      	add	r3, r2
 80014ba:	b2ca      	uxtb	r2, r1
 80014bc:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 2] = (uint8_t)((cfg_b[cic].vov & 0xFF0) >> 4);
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	4413      	add	r3, r2
 80014c6:	885b      	ldrh	r3, [r3, #2]
 80014c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	1119      	asrs	r1, r3, #4
 80014d0:	7bfa      	ldrb	r2, [r7, #15]
 80014d2:	4613      	mov	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	4413      	add	r3, r2
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	3302      	adds	r3, #2
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	b2ca      	uxtb	r2, r1
 80014e2:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 3] = (uint8_t)(((cfg_b[cic].dtmen & 0x01) << 7) | ((cfg_b[cic].dtrng & 0x01) << 6) | (cfg_b[cic].dcto & 0x3F));
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	78db      	ldrb	r3, [r3, #3]
 80014ee:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	b25b      	sxtb	r3, r3
 80014f6:	01db      	lsls	r3, r3, #7
 80014f8:	b25a      	sxtb	r2, r3
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	440b      	add	r3, r1
 8001502:	78db      	ldrb	r3, [r3, #3]
 8001504:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001508:	b2db      	uxtb	r3, r3
 800150a:	b25b      	sxtb	r3, r3
 800150c:	019b      	lsls	r3, r3, #6
 800150e:	b25b      	sxtb	r3, r3
 8001510:	4313      	orrs	r3, r2
 8001512:	b25a      	sxtb	r2, r3
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	6879      	ldr	r1, [r7, #4]
 800151a:	440b      	add	r3, r1
 800151c:	791b      	ldrb	r3, [r3, #4]
 800151e:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001522:	b2db      	uxtb	r3, r3
 8001524:	b25b      	sxtb	r3, r3
 8001526:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800152a:	b25b      	sxtb	r3, r3
 800152c:	4313      	orrs	r3, r2
 800152e:	b259      	sxtb	r1, r3
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	4613      	mov	r3, r2
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	3303      	adds	r3, #3
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	4413      	add	r3, r2
 8001540:	b2ca      	uxtb	r2, r1
 8001542:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 4] = (uint8_t)(cfg_b[cic].dcc & 0x00FF);
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	88d9      	ldrh	r1, [r3, #6]
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	4613      	mov	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4413      	add	r3, r2
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	3304      	adds	r3, #4
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	4413      	add	r3, r2
 800155e:	b2ca      	uxtb	r2, r1
 8001560:	701a      	strb	r2, [r3, #0]
        cfg_b_tx_buffer[cic * DATA_LEN + 5] = (uint8_t)((cfg_b[cic].dcc & 0xFF00) >> 8);
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	88db      	ldrh	r3, [r3, #6]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	b299      	uxth	r1, r3
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	4613      	mov	r3, r2
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	4413      	add	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	3305      	adds	r3, #5
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	4413      	add	r3, r2
 8001580:	b2ca      	uxtb	r2, r1
 8001582:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	3301      	adds	r3, #1
 8001588:	73fb      	strb	r3, [r7, #15]
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	2b00      	cmp	r3, #0
 800158e:	f43f af60 	beq.w	8001452 <ADBMS_Set_Config_B+0x10>
    }
}
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <ADBMS_Set_ADCV>:

void ADBMS_Set_ADCV(adcv_ adcv, uint16_t *adcv_cmd_buffer)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	7138      	strb	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    *adcv_cmd_buffer = (0x1 << 9) 
                        | ((adcv.rd && 0x1) << 8) 
 80015aa:	793b      	ldrb	r3, [r7, #4]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015bc:	b21a      	sxth	r2, r3
                        | ((adcv.cont && 0x1) << 7) 
 80015be:	793b      	ldrb	r3, [r7, #4]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	019b      	lsls	r3, r3, #6
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21b      	sxth	r3, r3
                        | (0x3 << 5) 
 80015d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80015d4:	b21a      	sxth	r2, r3
                        | ((adcv.dcp && 0x1) << 4) 
 80015d6:	793b      	ldrb	r3, [r7, #4]
 80015d8:	b21b      	sxth	r3, r3
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	b21b      	sxth	r3, r3
 80015de:	f003 0310 	and.w	r3, r3, #16
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b21a      	sxth	r2, r3
                        | ((adcv.rstf && 0x1) << 2) 
 80015e8:	793b      	ldrb	r3, [r7, #4]
 80015ea:	085b      	lsrs	r3, r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	b21b      	sxth	r3, r3
 80015f6:	4313      	orrs	r3, r2
 80015f8:	b21a      	sxth	r2, r3
                        | (adcv.ow && 0x3);
 80015fa:	793b      	ldrb	r3, [r7, #4]
 80015fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	bf14      	ite	ne
 8001606:	2301      	movne	r3, #1
 8001608:	2300      	moveq	r3, #0
 800160a:	b2db      	uxtb	r3, r3
 800160c:	b21b      	sxth	r3, r3
 800160e:	4313      	orrs	r3, r2
 8001610:	b21b      	sxth	r3, r3
 8001612:	b29a      	uxth	r2, r3
    *adcv_cmd_buffer = (0x1 << 9) 
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	801a      	strh	r2, [r3, #0]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <ADBMS_Set_ADSV>:

void ADBMS_Set_ADSV(adsv_ adsv, uint16_t *adsv_cmd_buffer)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	7138      	strb	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
    *adsv_cmd_buffer = (0x1 << 8)
                        | ((adsv.cont && 0x1) << 7)
 800162e:	793b      	ldrb	r3, [r7, #4]
 8001630:	b21b      	sxth	r3, r3
 8001632:	01db      	lsls	r3, r3, #7
 8001634:	b21b      	sxth	r3, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	b21b      	sxth	r3, r3
                        | (0x3 << 5)
 800163a:	f443 73b0 	orr.w	r3, r3, #352	@ 0x160
 800163e:	b21a      	sxth	r2, r3
                        | ((adsv.dcp && 0x1) << 4)
 8001640:	793b      	ldrb	r3, [r7, #4]
 8001642:	b21b      	sxth	r3, r3
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	b21b      	sxth	r3, r3
 8001648:	f003 0310 	and.w	r3, r3, #16
 800164c:	b21b      	sxth	r3, r3
 800164e:	4313      	orrs	r3, r2
 8001650:	b21b      	sxth	r3, r3
                        | (0x1 << 3)
 8001652:	f043 0308 	orr.w	r3, r3, #8
 8001656:	b21a      	sxth	r2, r3
                        | (adsv.ow && 0x3);
 8001658:	793b      	ldrb	r3, [r7, #4]
 800165a:	f003 030c 	and.w	r3, r3, #12
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	bf14      	ite	ne
 8001664:	2301      	movne	r3, #1
 8001666:	2300      	moveq	r3, #0
 8001668:	b2db      	uxtb	r3, r3
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21b      	sxth	r3, r3
 8001670:	b29a      	uxth	r2, r3
    *adsv_cmd_buffer = (0x1 << 8)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	801a      	strh	r2, [r3, #0]
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <ADBMS_Set_ADAX>:

void ADBMS_Set_ADAX(adax_ adax, uint16_t *adax_cmd_buffer)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	7138      	strb	r0, [r7, #4]
 800168a:	6039      	str	r1, [r7, #0]
    *adax_cmd_buffer = (0x1 << 10) 
                        | ((adax.ow && 0x1) << 8)
 800168c:	793b      	ldrb	r3, [r7, #4]
 800168e:	b21b      	sxth	r3, r3
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b21b      	sxth	r3, r3
 8001694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001698:	b21b      	sxth	r3, r3
 800169a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800169e:	b21a      	sxth	r2, r3
                        | ((adax.pup && 0x1) << 7)
 80016a0:	793b      	ldrb	r3, [r7, #4]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	019b      	lsls	r3, r3, #6
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	4313      	orrs	r3, r2
 80016b0:	b21b      	sxth	r3, r3
                        | ((adax.ch && 0x10) << 6)
 80016b2:	793a      	ldrb	r2, [r7, #4]
 80016b4:	f002 027c 	and.w	r2, r2, #124	@ 0x7c
 80016b8:	b2d2      	uxtb	r2, r2
 80016ba:	2a00      	cmp	r2, #0
 80016bc:	d001      	beq.n	80016c2 <ADBMS_Set_ADAX+0x40>
 80016be:	2240      	movs	r2, #64	@ 0x40
 80016c0:	e000      	b.n	80016c4 <ADBMS_Set_ADAX+0x42>
 80016c2:	2200      	movs	r2, #0
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b21b      	sxth	r3, r3
                        | (0x1 << 4)
 80016c8:	f043 0310 	orr.w	r3, r3, #16
 80016cc:	b21a      	sxth	r2, r3
                        | (adax.ch && 0xF);
 80016ce:	793b      	ldrb	r3, [r7, #4]
 80016d0:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	bf14      	ite	ne
 80016da:	2301      	movne	r3, #1
 80016dc:	2300      	moveq	r3, #0
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	b29a      	uxth	r2, r3
    *adax_cmd_buffer = (0x1 << 10) 
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	801a      	strh	r2, [r3, #0]
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <ADBMS_Pack_CMD>:
    *adax2_cmd_buffer = (0x1 << 10) 
                        | (adax2.ch && 0xF);
}

void ADBMS_Pack_CMD(uint16_t tx_cmd, uint8_t *spi_tx_dataBuf)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	80fb      	strh	r3, [r7, #6]
    spi_tx_dataBuf[0] = (uint8_t)(tx_cmd >> 8);
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	0a1b      	lsrs	r3, r3, #8
 8001708:	b29b      	uxth	r3, r3
 800170a:	b2da      	uxtb	r2, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	701a      	strb	r2, [r3, #0]
    spi_tx_dataBuf[1] = (uint8_t)(tx_cmd);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	3301      	adds	r3, #1
 8001714:	88fa      	ldrh	r2, [r7, #6]
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	701a      	strb	r2, [r3, #0]

    uint16_t cmd_pec = Pec15_Calc(2, spi_tx_dataBuf);
 800171a:	6839      	ldr	r1, [r7, #0]
 800171c:	2002      	movs	r0, #2
 800171e:	f7ff fc69 	bl	8000ff4 <Pec15_Calc>
 8001722:	4603      	mov	r3, r0
 8001724:	81fb      	strh	r3, [r7, #14]
    spi_tx_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
 8001726:	89fb      	ldrh	r3, [r7, #14]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	b29a      	uxth	r2, r3
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	3302      	adds	r3, #2
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	701a      	strb	r2, [r3, #0]
    spi_tx_dataBuf[3] = (uint8_t)(cmd_pec);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3303      	adds	r3, #3
 8001738:	89fa      	ldrh	r2, [r7, #14]
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	701a      	strb	r2, [r3, #0]
}
 800173e:	bf00      	nop
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <ADBMS_Pack_Write_Data_RegGrp>:

void ADBMS_Pack_Write_Data_RegGrp(uint16_t tx_cmd, uint8_t *data, uint8_t *spi_tx_dataBuf)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
 8001752:	81fb      	strh	r3, [r7, #14]

    // uint16_t cmd_pec = Pec15_Calc(2, spi_tx_dataBuf);
    // spi_tx_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
    // spi_tx_dataBuf[3] = (uint8_t)(cmd_pec);

    ADBMS_Pack_CMD(tx_cmd, spi_tx_dataBuf);
 8001754:	89fb      	ldrh	r3, [r7, #14]
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ffcd 	bl	80016f8 <ADBMS_Pack_CMD>

    // Decrementing because sends to last chip on the stack first
    for(uint8_t cic = NUM_CHIPS; cic > 0; cic--){
 800175e:	2301      	movs	r3, #1
 8001760:	75fb      	strb	r3, [r7, #23]
 8001762:	e04d      	b.n	8001800 <ADBMS_Pack_Write_Data_RegGrp+0xba>
        // Copy over data from data ptr
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++){
 8001764:	2300      	movs	r3, #0
 8001766:	75bb      	strb	r3, [r7, #22]
 8001768:	e01b      	b.n	80017a2 <ADBMS_Pack_Write_Data_RegGrp+0x5c>
            spi_tx_dataBuf[4 + cbyte + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = data[(NUM_CHIPS-cic) * DATA_LEN + cbyte];
 800176a:	7dfb      	ldrb	r3, [r7, #23]
 800176c:	f1c3 0201 	rsb	r2, r3, #1
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	461a      	mov	r2, r3
 800177a:	7dbb      	ldrb	r3, [r7, #22]
 800177c:	4413      	add	r3, r2
 800177e:	461a      	mov	r2, r3
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	441a      	add	r2, r3
 8001784:	7dbb      	ldrb	r3, [r7, #22]
 8001786:	1d19      	adds	r1, r3, #4
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	f1c3 0301 	rsb	r3, r3, #1
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	440b      	add	r3, r1
 8001792:	4619      	mov	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	440b      	add	r3, r1
 8001798:	7812      	ldrb	r2, [r2, #0]
 800179a:	701a      	strb	r2, [r3, #0]
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++){
 800179c:	7dbb      	ldrb	r3, [r7, #22]
 800179e:	3301      	adds	r3, #1
 80017a0:	75bb      	strb	r3, [r7, #22]
 80017a2:	7dbb      	ldrb	r3, [r7, #22]
 80017a4:	2b05      	cmp	r3, #5
 80017a6:	d9e0      	bls.n	800176a <ADBMS_Pack_Write_Data_RegGrp+0x24>
        }

        // Caclulate PEC10
        uint16_t data_pec = Pec10_Calc(false, DATA_LEN, (data + (NUM_CHIPS-cic) * DATA_LEN));  
 80017a8:	7dfb      	ldrb	r3, [r7, #23]
 80017aa:	f1c3 0201 	rsb	r2, r3, #1
 80017ae:	4613      	mov	r3, r2
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	4413      	add	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	461a      	mov	r2, r3
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	4413      	add	r3, r2
 80017bc:	461a      	mov	r2, r3
 80017be:	2106      	movs	r1, #6
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff fc4b 	bl	800105c <Pec10_Calc>
 80017c6:	4603      	mov	r3, r0
 80017c8:	82bb      	strh	r3, [r7, #20]
        spi_tx_dataBuf[4 + DATA_LEN + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec >> 8);
 80017ca:	8abb      	ldrh	r3, [r7, #20]
 80017cc:	0a1b      	lsrs	r3, r3, #8
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	7dfb      	ldrb	r3, [r7, #23]
 80017d2:	f1c3 0301 	rsb	r3, r3, #1
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	330a      	adds	r3, #10
 80017da:	4619      	mov	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	440b      	add	r3, r1
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	701a      	strb	r2, [r3, #0]
        spi_tx_dataBuf[4 + DATA_LEN + 1 + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec);
 80017e4:	7dfb      	ldrb	r3, [r7, #23]
 80017e6:	f1c3 0301 	rsb	r3, r3, #1
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	330b      	adds	r3, #11
 80017ee:	461a      	mov	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4413      	add	r3, r2
 80017f4:	8aba      	ldrh	r2, [r7, #20]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]
    for(uint8_t cic = NUM_CHIPS; cic > 0; cic--){
 80017fa:	7dfb      	ldrb	r3, [r7, #23]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	75fb      	strb	r3, [r7, #23]
 8001800:	7dfb      	ldrb	r3, [r7, #23]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1ae      	bne.n	8001764 <ADBMS_Pack_Write_Data_RegGrp+0x1e>
    }
}
 8001806:	bf00      	nop
 8001808:	bf00      	nop
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <ADBMS_Process_Read_Data_RegGrp>:

bool ADBMS_Process_Read_Data_RegGrp(uint8_t *rx_dataBuf_raw, uint8_t *dataBuf)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
    // Move Rx ptr to skip over data during transmit phase 
    uint8_t *rx_dataBuf = rx_dataBuf_raw + CMD_LEN + PEC_LEN;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3304      	adds	r3, #4
 800181e:	613b      	str	r3, [r7, #16]

    bool pec_error = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	75fb      	strb	r3, [r7, #23]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001824:	2300      	movs	r3, #0
 8001826:	75bb      	strb	r3, [r7, #22]
 8001828:	e051      	b.n	80018ce <ADBMS_Process_Read_Data_RegGrp+0xbe>
    {
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 800182a:	2300      	movs	r3, #0
 800182c:	757b      	strb	r3, [r7, #21]
 800182e:	e016      	b.n	800185e <ADBMS_Process_Read_Data_RegGrp+0x4e>
        {
            dataBuf[cic * DATA_LEN + cbyte] = rx_dataBuf[cbyte + (DATA_LEN+PEC_LEN)*cic];
 8001830:	7d7a      	ldrb	r2, [r7, #21]
 8001832:	7dbb      	ldrb	r3, [r7, #22]
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	4413      	add	r3, r2
 8001838:	461a      	mov	r2, r3
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1899      	adds	r1, r3, r2
 800183e:	7dba      	ldrb	r2, [r7, #22]
 8001840:	4613      	mov	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	4413      	add	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	461a      	mov	r2, r3
 800184a:	7d7b      	ldrb	r3, [r7, #21]
 800184c:	4413      	add	r3, r2
 800184e:	461a      	mov	r2, r3
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	4413      	add	r3, r2
 8001854:	780a      	ldrb	r2, [r1, #0]
 8001856:	701a      	strb	r2, [r3, #0]
        for(uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte++)
 8001858:	7d7b      	ldrb	r3, [r7, #21]
 800185a:	3301      	adds	r3, #1
 800185c:	757b      	strb	r3, [r7, #21]
 800185e:	7d7b      	ldrb	r3, [r7, #21]
 8001860:	2b05      	cmp	r3, #5
 8001862:	d9e5      	bls.n	8001830 <ADBMS_Process_Read_Data_RegGrp+0x20>
        }
        uint16_t rx_pec = (uint16_t)(((rx_dataBuf[DATA_LEN + (DATA_LEN+PEC_LEN)*cic] & 0x03) << 8) | rx_dataBuf[DATA_LEN + 1 + (DATA_LEN+PEC_LEN)*cic]);
 8001864:	7dbb      	ldrb	r3, [r7, #22]
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	3306      	adds	r3, #6
 800186a:	461a      	mov	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	4413      	add	r3, r2
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	b21b      	sxth	r3, r3
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	b21b      	sxth	r3, r3
 8001878:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800187c:	b21a      	sxth	r2, r3
 800187e:	7dbb      	ldrb	r3, [r7, #22]
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	3307      	adds	r3, #7
 8001884:	4619      	mov	r1, r3
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	440b      	add	r3, r1
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	b21b      	sxth	r3, r3
 800188e:	4313      	orrs	r3, r2
 8001890:	b21b      	sxth	r3, r3
 8001892:	81fb      	strh	r3, [r7, #14]
        uint16_t calc_pec = (uint16_t)Pec10_Calc(true, DATA_LEN, (rx_dataBuf + cic * (DATA_LEN + PEC_LEN)));		// Needs the PEC to calculate the PEC, thus have to pass full buffer
 8001894:	7dbb      	ldrb	r3, [r7, #22]
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	461a      	mov	r2, r3
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4413      	add	r3, r2
 800189e:	461a      	mov	r2, r3
 80018a0:	2106      	movs	r1, #6
 80018a2:	2001      	movs	r0, #1
 80018a4:	f7ff fbda 	bl	800105c <Pec10_Calc>
 80018a8:	4603      	mov	r3, r0
 80018aa:	81bb      	strh	r3, [r7, #12]
        pec_error |= (rx_pec != calc_pec);
 80018ac:	7dfb      	ldrb	r3, [r7, #23]
 80018ae:	89f9      	ldrh	r1, [r7, #14]
 80018b0:	89ba      	ldrh	r2, [r7, #12]
 80018b2:	4291      	cmp	r1, r2
 80018b4:	bf14      	ite	ne
 80018b6:	2201      	movne	r2, #1
 80018b8:	2200      	moveq	r2, #0
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	4313      	orrs	r3, r2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	bf14      	ite	ne
 80018c2:	2301      	movne	r3, #1
 80018c4:	2300      	moveq	r3, #0
 80018c6:	75fb      	strb	r3, [r7, #23]
    for(uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80018c8:	7dbb      	ldrb	r3, [r7, #22]
 80018ca:	3301      	adds	r3, #1
 80018cc:	75bb      	strb	r3, [r7, #22]
 80018ce:	7dbb      	ldrb	r3, [r7, #22]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0aa      	beq.n	800182a <ADBMS_Process_Read_Data_RegGrp+0x1a>
    }
    return pec_error;
 80018d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <ADBMS_WakeUP_ICs_Polling>:

void ADBMS_WakeUP_ICs_Polling()
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 80018e6:	2300      	movs	r3, #0
 80018e8:	71fb      	strb	r3, [r7, #7]
 80018ea:	e012      	b.n	8001912 <ADBMS_WakeUP_ICs_Polling+0x32>
        // Blocking Transmit the msg
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2110      	movs	r1, #16
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <ADBMS_WakeUP_ICs_Polling+0x44>)
 80018f2:	f004 f895 	bl	8005a20 <HAL_GPIO_WritePin>
    	HAL_Delay(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f002 fc36 	bl	8004168 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2110      	movs	r1, #16
 8001900:	4808      	ldr	r0, [pc, #32]	@ (8001924 <ADBMS_WakeUP_ICs_Polling+0x44>)
 8001902:	f004 f88d 	bl	8005a20 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001906:	2001      	movs	r0, #1
 8001908:	f002 fc2e 	bl	8004168 <HAL_Delay>
    for(uint8_t i = 0; i < NUM_CHIPS; i++){
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	3301      	adds	r3, #1
 8001910:	71fb      	strb	r3, [r7, #7]
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0e9      	beq.n	80018ec <ADBMS_WakeUP_ICs_Polling+0xc>
    }
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40020000 	.word	0x40020000

08001928 <ADBMS_Write_CMD_Polling>:

void ADBMS_Write_CMD_Polling(SPI_HandleTypeDef *hspi, uint16_t tx_cmd)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	807b      	strh	r3, [r7, #2]
    // spi_dataBuf[1] = (uint8_t)(tx_cmd);

    // uint16_t cmd_pec = Pec15_Calc(2, spi_dataBuf);
    // spi_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
    // spi_dataBuf[3] = (uint8_t)(cmd_pec);
    ADBMS_Pack_CMD(tx_cmd, spi_tx_dataBuf);
 8001934:	f107 020c 	add.w	r2, r7, #12
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	4611      	mov	r1, r2
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fedb 	bl	80016f8 <ADBMS_Pack_CMD>

    // Blocking Transmit the cmd
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2110      	movs	r1, #16
 8001946:	480a      	ldr	r0, [pc, #40]	@ (8001970 <ADBMS_Write_CMD_Polling+0x48>)
 8001948:	f004 f86a 	bl	8005a20 <HAL_GPIO_WritePin>
    if (HAL_SPI_Transmit(hspi, spi_tx_dataBuf, CMD_LEN + PEC_LEN, SPI_TIME_OUT) != HAL_OK)
 800194c:	f107 010c 	add.w	r1, r7, #12
 8001950:	f04f 33ff 	mov.w	r3, #4294967295
 8001954:	2204      	movs	r2, #4
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f005 ffc7 	bl	80078ea <HAL_SPI_Transmit>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	2110      	movs	r1, #16
 8001960:	4803      	ldr	r0, [pc, #12]	@ (8001970 <ADBMS_Write_CMD_Polling+0x48>)
 8001962:	f004 f85d 	bl	8005a20 <HAL_GPIO_WritePin>
}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40020000 	.word	0x40020000

08001974 <ADBMS_Write_Data_RegGrp_Polling>:

void ADBMS_Write_Data_RegGrp_Polling(SPI_HandleTypeDef *hspi, uint16_t tx_cmd, uint8_t *data, uint8_t *spi_tx_dataBuf)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	603b      	str	r3, [r7, #0]
 8001980:	460b      	mov	r3, r1
 8001982:	817b      	strh	r3, [r7, #10]
    //     uint16_t data_pec = Pec10_Calc(false, DATA_LEN, (data + (NUM_CHIPS-cic) * DATA_LEN));  
    //     spi_tx_dataBuf[4 + DATA_LEN + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec >> 8);
    //     spi_tx_dataBuf[4 + DATA_LEN + 1 + ((NUM_CHIPS-cic)*(DATA_LEN + PEC_LEN))] = (uint8_t)(data_pec);
    // }

    ADBMS_Pack_Write_Data_RegGrp(tx_cmd, data, spi_tx_dataBuf);
 8001984:	897b      	ldrh	r3, [r7, #10]
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	6879      	ldr	r1, [r7, #4]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fedb 	bl	8001746 <ADBMS_Pack_Write_Data_RegGrp>

    // Blocking Transmit the cmd and data
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	2110      	movs	r1, #16
 8001994:	4809      	ldr	r0, [pc, #36]	@ (80019bc <ADBMS_Write_Data_RegGrp_Polling+0x48>)
 8001996:	f004 f843 	bl	8005a20 <HAL_GPIO_WritePin>
    if (HAL_SPI_Transmit(hspi, spi_tx_dataBuf, DATABUF_LEN, SPI_TIME_OUT) != HAL_OK)
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	220c      	movs	r2, #12
 80019a0:	6839      	ldr	r1, [r7, #0]
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f005 ffa1 	bl	80078ea <HAL_SPI_Transmit>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80019a8:	2201      	movs	r2, #1
 80019aa:	2110      	movs	r1, #16
 80019ac:	4803      	ldr	r0, [pc, #12]	@ (80019bc <ADBMS_Write_Data_RegGrp_Polling+0x48>)
 80019ae:	f004 f837 	bl	8005a20 <HAL_GPIO_WritePin>
}
 80019b2:	bf00      	nop
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40020000 	.word	0x40020000

080019c0 <ADBMS_Read_Data_RegGrp_Polling>:

bool ADBMS_Read_Data_RegGrp_Polling(SPI_HandleTypeDef *hspi, uint16_t tx_cmd, uint8_t *dataBuf, uint8_t *spi_rx_dataBuf)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	@ 0x28
 80019c4:	af02      	add	r7, sp, #8
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	607a      	str	r2, [r7, #4]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	460b      	mov	r3, r1
 80019ce:	817b      	strh	r3, [r7, #10]
    uint8_t spi_tx_dataBuf[DATABUF_LEN] = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
    // spi_tx_dataBuf[1] = (uint8_t)(tx_cmd);

    // uint16_t cmd_pec = Pec15_Calc(2, spi_tx_dataBuf);
    // spi_tx_dataBuf[2] = (uint8_t)(cmd_pec >> 8);
    // spi_tx_dataBuf[3] = (uint8_t)(cmd_pec);
    ADBMS_Pack_CMD(tx_cmd, spi_tx_dataBuf);
 80019dc:	f107 0214 	add.w	r2, r7, #20
 80019e0:	897b      	ldrh	r3, [r7, #10]
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fe87 	bl	80016f8 <ADBMS_Pack_CMD>

    // Blocking Transmit Receive the cmd and data
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2110      	movs	r1, #16
 80019ee:	480d      	ldr	r0, [pc, #52]	@ (8001a24 <ADBMS_Read_Data_RegGrp_Polling+0x64>)
 80019f0:	f004 f816 	bl	8005a20 <HAL_GPIO_WritePin>
    if (HAL_SPI_TransmitReceive(hspi, spi_tx_dataBuf, spi_rx_dataBuf, DATABUF_LEN, SPI_TIME_OUT) != HAL_OK)
 80019f4:	f107 0114 	add.w	r1, r7, #20
 80019f8:	f04f 33ff 	mov.w	r3, #4294967295
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	230c      	movs	r3, #12
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f006 f8b5 	bl	8007b72 <HAL_SPI_TransmitReceive>
    {
        // TODO: do something if fails
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	2110      	movs	r1, #16
 8001a0c:	4805      	ldr	r0, [pc, #20]	@ (8001a24 <ADBMS_Read_Data_RegGrp_Polling+0x64>)
 8001a0e:	f004 f807 	bl	8005a20 <HAL_GPIO_WritePin>

    return ADBMS_Process_Read_Data_RegGrp(spi_rx_dataBuf, dataBuf);
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	6838      	ldr	r0, [r7, #0]
 8001a16:	f7ff fefb 	bl	8001810 <ADBMS_Process_Read_Data_RegGrp>
 8001a1a:	4603      	mov	r3, r0
    //     }
    //     uint16_t rx_pec = (uint16_t)(((rx_dataBuf[DATA_LEN + (DATA_LEN+PEC_LEN)*cic] & 0x03) << 8) | rx_dataBuf[DATA_LEN + 1 + (DATA_LEN+PEC_LEN)*cic]);
    //     uint16_t calc_pec = (uint16_t)Pec10_Calc(true, DATA_LEN, (rx_dataBuf + cic * (DATA_LEN + PEC_LEN)));		// Needs the PEC to calculate the PEC, thus have to pass full buffer
    //     pec_error |= (rx_pec != calc_pec);
    // }
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40020000 	.word	0x40020000

08001a28 <ADBMS_TransmitReceive_Reg_DMA>:

bool ADBMS_TransmitReceive_Reg_DMA(adbms6830_ICs *ICs)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ICs->csb_pinBank, ICs->csb_pin, GPIO_PIN_RESET);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6858      	ldr	r0, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	891b      	ldrh	r3, [r3, #8]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f003 fff0 	bl	8005a20 <HAL_GPIO_WritePin>
    bool DMA_Status = HAL_SPI_TransmitReceive_IT(ICs->hspi, ICs->spi_tx_dataBuf, ICs->spi_rx_dataBuf, DATABUF_LEN) == HAL_OK;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f103 010a 	add.w	r1, r3, #10
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f103 0216 	add.w	r2, r3, #22
 8001a50:	230c      	movs	r3, #12
 8001a52:	f006 fa37 	bl	8007ec4 <HAL_SPI_TransmitReceive_IT>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	bf0c      	ite	eq
 8001a5c:	2301      	moveq	r3, #1
 8001a5e:	2300      	movne	r3, #0
 8001a60:	73fb      	strb	r3, [r7, #15]
    // if(!DMA_Status) HAL_GPIO_WritePin(ICs->csb_pinBank, ICs->csb_pin, GPIO_PIN_SET);

    // Healthy is high
    return DMA_Status;
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <ADBMS_Interface_Initialize>:
#include "adbms_interface.h"

void ADBMS_Interface_Initialize(adbms_ *adbms, SPI_HandleTypeDef *hspi, GPIO_TypeDef *csb_pinBank, uint16_t csb_pin)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
 8001a78:	807b      	strh	r3, [r7, #2]
    ADBMS_Init(&adbms->ICs, hspi, csb_pinBank, csb_pin);
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	887b      	ldrh	r3, [r7, #2]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	f7ff fbbd 	bl	8001200 <ADBMS_Init>

    // Define which VoltageReg groups to read
    adbms->vregs[0] = RDCVA;
 8001a86:	4b75      	ldr	r3, [pc, #468]	@ (8001c5c <ADBMS_Interface_Initialize+0x1f0>)
 8001a88:	881a      	ldrh	r2, [r3, #0]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
    adbms->vregs[1] = RDCVB;
 8001a90:	4b73      	ldr	r3, [pc, #460]	@ (8001c60 <ADBMS_Interface_Initialize+0x1f4>)
 8001a92:	881a      	ldrh	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
    adbms->vregs[2] = RDCVC;
 8001a9a:	4b72      	ldr	r3, [pc, #456]	@ (8001c64 <ADBMS_Interface_Initialize+0x1f8>)
 8001a9c:	881a      	ldrh	r2, [r3, #0]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
    adbms->vregs[3] = RDCVD;
 8001aa4:	4b70      	ldr	r3, [pc, #448]	@ (8001c68 <ADBMS_Interface_Initialize+0x1fc>)
 8001aa6:	881a      	ldrh	r2, [r3, #0]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
    adbms->vregs[4] = RDCVE;
 8001aae:	4b6f      	ldr	r3, [pc, #444]	@ (8001c6c <ADBMS_Interface_Initialize+0x200>)
 8001ab0:	881a      	ldrh	r2, [r3, #0]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0

    // Define which TempReg groups to read
    adbms->tregs[0] = RDAUXA;
 8001ab8:	4b6d      	ldr	r3, [pc, #436]	@ (8001c70 <ADBMS_Interface_Initialize+0x204>)
 8001aba:	881a      	ldrh	r2, [r3, #0]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
    adbms->tregs[1] = RDAUXB;
 8001ac2:	4b6c      	ldr	r3, [pc, #432]	@ (8001c74 <ADBMS_Interface_Initialize+0x208>)
 8001ac4:	881a      	ldrh	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
    adbms->tregs[2] = RDAUXC;
 8001acc:	4b6a      	ldr	r3, [pc, #424]	@ (8001c78 <ADBMS_Interface_Initialize+0x20c>)
 8001ace:	881a      	ldrh	r2, [r3, #0]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
    adbms->tregs[3] = RDAUXD;
 8001ad6:	4b69      	ldr	r3, [pc, #420]	@ (8001c7c <ADBMS_Interface_Initialize+0x210>)
 8001ad8:	881a      	ldrh	r2, [r3, #0]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa

    // Set initial configurations
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	75fb      	strb	r3, [r7, #23]
 8001ae4:	e042      	b.n	8001b6c <ADBMS_Interface_Initialize+0x100>
    {
        // Init config A
        adbms->cfa[cic].refon = 1;
 8001ae6:	7dfa      	ldrb	r2, [r7, #23]
 8001ae8:	68f9      	ldr	r1, [r7, #12]
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	440b      	add	r3, r1
 8001af4:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 8001af8:	7993      	ldrb	r3, [r2, #6]
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	7193      	strb	r3, [r2, #6]
        adbms->cfa[cic].gpo = 0x3FF;  // all gpo tunred on
 8001b00:	7dfa      	ldrb	r2, [r7, #23]
 8001b02:	68f9      	ldr	r1, [r7, #12]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	440b      	add	r3, r1
 8001b0e:	f103 02a8 	add.w	r2, r3, #168	@ 0xa8
 8001b12:	8913      	ldrh	r3, [r2, #8]
 8001b14:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001b18:	f361 134e 	bfi	r3, r1, #5, #10
 8001b1c:	8113      	strh	r3, [r2, #8]

        // Init config B
        adbms->cfb[cic].vuv = Set_UnderOver_Voltage_Threshold(UNDERVOLTAGE);
 8001b1e:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8001b22:	f7ff fb09 	bl	8001138 <Set_UnderOver_Voltage_Threshold>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	7dfb      	ldrb	r3, [r7, #23]
 8001b2c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001b30:	b291      	uxth	r1, r2
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	3316      	adds	r3, #22
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	4413      	add	r3, r2
 8001b3a:	889a      	ldrh	r2, [r3, #4]
 8001b3c:	f361 020b 	bfi	r2, r1, #0, #12
 8001b40:	809a      	strh	r2, [r3, #4]
        adbms->cfb[cic].vov = Set_UnderOver_Voltage_Threshold(OVERVOLTAGE);
 8001b42:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 8001c80 <ADBMS_Interface_Initialize+0x214>
 8001b46:	f7ff faf7 	bl	8001138 <Set_UnderOver_Voltage_Threshold>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	7dfb      	ldrb	r3, [r7, #23]
 8001b50:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001b54:	b291      	uxth	r1, r2
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	3316      	adds	r3, #22
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	88da      	ldrh	r2, [r3, #6]
 8001b60:	f361 020b 	bfi	r2, r1, #0, #12
 8001b64:	80da      	strh	r2, [r3, #6]
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	75fb      	strb	r3, [r7, #23]
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0b9      	beq.n	8001ae6 <ADBMS_Interface_Initialize+0x7a>
    }
    // Init sensing cmd
    adbms->adcv.cont = 1;
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	f892 30bc 	ldrb.w	r3, [r2, #188]	@ 0xbc
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc

    // Package config and sensing structs into transmitable data
    ADBMS_Set_Config_A(adbms->cfa, adbms->ICs.cfg_a);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f103 02ae 	add.w	r2, r3, #174	@ 0xae
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3322      	adds	r3, #34	@ 0x22
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	f7ff fb4d 	bl	800122c <ADBMS_Set_Config_A>
    ADBMS_Set_Config_B(adbms->cfb, adbms->ICs.cfg_b);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f103 02b4 	add.w	r2, r3, #180	@ 0xb4
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	3328      	adds	r3, #40	@ 0x28
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	f7ff fc4f 	bl	8001442 <ADBMS_Set_Config_B>
    ADBMS_Set_ADCV(adbms->adcv, &adbms->ICs.adcv);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	4611      	mov	r1, r2
 8001bae:	f893 00bc 	ldrb.w	r0, [r3, #188]	@ 0xbc
 8001bb2:	f7ff fcf5 	bl	80015a0 <ADBMS_Set_ADCV>
    ADBMS_Set_ADAX(adbms->adax, &adbms->ICs.adax);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	f893 00be 	ldrb.w	r0, [r3, #190]	@ 0xbe
 8001bc4:	f7ff fd5d 	bl	8001682 <ADBMS_Set_ADAX>

    // Write Config 
    ADBMS_WakeUP_ICs_Polling();
 8001bc8:	f7ff fe8a 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    ADBMS_WakeUP_ICs_Polling();
 8001bcc:	f7ff fe88 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    ADBMS_Write_Data_RegGrp_Polling(adbms->ICs.hspi, WRCFGA, adbms->ICs.cfg_a, adbms->ICs.spi_tx_dataBuf);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c84 <ADBMS_Interface_Initialize+0x218>)
 8001bd6:	8819      	ldrh	r1, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	330a      	adds	r3, #10
 8001be2:	f7ff fec7 	bl	8001974 <ADBMS_Write_Data_RegGrp_Polling>
    ADBMS_WakeUP_ICs_Polling();
 8001be6:	f7ff fe7b 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    ADBMS_Write_Data_RegGrp_Polling(adbms->ICs.hspi, WRCFGB, adbms->ICs.cfg_b, adbms->ICs.spi_tx_dataBuf);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6818      	ldr	r0, [r3, #0]
 8001bee:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <ADBMS_Interface_Initialize+0x21c>)
 8001bf0:	8819      	ldrh	r1, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	330a      	adds	r3, #10
 8001bfc:	f7ff feba 	bl	8001974 <ADBMS_Write_Data_RegGrp_Polling>

    // Turn on sensing
    ADBMS_Write_CMD_Polling(adbms->ICs.hspi, adbms->ICs.adcv);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	f7ff fe8c 	bl	8001928 <ADBMS_Write_CMD_Polling>
    HAL_Delay(1);
 8001c10:	2001      	movs	r0, #1
 8001c12:	f002 faa9 	bl	8004168 <HAL_Delay>
    ADBMS_Write_CMD_Polling(adbms->ICs.hspi, adbms->ICs.adax);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4610      	mov	r0, r2
 8001c22:	f7ff fe81 	bl	8001928 <ADBMS_Write_CMD_Polling>
    HAL_Delay(8); // ADCs are updated at their conversion rate of 1ms
 8001c26:	2008      	movs	r0, #8
 8001c28:	f002 fa9e 	bl	8004168 <HAL_Delay>

    ADBMS_Pack_CMD(adbms->vregs[adbms->vreg_index], adbms->ICs.spi_tx_dataBuf);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8001c32:	461a      	mov	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	324c      	adds	r2, #76	@ 0x4c
 8001c38:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	330a      	adds	r3, #10
 8001c40:	4619      	mov	r1, r3
 8001c42:	4610      	mov	r0, r2
 8001c44:	f7ff fd58 	bl	80016f8 <ADBMS_Pack_CMD>
    ADBMS_WakeUP_ICs_Polling();
 8001c48:	f7ff fe4a 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    ADBMS_TransmitReceive_Reg_DMA(&adbms->ICs);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff feea 	bl	8001a28 <ADBMS_TransmitReceive_Reg_DMA>
}
 8001c54:	bf00      	nop
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000004 	.word	0x20000004
 8001c60:	20000006 	.word	0x20000006
 8001c64:	20000008 	.word	0x20000008
 8001c68:	2000000a 	.word	0x2000000a
 8001c6c:	2000000c 	.word	0x2000000c
 8001c70:	20000018 	.word	0x20000018
 8001c74:	2000001a 	.word	0x2000001a
 8001c78:	2000001c 	.word	0x2000001c
 8001c7c:	2000001e 	.word	0x2000001e
 8001c80:	40866666 	.word	0x40866666
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000002 	.word	0x20000002
 8001c8c:	00000000 	.word	0x00000000

08001c90 <UpdateADInternalFault>:

void UpdateADInternalFault(adbms_ *adbms)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
    // check overvoltage fault
    adbms->overvoltage_fault_ = adbms->overvoltage_fault_ || (adbms->max_v > OVERVOLTAGE);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10d      	bne.n	8001cbe <UpdateADInternalFault+0x2e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fc4d 	bl	8000548 <__aeabi_f2d>
 8001cae:	a330      	add	r3, pc, #192	@ (adr r3, 8001d70 <UpdateADInternalFault+0xe0>)
 8001cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb4:	f7fe ff30 	bl	8000b18 <__aeabi_dcmpgt>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <UpdateADInternalFault+0x32>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <UpdateADInternalFault+0x34>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135

    // check undervoltage fault
    adbms->undervoltage_fault_ = adbms->undervoltage_fault_ || (adbms->min_v < UNDERVOLTAGE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d109      	bne.n	8001cee <UpdateADInternalFault+0x5e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	edd3 7a48 	vldr	s15, [r3, #288]	@ 0x120
 8001ce0:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cec:	d501      	bpl.n	8001cf2 <UpdateADInternalFault+0x62>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <UpdateADInternalFault+0x64>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134

    // check overtemperature fault
    adbms->overtemperature_fault_ = adbms->overtemperature_fault_ || (adbms->max_temp > OVERTEMP);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d109      	bne.n	8001d1e <UpdateADInternalFault+0x8e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8001d10:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001d68 <UpdateADInternalFault+0xd8>
 8001d14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1c:	dd01      	ble.n	8001d22 <UpdateADInternalFault+0x92>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e000      	b.n	8001d24 <UpdateADInternalFault+0x94>
 8001d22:	2300      	movs	r3, #0
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137

    // check undertemperature fault
    adbms->undertemperature_fault_ = adbms->undertemperature_fault_ || (adbms->min_temp < UNDERTEMP);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d109      	bne.n	8001d4e <UpdateADInternalFault+0xbe>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8001d40:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001d6c <UpdateADInternalFault+0xdc>
 8001d44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4c:	d501      	bpl.n	8001d52 <UpdateADInternalFault+0xc2>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <UpdateADInternalFault+0xc4>
 8001d52:	2300      	movs	r3, #0
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136

    // TODO: check status regs for faults - need calcuate status reg values fn that handles status reg pec fualts
}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	42b40000 	.word	0x42b40000
 8001d6c:	c2200000 	.word	0xc2200000
 8001d70:	cccccccd 	.word	0xcccccccd
 8001d74:	4010cccc 	.word	0x4010cccc

08001d78 <ADBMS_DMA_Complete>:
//     // calculate the avg temp
//     adbms->avg_temp = total_temp / (NUM_CHIPS * NUM_TEMPS_CHIP);
// }

void ADBMS_DMA_Complete(adbms_ *adbms)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(adbms->ICs.csb_pinBank, adbms->ICs.csb_pin, GPIO_PIN_SET);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6858      	ldr	r0, [r3, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	891b      	ldrh	r3, [r3, #8]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f003 fe48 	bl	8005a20 <HAL_GPIO_WritePin>
//    // Process Rx data
//    bool pec = ADBMS_Process_Read_Data_RegGrp(adbms->ICs.spi_rx_dataBuf, adbms->ICs.cell);
//    adbms->total_pec_failures += pec;
//    adbms->voltage_pec_failure = pec;
//    if(!pec) ADBMS_CalculateValue_Grp_Voltages(adbms);
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <ADBMS_Update_Voltages>:
        }
    }
}

void ADBMS_Update_Voltages(adbms_ *adbms)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <cellBalanceOff>:
    ADBMS_Set_Config_B(adbms->cfb, adbms->ICs.cfg_b);
    ADBMS_Write_Data_RegGrp_Polling(adbms->ICs.hspi, WRCFGB, adbms->ICs.cfg_b, adbms->ICs.spi_tx_dataBuf);
}

void cellBalanceOff(adbms_ *adbms)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
    // Turn off CB indication LED
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2140      	movs	r1, #64	@ 0x40
 8001db8:	4815      	ldr	r0, [pc, #84]	@ (8001e10 <cellBalanceOff+0x64>)
 8001dba:	f003 fe31 	bl	8005a20 <HAL_GPIO_WritePin>

    for (int cic = 0; cic < NUM_CHIPS; cic++)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	e009      	b.n	8001dd8 <cellBalanceOff+0x2c>
    {
        adbms->cfb[cic].dcc = 0;
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	3316      	adds	r3, #22
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4413      	add	r3, r2
 8001dce:	2200      	movs	r2, #0
 8001dd0:	815a      	strh	r2, [r3, #10]
    for (int cic = 0; cic < NUM_CHIPS; cic++)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	ddf2      	ble.n	8001dc4 <cellBalanceOff+0x18>
    }
    ADBMS_Set_Config_B(adbms->cfb, adbms->ICs.cfg_b);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f103 02b4 	add.w	r2, r3, #180	@ 0xb4
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3328      	adds	r3, #40	@ 0x28
 8001de8:	4619      	mov	r1, r3
 8001dea:	4610      	mov	r0, r2
 8001dec:	f7ff fb29 	bl	8001442 <ADBMS_Set_Config_B>
    ADBMS_Write_Data_RegGrp_Polling(adbms->ICs.hspi, WRCFGB, adbms->ICs.cfg_b, adbms->ICs.spi_tx_dataBuf);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6818      	ldr	r0, [r3, #0]
 8001df4:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <cellBalanceOff+0x68>)
 8001df6:	8819      	ldrh	r1, [r3, #0]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	330a      	adds	r3, #10
 8001e02:	f7ff fdb7 	bl	8001974 <ADBMS_Write_Data_RegGrp_Polling>
}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40020400 	.word	0x40020400
 8001e14:	20000002 	.word	0x20000002

08001e18 <UpdateOWCFault>:

void UpdateOWCFault(adbms_ *adbms)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    // check openwire fault
    ADBMS_WakeUP_ICs_Polling();
 8001e20:	f7ff fd5e 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    cellBalanceOff(adbms);   // need to turn off cell balancing to check for OWC
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ffc1 	bl	8001dac <cellBalanceOff>

    /// OWC EVEN Check
    adbms->adsv.cont = 1;
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    adbms->adsv.ow = 1; // Enable OW on even-channel 
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 8001e3e:	2101      	movs	r1, #1
 8001e40:	f361 0383 	bfi	r3, r1, #2, #2
 8001e44:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    ADBMS_Set_ADSV(adbms->adsv, &adbms->ICs.adsv);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4611      	mov	r1, r2
 8001e52:	f893 00bd 	ldrb.w	r0, [r3, #189]	@ 0xbd
 8001e56:	f7ff fbe5 	bl	8001624 <ADBMS_Set_ADSV>
    ADBMS_Write_CMD_Polling(adbms->ICs.hspi, adbms->ICs.adsv);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001e62:	4619      	mov	r1, r3
 8001e64:	4610      	mov	r0, r2
 8001e66:	f7ff fd5f 	bl	8001928 <ADBMS_Write_CMD_Polling>
    HAL_Delay(8);    // S-Channels are updated at 8ms
 8001e6a:	2008      	movs	r0, #8
 8001e6c:	f002 f97c 	bl	8004168 <HAL_Delay>

    // Get new s-channel voltages
    bool pec = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	747b      	strb	r3, [r7, #17]
    ADBMS_WakeUP_ICs_Polling();
 8001e74:	f7ff fd34 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVA, (adbms->ICs.scell + 0 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6818      	ldr	r0, [r3, #0]
 8001e7c:	4b6e      	ldr	r3, [pc, #440]	@ (8002038 <UpdateOWCFault+0x220>)
 8001e7e:	8819      	ldrh	r1, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f103 025a 	add.w	r2, r3, #90	@ 0x5a
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3316      	adds	r3, #22
 8001e8a:	f7ff fd99 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	461a      	mov	r2, r3
 8001e92:	7c7b      	ldrb	r3, [r7, #17]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	bf14      	ite	ne
 8001e9c:	2301      	movne	r3, #1
 8001e9e:	2300      	moveq	r3, #0
 8001ea0:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVB, (adbms->ICs.scell + 1 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	4b65      	ldr	r3, [pc, #404]	@ (800203c <UpdateOWCFault+0x224>)
 8001ea8:	8819      	ldrh	r1, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	335a      	adds	r3, #90	@ 0x5a
 8001eae:	1d9a      	adds	r2, r3, #6
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3316      	adds	r3, #22
 8001eb4:	f7ff fd84 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	461a      	mov	r2, r3
 8001ebc:	7c7b      	ldrb	r3, [r7, #17]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	bf14      	ite	ne
 8001ec6:	2301      	movne	r3, #1
 8001ec8:	2300      	moveq	r3, #0
 8001eca:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVC, (adbms->ICs.scell + 2 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	4b5b      	ldr	r3, [pc, #364]	@ (8002040 <UpdateOWCFault+0x228>)
 8001ed2:	8819      	ldrh	r1, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	335a      	adds	r3, #90	@ 0x5a
 8001ed8:	f103 020c 	add.w	r2, r3, #12
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3316      	adds	r3, #22
 8001ee0:	f7ff fd6e 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	7c7b      	ldrb	r3, [r7, #17]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	bf14      	ite	ne
 8001ef2:	2301      	movne	r3, #1
 8001ef4:	2300      	moveq	r3, #0
 8001ef6:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVD, (adbms->ICs.scell + 3 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	4b51      	ldr	r3, [pc, #324]	@ (8002044 <UpdateOWCFault+0x22c>)
 8001efe:	8819      	ldrh	r1, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	335a      	adds	r3, #90	@ 0x5a
 8001f04:	f103 0212 	add.w	r2, r3, #18
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3316      	adds	r3, #22
 8001f0c:	f7ff fd58 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8001f10:	4603      	mov	r3, r0
 8001f12:	461a      	mov	r2, r3
 8001f14:	7c7b      	ldrb	r3, [r7, #17]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	bf14      	ite	ne
 8001f1e:	2301      	movne	r3, #1
 8001f20:	2300      	moveq	r3, #0
 8001f22:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVE, (adbms->ICs.scell + 4 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6818      	ldr	r0, [r3, #0]
 8001f28:	4b47      	ldr	r3, [pc, #284]	@ (8002048 <UpdateOWCFault+0x230>)
 8001f2a:	8819      	ldrh	r1, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	335a      	adds	r3, #90	@ 0x5a
 8001f30:	f103 0218 	add.w	r2, r3, #24
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3316      	adds	r3, #22
 8001f38:	f7ff fd42 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	461a      	mov	r2, r3
 8001f40:	7c7b      	ldrb	r3, [r7, #17]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	bf14      	ite	ne
 8001f4a:	2301      	movne	r3, #1
 8001f4c:	2300      	moveq	r3, #0
 8001f4e:	747b      	strb	r3, [r7, #17]

    if(pec){
 8001f50:	7c7b      	ldrb	r3, [r7, #17]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d019      	beq.n	8001f8a <UpdateOWCFault+0x172>
        adbms->current_owc_failures += 1;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 8001f5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
        if(adbms->current_owc_failures > PEC_FAILURE_THRESHOLD){
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 8001f70:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7c:	dc00      	bgt.n	8001f80 <UpdateOWCFault+0x168>
            adbms->pec_fault_ = 1;
        }
        return;
 8001f7e:	e1a8      	b.n	80022d2 <UpdateOWCFault+0x4ba>
            adbms->pec_fault_ = 1;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        return;
 8001f88:	e1a3      	b.n	80022d2 <UpdateOWCFault+0x4ba>
    }else adbms->current_owc_failures = 0;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140

    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8001f94:	2300      	movs	r3, #0
 8001f96:	75fb      	strb	r3, [r7, #23]
 8001f98:	e063      	b.n	8002062 <UpdateOWCFault+0x24a>
    {
        uint8_t num_reg_grps = NUM_VOLTAGES_CHIP / VOLTAGES_REG_GRP + (NUM_VOLTAGES_CHIP % VOLTAGES_REG_GRP != 0);
 8001f9a:	2305      	movs	r3, #5
 8001f9c:	737b      	strb	r3, [r7, #13]
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	75bb      	strb	r3, [r7, #22]
 8001fa2:	e057      	b.n	8002054 <UpdateOWCFault+0x23c>
        {
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	757b      	strb	r3, [r7, #21]
 8001fa8:	e042      	b.n	8002030 <UpdateOWCFault+0x218>
            {
                if(creg_grp*DATA_LEN/2 + cbyte/2 >= NUM_VOLTAGES_CHIP) break;   // only read 14 when getting 15 -- TODO CHANGE COMMENT
 8001faa:	7dba      	ldrb	r2, [r7, #22]
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	7d7a      	ldrb	r2, [r7, #21]
 8001fb4:	0852      	lsrs	r2, r2, #1
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	4413      	add	r3, r2
 8001fba:	2b0d      	cmp	r3, #13
 8001fbc:	dc46      	bgt.n	800204c <UpdateOWCFault+0x234>
                int16_t raw_val = (((uint16_t)adbms->ICs.scell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte + 1]) << 8) | adbms->ICs.scell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte];
 8001fbe:	7dba      	ldrb	r2, [r7, #22]
 8001fc0:	7dfb      	ldrb	r3, [r7, #23]
 8001fc2:	441a      	add	r2, r3
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4413      	add	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	461a      	mov	r2, r3
 8001fce:	7d7b      	ldrb	r3, [r7, #21]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001fdc:	b21b      	sxth	r3, r3
 8001fde:	021b      	lsls	r3, r3, #8
 8001fe0:	b219      	sxth	r1, r3
 8001fe2:	7dba      	ldrb	r2, [r7, #22]
 8001fe4:	7dfb      	ldrb	r3, [r7, #23]
 8001fe6:	441a      	add	r2, r3
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	7d7b      	ldrb	r3, [r7, #21]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001ffe:	b21b      	sxth	r3, r3
 8002000:	430b      	orrs	r3, r1
 8002002:	817b      	strh	r3, [r7, #10]
                if (ADBMS_getVoltage(raw_val) < 0.5)
 8002004:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff f8d5 	bl	80011b8 <ADBMS_getVoltage>
 800200e:	eef0 7a40 	vmov.f32	s15, s0
 8002012:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002016:	eef4 7ac7 	vcmpe.f32	s15, s14
 800201a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800201e:	d504      	bpl.n	800202a <UpdateOWCFault+0x212>
                {
                    adbms->openwire_fault_ = 1;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                    return;
 8002028:	e153      	b.n	80022d2 <UpdateOWCFault+0x4ba>
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 800202a:	7d7b      	ldrb	r3, [r7, #21]
 800202c:	3302      	adds	r3, #2
 800202e:	757b      	strb	r3, [r7, #21]
 8002030:	7d7b      	ldrb	r3, [r7, #21]
 8002032:	2b05      	cmp	r3, #5
 8002034:	d9b9      	bls.n	8001faa <UpdateOWCFault+0x192>
 8002036:	e00a      	b.n	800204e <UpdateOWCFault+0x236>
 8002038:	2000000e 	.word	0x2000000e
 800203c:	20000010 	.word	0x20000010
 8002040:	20000012 	.word	0x20000012
 8002044:	20000014 	.word	0x20000014
 8002048:	20000016 	.word	0x20000016
                if(creg_grp*DATA_LEN/2 + cbyte/2 >= NUM_VOLTAGES_CHIP) break;   // only read 14 when getting 15 -- TODO CHANGE COMMENT
 800204c:	bf00      	nop
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 800204e:	7dbb      	ldrb	r3, [r7, #22]
 8002050:	3301      	adds	r3, #1
 8002052:	75bb      	strb	r3, [r7, #22]
 8002054:	7dba      	ldrb	r2, [r7, #22]
 8002056:	7b7b      	ldrb	r3, [r7, #13]
 8002058:	429a      	cmp	r2, r3
 800205a:	d3a3      	bcc.n	8001fa4 <UpdateOWCFault+0x18c>
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 800205c:	7dfb      	ldrb	r3, [r7, #23]
 800205e:	3301      	adds	r3, #1
 8002060:	75fb      	strb	r3, [r7, #23]
 8002062:	7dfb      	ldrb	r3, [r7, #23]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d098      	beq.n	8001f9a <UpdateOWCFault+0x182>
            }
        }
    }

    /// OWC ODD Check
    adbms->adsv.cont = 1;
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    adbms->adsv.ow = 2; // Enable OW on odd-channel 
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 800207c:	2102      	movs	r1, #2
 800207e:	f361 0383 	bfi	r3, r1, #2, #2
 8002082:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    ADBMS_Set_ADSV(adbms->adsv, &adbms->ICs.adsv);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4611      	mov	r1, r2
 8002090:	f893 00bd 	ldrb.w	r0, [r3, #189]	@ 0xbd
 8002094:	f7ff fac6 	bl	8001624 <ADBMS_Set_ADSV>
    ADBMS_Write_CMD_Polling(adbms->ICs.hspi, adbms->ICs.adsv);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80020a0:	4619      	mov	r1, r3
 80020a2:	4610      	mov	r0, r2
 80020a4:	f7ff fc40 	bl	8001928 <ADBMS_Write_CMD_Polling>
    HAL_Delay(8);    // S-Channels are updated at 8ms
 80020a8:	2008      	movs	r0, #8
 80020aa:	f002 f85d 	bl	8004168 <HAL_Delay>

    // Get new s-channel voltages
    ADBMS_WakeUP_ICs_Polling();
 80020ae:	f7ff fc17 	bl	80018e0 <ADBMS_WakeUP_ICs_Polling>
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVA, (adbms->ICs.scell + 0 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6818      	ldr	r0, [r3, #0]
 80020b6:	4b88      	ldr	r3, [pc, #544]	@ (80022d8 <UpdateOWCFault+0x4c0>)
 80020b8:	8819      	ldrh	r1, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f103 025a 	add.w	r2, r3, #90	@ 0x5a
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3316      	adds	r3, #22
 80020c4:	f7ff fc7c 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461a      	mov	r2, r3
 80020cc:	7c7b      	ldrb	r3, [r7, #17]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	bf14      	ite	ne
 80020d6:	2301      	movne	r3, #1
 80020d8:	2300      	moveq	r3, #0
 80020da:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVB, (adbms->ICs.scell + 1 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	4b7e      	ldr	r3, [pc, #504]	@ (80022dc <UpdateOWCFault+0x4c4>)
 80020e2:	8819      	ldrh	r1, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	335a      	adds	r3, #90	@ 0x5a
 80020e8:	1d9a      	adds	r2, r3, #6
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	3316      	adds	r3, #22
 80020ee:	f7ff fc67 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 80020f2:	4603      	mov	r3, r0
 80020f4:	461a      	mov	r2, r3
 80020f6:	7c7b      	ldrb	r3, [r7, #17]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	bf14      	ite	ne
 8002100:	2301      	movne	r3, #1
 8002102:	2300      	moveq	r3, #0
 8002104:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVC, (adbms->ICs.scell + 2 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
 800210a:	4b75      	ldr	r3, [pc, #468]	@ (80022e0 <UpdateOWCFault+0x4c8>)
 800210c:	8819      	ldrh	r1, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	335a      	adds	r3, #90	@ 0x5a
 8002112:	f103 020c 	add.w	r2, r3, #12
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3316      	adds	r3, #22
 800211a:	f7ff fc51 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	7c7b      	ldrb	r3, [r7, #17]
 8002124:	4313      	orrs	r3, r2
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b00      	cmp	r3, #0
 800212a:	bf14      	ite	ne
 800212c:	2301      	movne	r3, #1
 800212e:	2300      	moveq	r3, #0
 8002130:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVD, (adbms->ICs.scell + 3 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6818      	ldr	r0, [r3, #0]
 8002136:	4b6b      	ldr	r3, [pc, #428]	@ (80022e4 <UpdateOWCFault+0x4cc>)
 8002138:	8819      	ldrh	r1, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	335a      	adds	r3, #90	@ 0x5a
 800213e:	f103 0212 	add.w	r2, r3, #18
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3316      	adds	r3, #22
 8002146:	f7ff fc3b 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	7c7b      	ldrb	r3, [r7, #17]
 8002150:	4313      	orrs	r3, r2
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	bf14      	ite	ne
 8002158:	2301      	movne	r3, #1
 800215a:	2300      	moveq	r3, #0
 800215c:	747b      	strb	r3, [r7, #17]
    pec |= ADBMS_Read_Data_RegGrp_Polling(adbms->ICs.hspi, RDSVE, (adbms->ICs.scell + 4 * NUM_CHIPS * DATA_LEN), adbms->ICs.spi_rx_dataBuf);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6818      	ldr	r0, [r3, #0]
 8002162:	4b61      	ldr	r3, [pc, #388]	@ (80022e8 <UpdateOWCFault+0x4d0>)
 8002164:	8819      	ldrh	r1, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	335a      	adds	r3, #90	@ 0x5a
 800216a:	f103 0218 	add.w	r2, r3, #24
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	3316      	adds	r3, #22
 8002172:	f7ff fc25 	bl	80019c0 <ADBMS_Read_Data_RegGrp_Polling>
 8002176:	4603      	mov	r3, r0
 8002178:	461a      	mov	r2, r3
 800217a:	7c7b      	ldrb	r3, [r7, #17]
 800217c:	4313      	orrs	r3, r2
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	747b      	strb	r3, [r7, #17]

    if(pec){
 800218a:	7c7b      	ldrb	r3, [r7, #17]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d019      	beq.n	80021c4 <UpdateOWCFault+0x3ac>
        adbms->current_owc_failures += 1;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 8002196:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800219a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
        if(adbms->current_owc_failures > PEC_FAILURE_THRESHOLD){
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 80021aa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80021ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b6:	dc00      	bgt.n	80021ba <UpdateOWCFault+0x3a2>
            adbms->pec_fault_ = 1;
        }
        return;
 80021b8:	e08b      	b.n	80022d2 <UpdateOWCFault+0x4ba>
            adbms->pec_fault_ = 1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
        return;
 80021c2:	e086      	b.n	80022d2 <UpdateOWCFault+0x4ba>
    }else adbms->current_owc_failures = 0;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140

    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	753b      	strb	r3, [r7, #20]
 80021d2:	e059      	b.n	8002288 <UpdateOWCFault+0x470>
    {
        uint8_t num_reg_grps = NUM_VOLTAGES_CHIP / VOLTAGES_REG_GRP + (NUM_VOLTAGES_CHIP % VOLTAGES_REG_GRP != 0);
 80021d4:	2305      	movs	r3, #5
 80021d6:	743b      	strb	r3, [r7, #16]
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 80021d8:	2300      	movs	r3, #0
 80021da:	74fb      	strb	r3, [r7, #19]
 80021dc:	e04d      	b.n	800227a <UpdateOWCFault+0x462>
        {
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 80021de:	2300      	movs	r3, #0
 80021e0:	74bb      	strb	r3, [r7, #18]
 80021e2:	e042      	b.n	800226a <UpdateOWCFault+0x452>
            {
                if(creg_grp*DATA_LEN/2 + cbyte/2 >= NUM_VOLTAGES_CHIP) break;   // only read 14 when getting 15 -- TODO CHANGE COMMENT
 80021e4:	7cfa      	ldrb	r2, [r7, #19]
 80021e6:	4613      	mov	r3, r2
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	4413      	add	r3, r2
 80021ec:	7cba      	ldrb	r2, [r7, #18]
 80021ee:	0852      	lsrs	r2, r2, #1
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	4413      	add	r3, r2
 80021f4:	2b0d      	cmp	r3, #13
 80021f6:	dc3c      	bgt.n	8002272 <UpdateOWCFault+0x45a>
                int16_t raw_val = (((uint16_t)adbms->ICs.scell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte + 1]) << 8) | adbms->ICs.scell[creg_grp * NUM_CHIPS * DATA_LEN + cic * DATA_LEN + cbyte];
 80021f8:	7cfa      	ldrb	r2, [r7, #19]
 80021fa:	7d3b      	ldrb	r3, [r7, #20]
 80021fc:	441a      	add	r2, r3
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	461a      	mov	r2, r3
 8002208:	7cbb      	ldrb	r3, [r7, #18]
 800220a:	4413      	add	r3, r2
 800220c:	3301      	adds	r3, #1
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8002216:	b21b      	sxth	r3, r3
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	b219      	sxth	r1, r3
 800221c:	7cfa      	ldrb	r2, [r7, #19]
 800221e:	7d3b      	ldrb	r3, [r7, #20]
 8002220:	441a      	add	r2, r3
 8002222:	4613      	mov	r3, r2
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4413      	add	r3, r2
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	461a      	mov	r2, r3
 800222c:	7cbb      	ldrb	r3, [r7, #18]
 800222e:	4413      	add	r3, r2
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	4413      	add	r3, r2
 8002234:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8002238:	b21b      	sxth	r3, r3
 800223a:	430b      	orrs	r3, r1
 800223c:	81fb      	strh	r3, [r7, #14]
                if (ADBMS_getVoltage(raw_val) < 0.5)
 800223e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe ffb8 	bl	80011b8 <ADBMS_getVoltage>
 8002248:	eef0 7a40 	vmov.f32	s15, s0
 800224c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002250:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002258:	d504      	bpl.n	8002264 <UpdateOWCFault+0x44c>
                {
                    adbms->openwire_fault_ = 1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
                    return;
 8002262:	e036      	b.n	80022d2 <UpdateOWCFault+0x4ba>
            for (uint8_t cbyte = 0; cbyte < DATA_LEN; cbyte+=2)
 8002264:	7cbb      	ldrb	r3, [r7, #18]
 8002266:	3302      	adds	r3, #2
 8002268:	74bb      	strb	r3, [r7, #18]
 800226a:	7cbb      	ldrb	r3, [r7, #18]
 800226c:	2b05      	cmp	r3, #5
 800226e:	d9b9      	bls.n	80021e4 <UpdateOWCFault+0x3cc>
 8002270:	e000      	b.n	8002274 <UpdateOWCFault+0x45c>
                if(creg_grp*DATA_LEN/2 + cbyte/2 >= NUM_VOLTAGES_CHIP) break;   // only read 14 when getting 15 -- TODO CHANGE COMMENT
 8002272:	bf00      	nop
        for (uint8_t creg_grp = 0; creg_grp < num_reg_grps; creg_grp++)
 8002274:	7cfb      	ldrb	r3, [r7, #19]
 8002276:	3301      	adds	r3, #1
 8002278:	74fb      	strb	r3, [r7, #19]
 800227a:	7cfa      	ldrb	r2, [r7, #19]
 800227c:	7c3b      	ldrb	r3, [r7, #16]
 800227e:	429a      	cmp	r2, r3
 8002280:	d3ad      	bcc.n	80021de <UpdateOWCFault+0x3c6>
    for (uint8_t cic = 0; cic < NUM_CHIPS; cic++)
 8002282:	7d3b      	ldrb	r3, [r7, #20]
 8002284:	3301      	adds	r3, #1
 8002286:	753b      	strb	r3, [r7, #20]
 8002288:	7d3b      	ldrb	r3, [r7, #20]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0a2      	beq.n	80021d4 <UpdateOWCFault+0x3bc>
            }
        }
    }

    /// Turn off owc
    adbms->adsv.cont = 0;
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    adbms->adsv.ow = 0; // Enable OW on odd-channel 
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	f892 30bd 	ldrb.w	r3, [r2, #189]	@ 0xbd
 80022a2:	f023 030c 	bic.w	r3, r3, #12
 80022a6:	f882 30bd 	strb.w	r3, [r2, #189]	@ 0xbd
    ADBMS_Set_ADSV(adbms->adsv, &adbms->ICs.adsv);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4611      	mov	r1, r2
 80022b4:	f893 00bd 	ldrb.w	r0, [r3, #189]	@ 0xbd
 80022b8:	f7ff f9b4 	bl	8001624 <ADBMS_Set_ADSV>
    ADBMS_Write_CMD_Polling(adbms->ICs.hspi, adbms->ICs.adsv);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80022c4:	4619      	mov	r1, r3
 80022c6:	4610      	mov	r0, r2
 80022c8:	f7ff fb2e 	bl	8001928 <ADBMS_Write_CMD_Polling>
    HAL_Delay(1);    // S-Channels are updated at 8ms
 80022cc:	2001      	movs	r0, #1
 80022ce:	f001 ff4b 	bl	8004168 <HAL_Delay>
}
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2000000e 	.word	0x2000000e
 80022dc:	20000010 	.word	0x20000010
 80022e0:	20000012 	.word	0x20000012
 80022e4:	20000014 	.word	0x20000014
 80022e8:	20000016 	.word	0x20000016

080022ec <ADBMS_Print_Vals>:

void ADBMS_Print_Vals(adbms_ *adbms)
{
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
    // print the total, max, min, and avg voltage
    printf("\nVOLTAGES\n");
 80022f4:	487a      	ldr	r0, [pc, #488]	@ (80024e0 <ADBMS_Print_Vals+0x1f4>)
 80022f6:	f00b fa91 	bl	800d81c <puts>
    printf("total v: %f\n", adbms->total_v);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8002300:	4618      	mov	r0, r3
 8002302:	f7fe f921 	bl	8000548 <__aeabi_f2d>
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4876      	ldr	r0, [pc, #472]	@ (80024e4 <ADBMS_Print_Vals+0x1f8>)
 800230c:	f00b fa16 	bl	800d73c <iprintf>
    printf("max v: %f\t", adbms->max_v);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe f916 	bl	8000548 <__aeabi_f2d>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4871      	ldr	r0, [pc, #452]	@ (80024e8 <ADBMS_Print_Vals+0x1fc>)
 8002322:	f00b fa0b 	bl	800d73c <iprintf>
    printf("min v: %f\t", adbms->min_v);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe f90b 	bl	8000548 <__aeabi_f2d>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	486d      	ldr	r0, [pc, #436]	@ (80024ec <ADBMS_Print_Vals+0x200>)
 8002338:	f00b fa00 	bl	800d73c <iprintf>
    printf("avg v: %f\t", adbms->avg_v);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe f900 	bl	8000548 <__aeabi_f2d>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4868      	ldr	r0, [pc, #416]	@ (80024f0 <ADBMS_Print_Vals+0x204>)
 800234e:	f00b f9f5 	bl	800d73c <iprintf>
    printf("max-min: %f\n", adbms->max_v - adbms->min_v);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	edd3 7a48 	vldr	s15, [r3, #288]	@ 0x120
 800235e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002362:	ee17 0a90 	vmov	r0, s15
 8002366:	f7fe f8ef 	bl	8000548 <__aeabi_f2d>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	4861      	ldr	r0, [pc, #388]	@ (80024f4 <ADBMS_Print_Vals+0x208>)
 8002370:	f00b f9e4 	bl	800d73c <iprintf>

    // print every voltage
    for (int i = 0; i < NUM_CHIPS; i++)
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	e02a      	b.n	80023d0 <ADBMS_Print_Vals+0xe4>
    {
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	e021      	b.n	80023c4 <ADBMS_Print_Vals+0xd8>
        {
            printf("C%d=%fV\t", (i * NUM_VOLTAGES_CHIP + j + 1), adbms->voltages[i * NUM_VOLTAGES_CHIP + j]);
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	4613      	mov	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	1a9b      	subs	r3, r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	461a      	mov	r2, r3
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4413      	add	r3, r2
 8002390:	1c5c      	adds	r4, r3, #1
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	461a      	mov	r2, r3
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4413      	add	r3, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	3330      	adds	r3, #48	@ 0x30
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f8cb 	bl	8000548 <__aeabi_f2d>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4621      	mov	r1, r4
 80023b8:	484f      	ldr	r0, [pc, #316]	@ (80024f8 <ADBMS_Print_Vals+0x20c>)
 80023ba:	f00b f9bf 	bl	800d73c <iprintf>
        for (int j = 0; j < NUM_VOLTAGES_CHIP; j++)
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	3301      	adds	r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2b0d      	cmp	r3, #13
 80023c8:	ddda      	ble.n	8002380 <ADBMS_Print_Vals+0x94>
    for (int i = 0; i < NUM_CHIPS; i++)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	3301      	adds	r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	ddd1      	ble.n	800237a <ADBMS_Print_Vals+0x8e>
        }
    }
    printf("\n");
 80023d6:	200a      	movs	r0, #10
 80023d8:	f00b f9c2 	bl	800d760 <putchar>

    // print the total, max, min, and avg temp
    printf("\nTEMPS\n");
 80023dc:	4847      	ldr	r0, [pc, #284]	@ (80024fc <ADBMS_Print_Vals+0x210>)
 80023de:	f00b fa1d 	bl	800d81c <puts>
    printf("max temp: %f\t", adbms->max_temp);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe f8ad 	bl	8000548 <__aeabi_f2d>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4843      	ldr	r0, [pc, #268]	@ (8002500 <ADBMS_Print_Vals+0x214>)
 80023f4:	f00b f9a2 	bl	800d73c <iprintf>
    printf("min temp: %f\t", adbms->min_temp);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f8a2 	bl	8000548 <__aeabi_f2d>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	483e      	ldr	r0, [pc, #248]	@ (8002504 <ADBMS_Print_Vals+0x218>)
 800240a:	f00b f997 	bl	800d73c <iprintf>
    printf("avg temp: %f\n", adbms->avg_temp);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe f897 	bl	8000548 <__aeabi_f2d>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	483a      	ldr	r0, [pc, #232]	@ (8002508 <ADBMS_Print_Vals+0x21c>)
 8002420:	f00b f98c 	bl	800d73c <iprintf>

    for (int i = 0; i < NUM_CHIPS; i++)
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	e022      	b.n	8002470 <ADBMS_Print_Vals+0x184>
    {
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	e019      	b.n	8002464 <ADBMS_Print_Vals+0x178>
        {
            printf("T%d=%f\t", (i * NUM_TEMPS_CHIP + j + 1), adbms->temperatures[i * NUM_TEMPS_CHIP + j]);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	00da      	lsls	r2, r3, #3
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4413      	add	r3, r2
 8002438:	1c5c      	adds	r4, r3, #1
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	00da      	lsls	r2, r3, #3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	4413      	add	r3, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	333e      	adds	r3, #62	@ 0x3e
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe f87b 	bl	8000548 <__aeabi_f2d>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4621      	mov	r1, r4
 8002458:	482c      	ldr	r0, [pc, #176]	@ (800250c <ADBMS_Print_Vals+0x220>)
 800245a:	f00b f96f 	bl	800d73c <iprintf>
        for (int j = 0; j < NUM_TEMPS_CHIP; j++)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	3301      	adds	r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b07      	cmp	r3, #7
 8002468:	dde2      	ble.n	8002430 <ADBMS_Print_Vals+0x144>
    for (int i = 0; i < NUM_CHIPS; i++)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	3301      	adds	r3, #1
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	ddd9      	ble.n	800242a <ADBMS_Print_Vals+0x13e>
        }
    }
    printf("\n");
 8002476:	200a      	movs	r0, #10
 8002478:	f00b f972 	bl	800d760 <putchar>

    printf("Faults\n");
 800247c:	4824      	ldr	r0, [pc, #144]	@ (8002510 <ADBMS_Print_Vals+0x224>)
 800247e:	f00b f9cd 	bl	800d81c <puts>
    printf("undervoltage: %d\t", adbms->undervoltage_fault_);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002488:	4619      	mov	r1, r3
 800248a:	4822      	ldr	r0, [pc, #136]	@ (8002514 <ADBMS_Print_Vals+0x228>)
 800248c:	f00b f956 	bl	800d73c <iprintf>
    printf("overvoltage: %d\t", adbms->overvoltage_fault_);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8002496:	4619      	mov	r1, r3
 8002498:	481f      	ldr	r0, [pc, #124]	@ (8002518 <ADBMS_Print_Vals+0x22c>)
 800249a:	f00b f94f 	bl	800d73c <iprintf>
    printf("pec: %d\t", adbms->pec_fault_);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 80024a4:	4619      	mov	r1, r3
 80024a6:	481d      	ldr	r0, [pc, #116]	@ (800251c <ADBMS_Print_Vals+0x230>)
 80024a8:	f00b f948 	bl	800d73c <iprintf>
    printf("overtemperature: %d\t", adbms->overtemperature_fault_);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80024b2:	4619      	mov	r1, r3
 80024b4:	481a      	ldr	r0, [pc, #104]	@ (8002520 <ADBMS_Print_Vals+0x234>)
 80024b6:	f00b f941 	bl	800d73c <iprintf>
    printf("openwire: %d\t", adbms->openwire_fault_);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80024c0:	4619      	mov	r1, r3
 80024c2:	4818      	ldr	r0, [pc, #96]	@ (8002524 <ADBMS_Print_Vals+0x238>)
 80024c4:	f00b f93a 	bl	800d73c <iprintf>
    printf("openwire_temp: %d\n", adbms->openwire_temp_fault_);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 80024ce:	4619      	mov	r1, r3
 80024d0:	4815      	ldr	r0, [pc, #84]	@ (8002528 <ADBMS_Print_Vals+0x23c>)
 80024d2:	f00b f933 	bl	800d73c <iprintf>
}
 80024d6:	bf00      	nop
 80024d8:	371c      	adds	r7, #28
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd90      	pop	{r4, r7, pc}
 80024de:	bf00      	nop
 80024e0:	0800f618 	.word	0x0800f618
 80024e4:	0800f624 	.word	0x0800f624
 80024e8:	0800f634 	.word	0x0800f634
 80024ec:	0800f640 	.word	0x0800f640
 80024f0:	0800f64c 	.word	0x0800f64c
 80024f4:	0800f658 	.word	0x0800f658
 80024f8:	0800f668 	.word	0x0800f668
 80024fc:	0800f674 	.word	0x0800f674
 8002500:	0800f67c 	.word	0x0800f67c
 8002504:	0800f68c 	.word	0x0800f68c
 8002508:	0800f69c 	.word	0x0800f69c
 800250c:	0800f6ac 	.word	0x0800f6ac
 8002510:	0800f6b4 	.word	0x0800f6b4
 8002514:	0800f6bc 	.word	0x0800f6bc
 8002518:	0800f6d0 	.word	0x0800f6d0
 800251c:	0800f6e4 	.word	0x0800f6e4
 8002520:	0800f6f0 	.word	0x0800f6f0
 8002524:	0800f708 	.word	0x0800f708
 8002528:	0800f718 	.word	0x0800f718

0800252c <bms_mainbaord_setup>:
#include "bms.h"

mainboard_ mainboard;

void bms_mainbaord_setup(SPI_HandleTypeDef *hspi, GPIO_TypeDef *csb_pinBank, uint16_t csb_pin, ADC_HandleTypeDef *hadc, CAN_HandleTypeDef *hcan1, CAN_HandleTypeDef *hcan2)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b09c      	sub	sp, #112	@ 0x70
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	80fb      	strh	r3, [r7, #6]
	// initialize handles
	mainboard.hadc = hadc;
 800253c:	4a36      	ldr	r2, [pc, #216]	@ (8002618 <bms_mainbaord_setup+0xec>)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
	mainboard.hcan_drive = hcan1;
 8002544:	4a34      	ldr	r2, [pc, #208]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002546:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002548:	f8c2 3158 	str.w	r3, [r2, #344]	@ 0x158
	mainboard.hcan_data = hcan2;
 800254c:	4a32      	ldr	r2, [pc, #200]	@ (8002618 <bms_mainbaord_setup+0xec>)
 800254e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002550:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c

	// get offset for current
	mainboard.current_offset = getCurrentOffset(mainboard.hadc);
 8002554:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002556:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800255a:	4618      	mov	r0, r3
 800255c:	f000 fe3c 	bl	80031d8 <getCurrentOffset>
 8002560:	eef0 7a40 	vmov.f32	s15, s0
 8002564:	4b2c      	ldr	r3, [pc, #176]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002566:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168

	// initialize ad chip;
	ADBMS_Interface_Initialize(&mainboard.adbms, hspi, csb_pinBank, csb_pin);
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	68f9      	ldr	r1, [r7, #12]
 8002570:	4829      	ldr	r0, [pc, #164]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002572:	f7ff fa7b 	bl	8001a6c <ADBMS_Interface_Initialize>

	// initialize CAN;
	BMS_Initialize_Can(&mainboard);
 8002576:	4828      	ldr	r0, [pc, #160]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002578:	f000 f97a 	bl	8002870 <BMS_Initialize_Can>

	// initialize the timers: adbms_mainboard_loop, drive_can, data_can
	timer_ t_adbms = CreateTimer(500, bms_mainboard_loop);
 800257c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002580:	4a26      	ldr	r2, [pc, #152]	@ (800261c <bms_mainbaord_setup+0xf0>)
 8002582:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002586:	4618      	mov	r0, r3
 8002588:	f001 fce0 	bl	8003f4c <CreateTimer>
	timer_ t_adbms_owc_check = CreateTimer(30000, adbms_owc_loop);
 800258c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002590:	4a23      	ldr	r2, [pc, #140]	@ (8002620 <bms_mainbaord_setup+0xf4>)
 8002592:	f247 5130 	movw	r1, #30000	@ 0x7530
 8002596:	4618      	mov	r0, r3
 8002598:	f001 fcd8 	bl	8003f4c <CreateTimer>
	timer_ t_drive_can = CreateTimer(100, drive_can_loop);
 800259c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80025a0:	4a20      	ldr	r2, [pc, #128]	@ (8002624 <bms_mainbaord_setup+0xf8>)
 80025a2:	2164      	movs	r1, #100	@ 0x64
 80025a4:	4618      	mov	r0, r3
 80025a6:	f001 fcd1 	bl	8003f4c <CreateTimer>
	timer_ t_data_can = CreateTimer(1000, data_can_loop);
 80025aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002628 <bms_mainbaord_setup+0xfc>)
 80025b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025b4:	4618      	mov	r0, r3
 80025b6:	f001 fcc9 	bl	8003f4c <CreateTimer>
	timer_ timers[NUM_TIMERS] = {t_adbms, t_adbms_owc_check, t_drive_can, t_data_can};
 80025ba:	f107 0310 	add.w	r3, r7, #16
 80025be:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80025c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80025c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80025c8:	f107 031c 	add.w	r3, r7, #28
 80025cc:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80025d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80025d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80025d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025da:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80025de:	ca07      	ldmia	r2, {r0, r1, r2}
 80025e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80025e4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025e8:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80025ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80025ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	mainboard.tg = CreateTimerGroup(timers);
 80025f2:	f107 0310 	add.w	r3, r7, #16
 80025f6:	4618      	mov	r0, r3
 80025f8:	f001 fcc3 	bl	8003f82 <CreateTimerGroup>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4a06      	ldr	r2, [pc, #24]	@ (8002618 <bms_mainbaord_setup+0xec>)
 8002600:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c

	mainboard.start_time = HAL_GetTick();
 8002604:	f001 fda4 	bl	8004150 <HAL_GetTick>
 8002608:	4603      	mov	r3, r0
 800260a:	4a03      	ldr	r2, [pc, #12]	@ (8002618 <bms_mainbaord_setup+0xec>)
 800260c:	f8c2 3174 	str.w	r3, [r2, #372]	@ 0x174
}
 8002610:	bf00      	nop
 8002612:	3770      	adds	r7, #112	@ 0x70
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000300 	.word	0x20000300
 800261c:	08002665 	.word	0x08002665
 8002620:	08002675 	.word	0x08002675
 8002624:	080029a1 	.word	0x080029a1
 8002628:	08002a11 	.word	0x08002a11

0800262c <DMA_Callback>:

int counter;
void DMA_Callback()
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
	counter += 1;
 8002630:	4b04      	ldr	r3, [pc, #16]	@ (8002644 <DMA_Callback+0x18>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	3301      	adds	r3, #1
 8002636:	4a03      	ldr	r2, [pc, #12]	@ (8002644 <DMA_Callback+0x18>)
 8002638:	6013      	str	r3, [r2, #0]

//	for(uint8_t c = 0; c < DATABUF_LEN; c++){
//		printf("Byte%d: 0x%02x\n", c, mainboard.adbms.ICs.spi_rx_dataBuf[c]);
//	}
	ADBMS_DMA_Complete(&mainboard.adbms);
 800263a:	4803      	ldr	r0, [pc, #12]	@ (8002648 <DMA_Callback+0x1c>)
 800263c:	f7ff fb9c 	bl	8001d78 <ADBMS_DMA_Complete>
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000478 	.word	0x20000478
 8002648:	20000300 	.word	0x20000300

0800264c <tick_mainboard_timers>:

void tick_mainboard_timers()
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
	TickTimerGroup(mainboard.tg);
 8002650:	4b03      	ldr	r3, [pc, #12]	@ (8002660 <tick_mainboard_timers+0x14>)
 8002652:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8002656:	4618      	mov	r0, r3
 8002658:	f001 fcac 	bl	8003fb4 <TickTimerGroup>
}
 800265c:	bf00      	nop
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000300 	.word	0x20000300

08002664 <bms_mainboard_loop>:

// ADBMS loop that gets ticked
void bms_mainboard_loop()
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
	UpdateValues();
 8002668:	f000 f80e 	bl	8002688 <UpdateValues>
	CheckFaults();
 800266c:	f000 f884 	bl	8002778 <CheckFaults>
}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}

08002674 <adbms_owc_loop>:

// Seprate loop that gets ticked to run OWC
void adbms_owc_loop(){ UpdateOWCFault(&mainboard.adbms); }
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <adbms_owc_loop+0x10>)
 800267a:	f7ff fbcd 	bl	8001e18 <UpdateOWCFault>
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000300 	.word	0x20000300

08002688 <UpdateValues>:

void UpdateValues()
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
	printf("callback: %d\n", counter);
 800268c:	4b34      	ldr	r3, [pc, #208]	@ (8002760 <UpdateValues+0xd8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4619      	mov	r1, r3
 8002692:	4834      	ldr	r0, [pc, #208]	@ (8002764 <UpdateValues+0xdc>)
 8002694:	f00b f852 	bl	800d73c <iprintf>
    ADBMS_TransmitReceive_Reg_DMA(&mainboard.adbms.ICs);
 8002698:	4833      	ldr	r0, [pc, #204]	@ (8002768 <UpdateValues+0xe0>)
 800269a:	f7ff f9c5 	bl	8001a28 <ADBMS_TransmitReceive_Reg_DMA>

	// ADBMS values
	// ADBMS_UpdateVoltages(&mainboard.adbms);
	// ADBMS_UpdateTemps(&mainboard.adbms);
	ADBMS_Update_Voltages(&mainboard.adbms);
 800269e:	4832      	ldr	r0, [pc, #200]	@ (8002768 <UpdateValues+0xe0>)
 80026a0:	f7ff fb7a 	bl	8001d98 <ADBMS_Update_Voltages>

	UpdateADInternalFault(&mainboard.adbms);
 80026a4:	4830      	ldr	r0, [pc, #192]	@ (8002768 <UpdateValues+0xe0>)
 80026a6:	f7ff faf3 	bl	8001c90 <UpdateADInternalFault>

	// update STM32 Pin values
	// reads: shutdown_contactors, IMD_Status, 6822_State
	mainboard.shutdown_present = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1); 	   // shutdown status
 80026aa:	2102      	movs	r1, #2
 80026ac:	482f      	ldr	r0, [pc, #188]	@ (800276c <UpdateValues+0xe4>)
 80026ae:	f003 f99f 	bl	80059f0 <HAL_GPIO_ReadPin>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	bf14      	ite	ne
 80026b8:	2301      	movne	r3, #1
 80026ba:	2300      	moveq	r3, #0
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4b2a      	ldr	r3, [pc, #168]	@ (8002768 <UpdateValues+0xe0>)
 80026c0:	f883 216d 	strb.w	r2, [r3, #365]	@ 0x16d
	mainboard.imd_status = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);			   // IMD_Status
 80026c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026c8:	4829      	ldr	r0, [pc, #164]	@ (8002770 <UpdateValues+0xe8>)
 80026ca:	f003 f991 	bl	80059f0 <HAL_GPIO_ReadPin>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	bf14      	ite	ne
 80026d4:	2301      	movne	r3, #1
 80026d6:	2300      	moveq	r3, #0
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	4b23      	ldr	r3, [pc, #140]	@ (8002768 <UpdateValues+0xe0>)
 80026dc:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
	mainboard.comms_6822_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);	   // 6822_State
 80026e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026e4:	4821      	ldr	r0, [pc, #132]	@ (800276c <UpdateValues+0xe4>)
 80026e6:	f003 f983 	bl	80059f0 <HAL_GPIO_ReadPin>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	bf14      	ite	ne
 80026f0:	2301      	movne	r3, #1
 80026f2:	2300      	moveq	r3, #0
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002768 <UpdateValues+0xe0>)
 80026f8:	f883 2171 	strb.w	r2, [r3, #369]	@ 0x171
	mainboard.charger_pin = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);		   // Charger_Pin
 80026fc:	2180      	movs	r1, #128	@ 0x80
 80026fe:	481c      	ldr	r0, [pc, #112]	@ (8002770 <UpdateValues+0xe8>)
 8002700:	f003 f976 	bl	80059f0 <HAL_GPIO_ReadPin>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	bf14      	ite	ne
 800270a:	2301      	movne	r3, #1
 800270c:	2300      	moveq	r3, #0
 800270e:	b2da      	uxtb	r2, r3
 8002710:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <UpdateValues+0xe0>)
 8002712:	f883 216f 	strb.w	r2, [r3, #367]	@ 0x16f

	// get current
	mainboard.current = getCurrent(mainboard.hadc) - mainboard.current_offset;
 8002716:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <UpdateValues+0xe0>)
 8002718:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800271c:	4618      	mov	r0, r3
 800271e:	f000 fceb 	bl	80030f8 <getCurrent>
 8002722:	eeb0 7a40 	vmov.f32	s14, s0
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <UpdateValues+0xe0>)
 8002728:	edd3 7a5a 	vldr	s15, [r3, #360]	@ 0x168
 800272c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002730:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <UpdateValues+0xe0>)
 8002732:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
	mainboard.overcurrent_fault = mainboard.current > OVERCURRENT;
 8002736:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <UpdateValues+0xe0>)
 8002738:	edd3 7a59 	vldr	s15, [r3, #356]	@ 0x164
 800273c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002774 <UpdateValues+0xec>
 8002740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002748:	bfcc      	ite	gt
 800274a:	2301      	movgt	r3, #1
 800274c:	2300      	movle	r3, #0
 800274e:	b2da      	uxtb	r2, r3
 8002750:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <UpdateValues+0xe0>)
 8002752:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c

	if(ENABLE_PRINTF_DEBUG_COMMS) send_data_over_printf(); 
 8002756:	f000 f875 	bl	8002844 <send_data_over_printf>
	if(ENABLE_USB_COMMS) send_data_over_USB(); 
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000478 	.word	0x20000478
 8002764:	0800f7b8 	.word	0x0800f7b8
 8002768:	20000300 	.word	0x20000300
 800276c:	40020400 	.word	0x40020400
 8002770:	40020800 	.word	0x40020800
 8002774:	43070000 	.word	0x43070000

08002778 <CheckFaults>:

void CheckFaults()
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	// raise fault flag if any fault is true
	// faults are latching
	mainboard.bms_fault = mainboard.bms_fault 
 800277c:	4b2e      	ldr	r3, [pc, #184]	@ (8002838 <CheckFaults+0xc0>)
 800277e:	f893 3161 	ldrb.w	r3, [r3, #353]	@ 0x161
							|| mainboard.adbms.overtemperature_fault_
							|| mainboard.adbms.undertemperature_fault_
							|| mainboard.adbms.openwire_fault_
							|| mainboard.adbms.openwire_temp_fault_
							|| mainboard.adbms.pec_fault_
							|| mainboard.overcurrent_fault;
 8002782:	2b00      	cmp	r3, #0
 8002784:	d127      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.overvoltage_fault_
 8002786:	4b2c      	ldr	r3, [pc, #176]	@ (8002838 <CheckFaults+0xc0>)
 8002788:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 800278c:	2b00      	cmp	r3, #0
 800278e:	d122      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.undervoltage_fault_
 8002790:	4b29      	ldr	r3, [pc, #164]	@ (8002838 <CheckFaults+0xc0>)
 8002792:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002796:	2b00      	cmp	r3, #0
 8002798:	d11d      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.overtemperature_fault_
 800279a:	4b27      	ldr	r3, [pc, #156]	@ (8002838 <CheckFaults+0xc0>)
 800279c:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d118      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.undertemperature_fault_
 80027a4:	4b24      	ldr	r3, [pc, #144]	@ (8002838 <CheckFaults+0xc0>)
 80027a6:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d113      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.openwire_fault_
 80027ae:	4b22      	ldr	r3, [pc, #136]	@ (8002838 <CheckFaults+0xc0>)
 80027b0:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10e      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.openwire_temp_fault_
 80027b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002838 <CheckFaults+0xc0>)
 80027ba:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d109      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.adbms.pec_fault_
 80027c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002838 <CheckFaults+0xc0>)
 80027c4:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d104      	bne.n	80027d6 <CheckFaults+0x5e>
							|| mainboard.overcurrent_fault;
 80027cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002838 <CheckFaults+0xc0>)
 80027ce:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <CheckFaults+0x62>
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <CheckFaults+0x64>
 80027da:	2300      	movs	r3, #0
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	b2da      	uxtb	r2, r3
	mainboard.bms_fault = mainboard.bms_fault 
 80027e2:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <CheckFaults+0xc0>)
 80027e4:	f883 2161 	strb.w	r2, [r3, #353]	@ 0x161

	// write BMS_Status - healthy is high
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, !mainboard.bms_fault);
 80027e8:	4b13      	ldr	r3, [pc, #76]	@ (8002838 <CheckFaults+0xc0>)
 80027ea:	f893 3161 	ldrb.w	r3, [r3, #353]	@ 0x161
 80027ee:	f083 0301 	eor.w	r3, r3, #1
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027fa:	4810      	ldr	r0, [pc, #64]	@ (800283c <CheckFaults+0xc4>)
 80027fc:	f003 f910 	bl	8005a20 <HAL_GPIO_WritePin>


	// set external faults
	mainboard.external_fault = !mainboard.shutdown_present;
 8002800:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <CheckFaults+0xc0>)
 8002802:	f893 316d 	ldrb.w	r3, [r3, #365]	@ 0x16d
 8002806:	2b00      	cmp	r3, #0
 8002808:	bf14      	ite	ne
 800280a:	2301      	movne	r3, #1
 800280c:	2300      	moveq	r3, #0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	f083 0301 	eor.w	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	b2da      	uxtb	r2, r3
 800281c:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <CheckFaults+0xc0>)
 800281e:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

	// Turns on external LED if external fault
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, mainboard.external_fault);
 8002822:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <CheckFaults+0xc0>)
 8002824:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8002828:	461a      	mov	r2, r3
 800282a:	2180      	movs	r1, #128	@ 0x80
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <CheckFaults+0xc8>)
 800282e:	f003 f8f7 	bl	8005a20 <HAL_GPIO_WritePin>

}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000300 	.word	0x20000300
 800283c:	40020800 	.word	0x40020800
 8002840:	40020400 	.word	0x40020400

08002844 <send_data_over_printf>:

void send_data_over_printf()
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
	// AD Prints
	ADBMS_Print_Vals(&mainboard.adbms);
 8002848:	4807      	ldr	r0, [pc, #28]	@ (8002868 <send_data_over_printf+0x24>)
 800284a:	f7ff fd4f 	bl	80022ec <ADBMS_Print_Vals>

	// Mainboard Prints
	printf("Time: %d\n", (int)(HAL_GetTick() - mainboard.start_time));
 800284e:	f001 fc7f 	bl	8004150 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <send_data_over_printf+0x24>)
 8002856:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	4619      	mov	r1, r3
 800285e:	4803      	ldr	r0, [pc, #12]	@ (800286c <send_data_over_printf+0x28>)
 8002860:	f00a ff6c 	bl	800d73c <iprintf>
//	printf("External fault: %d\n", mainboard.external_fault);
//	printf("Current: %f\n", mainboard.current);
	
	// TODO Add more prints as needed

}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000300 	.word	0x20000300
 800286c:	0800f7c8 	.word	0x0800f7c8

08002870 <BMS_Initialize_Can>:
#include "bms_can.h"

bms_can_ bms_can;

void BMS_Initialize_Can(mainboard_ *mainboard)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
	// Start CAN
	bms_can.mainboard = mainboard;
 8002878:	4a3a      	ldr	r2, [pc, #232]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(bms_can.mainboard->hcan_drive);
 800287e:	4b39      	ldr	r3, [pc, #228]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8002886:	4618      	mov	r0, r3
 8002888:	f002 fa6e 	bl	8004d68 <HAL_CAN_Start>
	HAL_CAN_Start(bms_can.mainboard->hcan_data);
 800288c:	4b35      	ldr	r3, [pc, #212]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8002894:	4618      	mov	r0, r3
 8002896:	f002 fa67 	bl	8004d68 <HAL_CAN_Start>

	// Enable notifications (interrupts) for CAN, uses FIFO scheduling to receive msgs
	HAL_CAN_ActivateNotification(bms_can.mainboard->hcan_drive, CAN_IT_RX_FIFO0_MSG_PENDING);
 800289a:	4b32      	ldr	r3, [pc, #200]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80028a2:	2102      	movs	r1, #2
 80028a4:	4618      	mov	r0, r3
 80028a6:	f002 fb73 	bl	8004f90 <HAL_CAN_ActivateNotification>
	// HAL_CAN_ActivateNotification(bms_can.mainboard->hcan_data, CAN_IT_RX_FIFO0_MSG_PENDING);	// Don't need to read Data CAN

	// SOC header initialization
	bms_can.TxHeaderSOC_.StdId = 0x150;
 80028aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028ac:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 80028b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	bms_can.TxHeaderSOC_.IDE = CAN_ID_STD;
 80028b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	635a      	str	r2, [r3, #52]	@ 0x34
	bms_can.TxHeaderSOC_.RTR = CAN_RTR_DATA;
 80028b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	639a      	str	r2, [r3, #56]	@ 0x38
	bms_can.TxHeaderSOC_.DLC = 8; // we're sending 8 bytes of data for SOE
 80028be:	4b29      	ldr	r3, [pc, #164]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028c0:	2208      	movs	r2, #8
 80028c2:	63da      	str	r2, [r3, #60]	@ 0x3c

	// Faults header initialization
	bms_can.TxHeaderFaults_.StdId = 0x151;
 80028c4:	4b27      	ldr	r3, [pc, #156]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028c6:	f240 1251 	movw	r2, #337	@ 0x151
 80028ca:	64da      	str	r2, [r3, #76]	@ 0x4c
	bms_can.TxHeaderFaults_.IDE = CAN_ID_STD;
 80028cc:	4b25      	ldr	r3, [pc, #148]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	655a      	str	r2, [r3, #84]	@ 0x54
	bms_can.TxHeaderFaults_.RTR = CAN_RTR_DATA;
 80028d2:	4b24      	ldr	r3, [pc, #144]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	659a      	str	r2, [r3, #88]	@ 0x58
	bms_can.TxHeaderFaults_.DLC = 8;
 80028d8:	4b22      	ldr	r3, [pc, #136]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028da:	2208      	movs	r2, #8
 80028dc:	65da      	str	r2, [r3, #92]	@ 0x5c

	// Status header initialization
	bms_can.TxHeaderStatus_.StdId = 0x152;
 80028de:	4b21      	ldr	r3, [pc, #132]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028e0:	f44f 72a9 	mov.w	r2, #338	@ 0x152
 80028e4:	66da      	str	r2, [r3, #108]	@ 0x6c
	bms_can.TxHeaderStatus_.IDE = CAN_ID_STD;
 80028e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	675a      	str	r2, [r3, #116]	@ 0x74
	bms_can.TxHeaderStatus_.RTR = CAN_RTR_DATA;
 80028ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	679a      	str	r2, [r3, #120]	@ 0x78
	bms_can.TxHeaderStatus_.DLC = 8;
 80028f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028f4:	2208      	movs	r2, #8
 80028f6:	67da      	str	r2, [r3, #124]	@ 0x7c

	// Charger header initialization
	bms_can.TxHeaderCharger_.ExtId = 0x1806E5F4;
 80028f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 80028fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002968 <BMS_Initialize_Can+0xf8>)
 80028fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	bms_can.TxHeaderCharger_.IDE = CAN_ID_EXT;
 8002900:	4b18      	ldr	r3, [pc, #96]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002902:	2204      	movs	r2, #4
 8002904:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	bms_can.TxHeaderCharger_.RTR = CAN_RTR_DATA;
 8002908:	4b16      	ldr	r3, [pc, #88]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800290a:	2200      	movs	r2, #0
 800290c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	bms_can.TxHeaderCharger_.DLC = 8;
 8002910:	4b14      	ldr	r3, [pc, #80]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002912:	2208      	movs	r2, #8
 8002914:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

	// Voltages header initialization
	bms_can.TxHeaderVoltages_.StdId = 0x153;
 8002918:	4b12      	ldr	r3, [pc, #72]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800291a:	f240 1253 	movw	r2, #339	@ 0x153
 800291e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	bms_can.TxHeaderVoltages_.IDE = CAN_ID_STD;
 8002922:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002924:	2200      	movs	r2, #0
 8002926:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	bms_can.TxHeaderVoltages_.RTR = CAN_RTR_DATA;
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800292c:	2200      	movs	r2, #0
 800292e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	bms_can.TxHeaderVoltages_.DLC = 8;
 8002932:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002934:	2208      	movs	r2, #8
 8002936:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Temperatures header initialization
	bms_can.TxHeaderTemperatures_.StdId = 0x167;
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800293c:	f240 1267 	movw	r2, #359	@ 0x167
 8002940:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	bms_can.TxHeaderTemperatures_.IDE = CAN_ID_STD;
 8002944:	4b07      	ldr	r3, [pc, #28]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002946:	2200      	movs	r2, #0
 8002948:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	bms_can.TxHeaderTemperatures_.RTR = CAN_RTR_DATA;
 800294c:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 800294e:	2200      	movs	r2, #0
 8002950:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
	bms_can.TxHeaderTemperatures_.DLC = 8;
 8002954:	4b03      	ldr	r3, [pc, #12]	@ (8002964 <BMS_Initialize_Can+0xf4>)
 8002956:	2208      	movs	r2, #8
 8002958:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	2000047c 	.word	0x2000047c
 8002968:	1806e5f4 	.word	0x1806e5f4

0800296c <send_can_messages>:

uint8_t send_can_messages(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *TxHeader, uint8_t *data, uint32_t *TxMailBox)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
	// send msg
	HAL_StatusTypeDef msg_status = HAL_CAN_AddTxMessage(hcan, TxHeader, data, TxMailBox);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	68b9      	ldr	r1, [r7, #8]
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f002 fa35 	bl	8004df0 <HAL_CAN_AddTxMessage>
 8002986:	4603      	mov	r3, r0
 8002988:	75fb      	strb	r3, [r7, #23]

	if (msg_status != HAL_OK)
 800298a:	7dfb      	ldrb	r3, [r7, #23]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <send_can_messages+0x28>
	{
		// Error handling
//		printf("CAN Message failed\n");
		return 1;
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <send_can_messages+0x2a>
	}
	return 0;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <drive_can_loop>:

void drive_can_loop()
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	// printf("Sending Drive CAN\n");

	// update and send soc
	populateBMS_SOC(bms_can.txDataSOC_);
 80029a4:	4812      	ldr	r0, [pc, #72]	@ (80029f0 <drive_can_loop+0x50>)
 80029a6:	f000 f88b 	bl	8002ac0 <populateBMS_SOC>
	send_can_messages(bms_can.mainboard->hcan_drive, &bms_can.TxHeaderSOC_, bms_can.txDataSOC_, &bms_can.TxMailBox_);
 80029aa:	4b12      	ldr	r3, [pc, #72]	@ (80029f4 <drive_can_loop+0x54>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80029b2:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <drive_can_loop+0x58>)
 80029b4:	4a0e      	ldr	r2, [pc, #56]	@ (80029f0 <drive_can_loop+0x50>)
 80029b6:	4911      	ldr	r1, [pc, #68]	@ (80029fc <drive_can_loop+0x5c>)
 80029b8:	f7ff ffd8 	bl	800296c <send_can_messages>

	// update and send faults
	populateBMS_Faults(bms_can.txDataFaults_);
 80029bc:	4810      	ldr	r0, [pc, #64]	@ (8002a00 <drive_can_loop+0x60>)
 80029be:	f000 f903 	bl	8002bc8 <populateBMS_Faults>
	send_can_messages(bms_can.mainboard->hcan_drive, &bms_can.TxHeaderFaults_, bms_can.txDataFaults_, &bms_can.TxMailBox_);
 80029c2:	4b0c      	ldr	r3, [pc, #48]	@ (80029f4 <drive_can_loop+0x54>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <drive_can_loop+0x58>)
 80029cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002a00 <drive_can_loop+0x60>)
 80029ce:	490d      	ldr	r1, [pc, #52]	@ (8002a04 <drive_can_loop+0x64>)
 80029d0:	f7ff ffcc 	bl	800296c <send_can_messages>

	// update and send status
	populateBMS_Status(bms_can.txDataStatus_);
 80029d4:	480c      	ldr	r0, [pc, #48]	@ (8002a08 <drive_can_loop+0x68>)
 80029d6:	f000 f9ed 	bl	8002db4 <populateBMS_Status>
	send_can_messages(bms_can.mainboard->hcan_drive, &bms_can.TxHeaderStatus_, bms_can.txDataStatus_, &bms_can.TxMailBox_);
 80029da:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <drive_can_loop+0x54>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80029e2:	4b05      	ldr	r3, [pc, #20]	@ (80029f8 <drive_can_loop+0x58>)
 80029e4:	4a08      	ldr	r2, [pc, #32]	@ (8002a08 <drive_can_loop+0x68>)
 80029e6:	4909      	ldr	r1, [pc, #36]	@ (8002a0c <drive_can_loop+0x6c>)
 80029e8:	f7ff ffc0 	bl	800296c <send_can_messages>
}
 80029ec:	bf00      	nop
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	200004c0 	.word	0x200004c0
 80029f4:	2000047c 	.word	0x2000047c
 80029f8:	20000480 	.word	0x20000480
 80029fc:	200004a8 	.word	0x200004a8
 8002a00:	200004e0 	.word	0x200004e0
 8002a04:	200004c8 	.word	0x200004c8
 8002a08:	20000500 	.word	0x20000500
 8002a0c:	200004e8 	.word	0x200004e8

08002a10 <data_can_loop>:

void data_can_loop()
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
	// send voltage messages
	bms_can.TxHeaderVoltages_.StdId = 0x153; // set the message id for next iteration
 8002a16:	4b24      	ldr	r3, [pc, #144]	@ (8002aa8 <data_can_loop+0x98>)
 8002a18:	f240 1253 	movw	r2, #339	@ 0x153
 8002a1c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	for(int i = 0; i < NUM_DATA_CAN_VOLTAGE_MSGS; i++) {
 8002a20:	2300      	movs	r3, #0
 8002a22:	607b      	str	r3, [r7, #4]
 8002a24:	e016      	b.n	8002a54 <data_can_loop+0x44>
		populateBMS_VoltageMessages(bms_can.txDataVoltages_, i);
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	4820      	ldr	r0, [pc, #128]	@ (8002aac <data_can_loop+0x9c>)
 8002a2a:	f000 fa77 	bl	8002f1c <populateBMS_VoltageMessages>
		send_can_messages(bms_can.mainboard->hcan_data, &bms_can.TxHeaderVoltages_, bms_can.txDataVoltages_, &bms_can.TxMailBox_);
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa8 <data_can_loop+0x98>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8002a36:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab0 <data_can_loop+0xa0>)
 8002a38:	4a1c      	ldr	r2, [pc, #112]	@ (8002aac <data_can_loop+0x9c>)
 8002a3a:	491e      	ldr	r1, [pc, #120]	@ (8002ab4 <data_can_loop+0xa4>)
 8002a3c:	f7ff ff96 	bl	800296c <send_can_messages>
		bms_can.TxHeaderVoltages_.StdId++;
 8002a40:	4b19      	ldr	r3, [pc, #100]	@ (8002aa8 <data_can_loop+0x98>)
 8002a42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002a46:	3301      	adds	r3, #1
 8002a48:	4a17      	ldr	r2, [pc, #92]	@ (8002aa8 <data_can_loop+0x98>)
 8002a4a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
	for(int i = 0; i < NUM_DATA_CAN_VOLTAGE_MSGS; i++) {
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3301      	adds	r3, #1
 8002a52:	607b      	str	r3, [r7, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	dde5      	ble.n	8002a26 <data_can_loop+0x16>
	}

	// send temperature messages
	bms_can.TxHeaderTemperatures_.StdId = 0x167; // set the message id for next iteration
 8002a5a:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <data_can_loop+0x98>)
 8002a5c:	f240 1267 	movw	r2, #359	@ 0x167
 8002a60:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	for(int i = 0; i < NUM_DATA_CAN_TEMP_MSGS; i++) {
 8002a64:	2300      	movs	r3, #0
 8002a66:	603b      	str	r3, [r7, #0]
 8002a68:	e016      	b.n	8002a98 <data_can_loop+0x88>
		populateBMS_TemperatureMessages(bms_can.txDataTemperatures_, i);
 8002a6a:	6839      	ldr	r1, [r7, #0]
 8002a6c:	4812      	ldr	r0, [pc, #72]	@ (8002ab8 <data_can_loop+0xa8>)
 8002a6e:	f000 fad5 	bl	800301c <populateBMS_TemperatureMessages>
		send_can_messages(bms_can.mainboard->hcan_data, &bms_can.TxHeaderTemperatures_, bms_can.txDataTemperatures_, &bms_can.TxMailBox_);
 8002a72:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa8 <data_can_loop+0x98>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <data_can_loop+0xa0>)
 8002a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <data_can_loop+0xa8>)
 8002a7e:	490f      	ldr	r1, [pc, #60]	@ (8002abc <data_can_loop+0xac>)
 8002a80:	f7ff ff74 	bl	800296c <send_can_messages>
		bms_can.TxHeaderTemperatures_.StdId++;
 8002a84:	4b08      	ldr	r3, [pc, #32]	@ (8002aa8 <data_can_loop+0x98>)
 8002a86:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	4a06      	ldr	r2, [pc, #24]	@ (8002aa8 <data_can_loop+0x98>)
 8002a8e:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
	for(int i = 0; i < NUM_DATA_CAN_TEMP_MSGS; i++) {
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	603b      	str	r3, [r7, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	dde5      	ble.n	8002a6a <data_can_loop+0x5a>
	}
}
 8002a9e:	bf00      	nop
 8002aa0:	bf00      	nop
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	2000047c 	.word	0x2000047c
 8002aac:	20000540 	.word	0x20000540
 8002ab0:	20000480 	.word	0x20000480
 8002ab4:	20000528 	.word	0x20000528
 8002ab8:	20000560 	.word	0x20000560
 8002abc:	20000548 	.word	0x20000548

08002ac0 <populateBMS_SOC>:

void populateBMS_SOC(uint8_t *data)
{
 8002ac0:	b590      	push	{r4, r7, lr}
 8002ac2:	b0a9      	sub	sp, #164	@ 0xa4
 8002ac4:	af12      	add	r7, sp, #72	@ 0x48
 8002ac6:	6078      	str	r0, [r7, #4]
	RawCanSignal signals[5];
	populateRawMessage(&signals[0], 0, 12, 0.1, 0);									  // max discharge current
 8002ac8:	f107 0308 	add.w	r3, r7, #8
 8002acc:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002ad0:	eddf 0a39 	vldr	s1, [pc, #228]	@ 8002bb8 <populateBMS_SOC+0xf8>
 8002ad4:	210c      	movs	r1, #12
 8002ad6:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 fea0 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[1], 0, 12, 0.1, 0);									  // max regen current
 8002ae0:	f107 0308 	add.w	r3, r7, #8
 8002ae4:	3310      	adds	r3, #16
 8002ae6:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002aea:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8002bb8 <populateBMS_SOC+0xf8>
 8002aee:	210c      	movs	r1, #12
 8002af0:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fe93 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[2], bms_can.mainboard->adbms.total_v, 16, 0.01, 0);   // battery voltage
 8002afa:	4b30      	ldr	r3, [pc, #192]	@ (8002bbc <populateBMS_SOC+0xfc>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	edd3 7a46 	vldr	s15, [r3, #280]	@ 0x118
 8002b02:	f107 0308 	add.w	r3, r7, #8
 8002b06:	3320      	adds	r3, #32
 8002b08:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002b0c:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8002bc0 <populateBMS_SOC+0x100>
 8002b10:	2110      	movs	r1, #16
 8002b12:	eeb0 0a67 	vmov.f32	s0, s15
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 fe82 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[3], bms_can.mainboard->adbms.avg_temp, 8, 1, -40);    // battery temp
 8002b1c:	4b27      	ldr	r3, [pc, #156]	@ (8002bbc <populateBMS_SOC+0xfc>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	edd3 7a4c 	vldr	s15, [r3, #304]	@ 0x130
 8002b24:	f107 0308 	add.w	r3, r7, #8
 8002b28:	3330      	adds	r3, #48	@ 0x30
 8002b2a:	ed9f 1a26 	vldr	s2, [pc, #152]	@ 8002bc4 <populateBMS_SOC+0x104>
 8002b2e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002b32:	2108      	movs	r1, #8
 8002b34:	eeb0 0a67 	vmov.f32	s0, s15
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 fe71 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[4], bms_can.mainboard->current, 16, 0.01, 0);		  // battery current
 8002b3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002bbc <populateBMS_SOC+0xfc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	edd3 7a59 	vldr	s15, [r3, #356]	@ 0x164
 8002b46:	f107 0308 	add.w	r3, r7, #8
 8002b4a:	3340      	adds	r3, #64	@ 0x40
 8002b4c:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002bb4 <populateBMS_SOC+0xf4>
 8002b50:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8002bc0 <populateBMS_SOC+0x100>
 8002b54:	2110      	movs	r1, #16
 8002b56:	eeb0 0a67 	vmov.f32	s0, s15
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f000 fe60 	bl	8003820 <populateRawMessage>
	encodeSignals(data, 5, signals[0], signals[1], signals[2], signals[3], signals[4]);
 8002b60:	ac0e      	add	r4, sp, #56	@ 0x38
 8002b62:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002b66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002b6c:	ac0a      	add	r4, sp, #40	@ 0x28
 8002b6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002b72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002b78:	ac06      	add	r4, sp, #24
 8002b7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002b84:	ac02      	add	r4, sp, #8
 8002b86:	f107 0318 	add.w	r3, r7, #24
 8002b8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002b90:	466a      	mov	r2, sp
 8002b92:	f107 0310 	add.w	r3, r7, #16
 8002b96:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002b9a:	e882 0003 	stmia.w	r2, {r0, r1}
 8002b9e:	f107 0308 	add.w	r3, r7, #8
 8002ba2:	cb0c      	ldmia	r3, {r2, r3}
 8002ba4:	2105      	movs	r1, #5
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fe99 	bl	80038de <encodeSignals>
}
 8002bac:	bf00      	nop
 8002bae:	375c      	adds	r7, #92	@ 0x5c
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd90      	pop	{r4, r7, pc}
 8002bb4:	00000000 	.word	0x00000000
 8002bb8:	3dcccccd 	.word	0x3dcccccd
 8002bbc:	2000047c 	.word	0x2000047c
 8002bc0:	3c23d70a 	.word	0x3c23d70a
 8002bc4:	c2200000 	.word	0xc2200000

08002bc8 <populateBMS_Faults>:

void populateBMS_Faults(uint8_t *data)
{
 8002bc8:	b590      	push	{r4, r7, lr}
 8002bca:	b0c1      	sub	sp, #260	@ 0x104
 8002bcc:	af1e      	add	r7, sp, #120	@ 0x78
 8002bce:	6078      	str	r0, [r7, #4]
	RawCanSignal signals[8];
	populateRawMessage(&signals[0], bms_can.mainboard->bms_fault, 1, 1, 0);																  	// fault summary
 8002bd0:	4b76      	ldr	r3, [pc, #472]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f893 3161 	ldrb.w	r3, [r3, #353]	@ 0x161
 8002bd8:	ee07 3a90 	vmov	s15, r3
 8002bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002be0:	f107 0308 	add.w	r3, r7, #8
 8002be4:	ed9f 1a72 	vldr	s2, [pc, #456]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002be8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002bec:	2101      	movs	r1, #1
 8002bee:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fe14 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[1], bms_can.mainboard->adbms.undervoltage_fault_, 1, 1, 0);												  	// undervoltage fault
 8002bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002c00:	ee07 3a90 	vmov	s15, r3
 8002c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c08:	f107 0308 	add.w	r3, r7, #8
 8002c0c:	3310      	adds	r3, #16
 8002c0e:	ed9f 1a68 	vldr	s2, [pc, #416]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002c12:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002c16:	2101      	movs	r1, #1
 8002c18:	eeb0 0a67 	vmov.f32	s0, s15
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 fdff 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[2], bms_can.mainboard->adbms.overvoltage_fault_, 1, 1, 0);												   	// overvoltage fault
 8002c22:	4b62      	ldr	r3, [pc, #392]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c32:	f107 0308 	add.w	r3, r7, #8
 8002c36:	3320      	adds	r3, #32
 8002c38:	ed9f 1a5d 	vldr	s2, [pc, #372]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002c3c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002c40:	2101      	movs	r1, #1
 8002c42:	eeb0 0a67 	vmov.f32	s0, s15
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 fdea 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[3], bms_can.mainboard->adbms.undertemperature_fault_, 1, 1, 0);												// undertemp fault
 8002c4c:	4b57      	ldr	r3, [pc, #348]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002c54:	ee07 3a90 	vmov	s15, r3
 8002c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c5c:	f107 0308 	add.w	r3, r7, #8
 8002c60:	3330      	adds	r3, #48	@ 0x30
 8002c62:	ed9f 1a53 	vldr	s2, [pc, #332]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002c66:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fdd5 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[4], bms_can.mainboard->adbms.overtemperature_fault_, 1, 1, 0);											 	// overemp fault
 8002c76:	4b4d      	ldr	r3, [pc, #308]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 8002c7e:	ee07 3a90 	vmov	s15, r3
 8002c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c86:	f107 0308 	add.w	r3, r7, #8
 8002c8a:	3340      	adds	r3, #64	@ 0x40
 8002c8c:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002c90:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002c94:	2101      	movs	r1, #1
 8002c96:	eeb0 0a67 	vmov.f32	s0, s15
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fdc0 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[5], bms_can.mainboard->overcurrent_fault, 1, 1, 0);														 	// overcurrent fault
 8002ca0:	4b42      	ldr	r3, [pc, #264]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8002ca8:	ee07 3a90 	vmov	s15, r3
 8002cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cb0:	f107 0308 	add.w	r3, r7, #8
 8002cb4:	3350      	adds	r3, #80	@ 0x50
 8002cb6:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002cba:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f000 fdab 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[6], bms_can.mainboard->external_fault, 1, 1, 0);													   			// external fault
 8002cca:	4b38      	ldr	r3, [pc, #224]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cda:	f107 0308 	add.w	r3, r7, #8
 8002cde:	3360      	adds	r3, #96	@ 0x60
 8002ce0:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002ce4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002ce8:	2101      	movs	r1, #1
 8002cea:	eeb0 0a67 	vmov.f32	s0, s15
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f000 fd96 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[7], (bms_can.mainboard->adbms.openwire_fault_ || bms_can.mainboard->adbms.openwire_temp_fault_), 1, 1, 0);	// open wire fault
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d105      	bne.n	8002d0c <populateBMS_Faults+0x144>
 8002d00:	4b2a      	ldr	r3, [pc, #168]	@ (8002dac <populateBMS_Faults+0x1e4>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <populateBMS_Faults+0x148>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <populateBMS_Faults+0x14a>
 8002d10:	2300      	movs	r3, #0
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d1a:	f107 0308 	add.w	r3, r7, #8
 8002d1e:	3370      	adds	r3, #112	@ 0x70
 8002d20:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8002db0 <populateBMS_Faults+0x1e8>
 8002d24:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002d28:	2101      	movs	r1, #1
 8002d2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fd76 	bl	8003820 <populateRawMessage>
	encodeSignals(data, 8, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6], signals[7]);
 8002d34:	ac1a      	add	r4, sp, #104	@ 0x68
 8002d36:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002d3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d40:	ac16      	add	r4, sp, #88	@ 0x58
 8002d42:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d4c:	ac12      	add	r4, sp, #72	@ 0x48
 8002d4e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d58:	ac0e      	add	r4, sp, #56	@ 0x38
 8002d5a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d64:	ac0a      	add	r4, sp, #40	@ 0x28
 8002d66:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d70:	ac06      	add	r4, sp, #24
 8002d72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d7c:	ac02      	add	r4, sp, #8
 8002d7e:	f107 0318 	add.w	r3, r7, #24
 8002d82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d88:	466a      	mov	r2, sp
 8002d8a:	f107 0310 	add.w	r3, r7, #16
 8002d8e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d92:	e882 0003 	stmia.w	r2, {r0, r1}
 8002d96:	f107 0308 	add.w	r3, r7, #8
 8002d9a:	cb0c      	ldmia	r3, {r2, r3}
 8002d9c:	2108      	movs	r1, #8
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fd9d 	bl	80038de <encodeSignals>
}
 8002da4:	bf00      	nop
 8002da6:	378c      	adds	r7, #140	@ 0x8c
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd90      	pop	{r4, r7, pc}
 8002dac:	2000047c 	.word	0x2000047c
 8002db0:	00000000 	.word	0x00000000

08002db4 <populateBMS_Status>:

void populateBMS_Status(uint8_t *data)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b0b9      	sub	sp, #228	@ 0xe4
 8002db8:	af1a      	add	r7, sp, #104	@ 0x68
 8002dba:	6078      	str	r0, [r7, #4]
	RawCanSignal signals[7];

	populateRawMessage(&signals[0], 0, 8, 1, 0);		 // BMS State
 8002dbc:	f107 0308 	add.w	r3, r7, #8
 8002dc0:	ed9f 1a52 	vldr	s2, [pc, #328]	@ 8002f0c <populateBMS_Status+0x158>
 8002dc4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002dc8:	2108      	movs	r1, #8
 8002dca:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 8002f0c <populateBMS_Status+0x158>
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 fd26 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[1], bms_can.mainboard->imd_status, 8, 1, 0);		 // IMD State
 8002dd4:	4b4e      	ldr	r3, [pc, #312]	@ (8002f10 <populateBMS_Status+0x15c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f893 316e 	ldrb.w	r3, [r3, #366]	@ 0x16e
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002de4:	f107 0308 	add.w	r3, r7, #8
 8002de8:	3310      	adds	r3, #16
 8002dea:	ed9f 1a48 	vldr	s2, [pc, #288]	@ 8002f0c <populateBMS_Status+0x158>
 8002dee:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002df2:	2108      	movs	r1, #8
 8002df4:	eeb0 0a67 	vmov.f32	s0, s15
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 fd11 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[2], bms_can.mainboard->adbms.max_temp, 8, 1, -40);   // max cell temp
 8002dfe:	4b44      	ldr	r3, [pc, #272]	@ (8002f10 <populateBMS_Status+0x15c>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	edd3 7a4a 	vldr	s15, [r3, #296]	@ 0x128
 8002e06:	f107 0308 	add.w	r3, r7, #8
 8002e0a:	3320      	adds	r3, #32
 8002e0c:	ed9f 1a41 	vldr	s2, [pc, #260]	@ 8002f14 <populateBMS_Status+0x160>
 8002e10:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002e14:	2108      	movs	r1, #8
 8002e16:	eeb0 0a67 	vmov.f32	s0, s15
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fd00 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[3], bms_can.mainboard->adbms.min_temp, 8, 1, -40);   // min cell temp
 8002e20:	4b3b      	ldr	r3, [pc, #236]	@ (8002f10 <populateBMS_Status+0x15c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	edd3 7a4b 	vldr	s15, [r3, #300]	@ 0x12c
 8002e28:	f107 0308 	add.w	r3, r7, #8
 8002e2c:	3330      	adds	r3, #48	@ 0x30
 8002e2e:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 8002f14 <populateBMS_Status+0x160>
 8002e32:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002e36:	2108      	movs	r1, #8
 8002e38:	eeb0 0a67 	vmov.f32	s0, s15
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fcef 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[4], bms_can.mainboard->adbms.max_v, 8, 0.012, 2);	 // max cell voltage
 8002e42:	4b33      	ldr	r3, [pc, #204]	@ (8002f10 <populateBMS_Status+0x15c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 8002e4a:	f107 0308 	add.w	r3, r7, #8
 8002e4e:	3340      	adds	r3, #64	@ 0x40
 8002e50:	eeb0 1a00 	vmov.f32	s2, #0	@ 0x40000000  2.0
 8002e54:	eddf 0a30 	vldr	s1, [pc, #192]	@ 8002f18 <populateBMS_Status+0x164>
 8002e58:	2108      	movs	r1, #8
 8002e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fcde 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[5], bms_can.mainboard->adbms.min_v, 8, 0.012, 2);	 // min cell voltage
 8002e64:	4b2a      	ldr	r3, [pc, #168]	@ (8002f10 <populateBMS_Status+0x15c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	edd3 7a48 	vldr	s15, [r3, #288]	@ 0x120
 8002e6c:	f107 0308 	add.w	r3, r7, #8
 8002e70:	3350      	adds	r3, #80	@ 0x50
 8002e72:	eeb0 1a00 	vmov.f32	s2, #0	@ 0x40000000  2.0
 8002e76:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8002f18 <populateBMS_Status+0x164>
 8002e7a:	2108      	movs	r1, #8
 8002e7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 fccd 	bl	8003820 <populateRawMessage>
	populateRawMessage(&signals[6], 0, 8, 0.5, 0);									 // BMS SOC
 8002e86:	f107 0308 	add.w	r3, r7, #8
 8002e8a:	3360      	adds	r3, #96	@ 0x60
 8002e8c:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8002f0c <populateBMS_Status+0x158>
 8002e90:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8002e94:	2108      	movs	r1, #8
 8002e96:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 8002f0c <populateBMS_Status+0x158>
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 fcc0 	bl	8003820 <populateRawMessage>
	encodeSignals(data, 7, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6]);
 8002ea0:	ac16      	add	r4, sp, #88	@ 0x58
 8002ea2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002ea6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ea8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002eac:	ac12      	add	r4, sp, #72	@ 0x48
 8002eae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002eb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002eb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002eb8:	ac0e      	add	r4, sp, #56	@ 0x38
 8002eba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002ebe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ec0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002ec4:	ac0a      	add	r4, sp, #40	@ 0x28
 8002ec6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002eca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ecc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002ed0:	ac06      	add	r4, sp, #24
 8002ed2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ed6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ed8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002edc:	ac02      	add	r4, sp, #8
 8002ede:	f107 0318 	add.w	r3, r7, #24
 8002ee2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ee4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002ee8:	466a      	mov	r2, sp
 8002eea:	f107 0310 	add.w	r3, r7, #16
 8002eee:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ef2:	e882 0003 	stmia.w	r2, {r0, r1}
 8002ef6:	f107 0308 	add.w	r3, r7, #8
 8002efa:	cb0c      	ldmia	r3, {r2, r3}
 8002efc:	2107      	movs	r1, #7
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 fced 	bl	80038de <encodeSignals>
}
 8002f04:	bf00      	nop
 8002f06:	377c      	adds	r7, #124	@ 0x7c
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd90      	pop	{r4, r7, pc}
 8002f0c:	00000000 	.word	0x00000000
 8002f10:	2000047c 	.word	0x2000047c
 8002f14:	c2200000 	.word	0xc2200000
 8002f18:	3c449ba6 	.word	0x3c449ba6

08002f1c <populateBMS_VoltageMessages>:


void populateBMS_VoltageMessages(uint8_t *data, int volt_msg_num)
{
 8002f1c:	b590      	push	{r4, r7, lr}
 8002f1e:	b0c3      	sub	sp, #268	@ 0x10c
 8002f20:	af1e      	add	r7, sp, #120	@ 0x78
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
	RawCanSignal signals[8];
	for(int i = 0; i < NUM_DATA_CAN_VOLTAGES_PER_MSG; i++){
 8002f26:	2300      	movs	r3, #0
 8002f28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f2c:	e021      	b.n	8002f72 <populateBMS_VoltageMessages+0x56>
		populateRawMessage(&signals[i], bms_can.mainboard->adbms.voltages[volt_msg_num * NUM_DATA_CAN_VOLTAGES_PER_MSG + i], 8, 0.012, 2);
 8002f2e:	f107 0208 	add.w	r2, r7, #8
 8002f32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	18d0      	adds	r0, r2, r3
 8002f3a:	4b34      	ldr	r3, [pc, #208]	@ (800300c <populateBMS_VoltageMessages+0xf0>)
 8002f3c:	6819      	ldr	r1, [r3, #0]
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	1a9a      	subs	r2, r3, r2
 8002f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3330      	adds	r3, #48	@ 0x30
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	edd3 7a00 	vldr	s15, [r3]
 8002f56:	eeb0 1a00 	vmov.f32	s2, #0	@ 0x40000000  2.0
 8002f5a:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8003010 <populateBMS_VoltageMessages+0xf4>
 8002f5e:	2108      	movs	r1, #8
 8002f60:	eeb0 0a67 	vmov.f32	s0, s15
 8002f64:	f000 fc5c 	bl	8003820 <populateRawMessage>
	for(int i = 0; i < NUM_DATA_CAN_VOLTAGES_PER_MSG; i++){
 8002f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f76:	2b06      	cmp	r3, #6
 8002f78:	ddd9      	ble.n	8002f2e <populateBMS_VoltageMessages+0x12>
	}
	populateRawMessage(&signals[7], 0, 8, 0.004, 0);	// OCV msg that is legacy from BQ code and only included for backwards compatibility
 8002f7a:	f107 0308 	add.w	r3, r7, #8
 8002f7e:	3370      	adds	r3, #112	@ 0x70
 8002f80:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 8003014 <populateBMS_VoltageMessages+0xf8>
 8002f84:	eddf 0a24 	vldr	s1, [pc, #144]	@ 8003018 <populateBMS_VoltageMessages+0xfc>
 8002f88:	2108      	movs	r1, #8
 8002f8a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8003014 <populateBMS_VoltageMessages+0xf8>
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fc46 	bl	8003820 <populateRawMessage>
	// num_per_msg + 1 because includes the added OCV msg
	encodeSignals(data, NUM_DATA_CAN_VOLTAGES_PER_MSG+1, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6], signals[7]);
 8002f94:	ac1a      	add	r4, sp, #104	@ 0x68
 8002f96:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002f9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fa0:	ac16      	add	r4, sp, #88	@ 0x58
 8002fa2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002fa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fac:	ac12      	add	r4, sp, #72	@ 0x48
 8002fae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002fb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fb8:	ac0e      	add	r4, sp, #56	@ 0x38
 8002fba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002fbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fc4:	ac0a      	add	r4, sp, #40	@ 0x28
 8002fc6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002fca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fcc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fd0:	ac06      	add	r4, sp, #24
 8002fd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fdc:	ac02      	add	r4, sp, #8
 8002fde:	f107 0318 	add.w	r3, r7, #24
 8002fe2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fe4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002fe8:	466a      	mov	r2, sp
 8002fea:	f107 0310 	add.w	r3, r7, #16
 8002fee:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002ff2:	e882 0003 	stmia.w	r2, {r0, r1}
 8002ff6:	f107 0308 	add.w	r3, r7, #8
 8002ffa:	cb0c      	ldmia	r3, {r2, r3}
 8002ffc:	2108      	movs	r1, #8
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 fc6d 	bl	80038de <encodeSignals>
}
 8003004:	bf00      	nop
 8003006:	3794      	adds	r7, #148	@ 0x94
 8003008:	46bd      	mov	sp, r7
 800300a:	bd90      	pop	{r4, r7, pc}
 800300c:	2000047c 	.word	0x2000047c
 8003010:	3c449ba6 	.word	0x3c449ba6
 8003014:	00000000 	.word	0x00000000
 8003018:	3b83126f 	.word	0x3b83126f

0800301c <populateBMS_TemperatureMessages>:

void populateBMS_TemperatureMessages(uint8_t *data, int temp_num)
{
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b0c3      	sub	sp, #268	@ 0x10c
 8003020:	af1e      	add	r7, sp, #120	@ 0x78
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
	RawCanSignal signals[8];
	for(int i = 0; i < NUM_DATA_CAN_TEMPS_PER_MSG; i++){
 8003026:	2300      	movs	r3, #0
 8003028:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800302c:	e01f      	b.n	800306e <populateBMS_TemperatureMessages+0x52>
		populateRawMessage(&signals[i], bms_can.mainboard->adbms.temperatures[temp_num * NUM_DATA_CAN_TEMPS_PER_MSG + i], 8, 1, -40);
 800302e:	f107 0208 	add.w	r2, r7, #8
 8003032:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	18d0      	adds	r0, r2, r3
 800303a:	4b2d      	ldr	r3, [pc, #180]	@ (80030f0 <populateBMS_TemperatureMessages+0xd4>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	00d9      	lsls	r1, r3, #3
 8003042:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003046:	440b      	add	r3, r1
 8003048:	333e      	adds	r3, #62	@ 0x3e
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	edd3 7a00 	vldr	s15, [r3]
 8003052:	ed9f 1a28 	vldr	s2, [pc, #160]	@ 80030f4 <populateBMS_TemperatureMessages+0xd8>
 8003056:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800305a:	2108      	movs	r1, #8
 800305c:	eeb0 0a67 	vmov.f32	s0, s15
 8003060:	f000 fbde 	bl	8003820 <populateRawMessage>
	for(int i = 0; i < NUM_DATA_CAN_TEMPS_PER_MSG; i++){
 8003064:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003068:	3301      	adds	r3, #1
 800306a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800306e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003072:	2b07      	cmp	r3, #7
 8003074:	dddb      	ble.n	800302e <populateBMS_TemperatureMessages+0x12>
	}
	encodeSignals(data, NUM_DATA_CAN_TEMPS_PER_MSG, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6], signals[7]);
 8003076:	ac1a      	add	r4, sp, #104	@ 0x68
 8003078:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800307c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800307e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003082:	ac16      	add	r4, sp, #88	@ 0x58
 8003084:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003088:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800308a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800308e:	ac12      	add	r4, sp, #72	@ 0x48
 8003090:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003094:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003096:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800309a:	ac0e      	add	r4, sp, #56	@ 0x38
 800309c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80030a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030a6:	ac0a      	add	r4, sp, #40	@ 0x28
 80030a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80030ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030b2:	ac06      	add	r4, sp, #24
 80030b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030be:	ac02      	add	r4, sp, #8
 80030c0:	f107 0318 	add.w	r3, r7, #24
 80030c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030ca:	466a      	mov	r2, sp
 80030cc:	f107 0310 	add.w	r3, r7, #16
 80030d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80030d4:	e882 0003 	stmia.w	r2, {r0, r1}
 80030d8:	f107 0308 	add.w	r3, r7, #8
 80030dc:	cb0c      	ldmia	r3, {r2, r3}
 80030de:	2108      	movs	r1, #8
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f000 fbfc 	bl	80038de <encodeSignals>
}
 80030e6:	bf00      	nop
 80030e8:	3794      	adds	r7, #148	@ 0x94
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd90      	pop	{r4, r7, pc}
 80030ee:	bf00      	nop
 80030f0:	2000047c 	.word	0x2000047c
 80030f4:	c2200000 	.word	0xc2200000

080030f8 <getCurrent>:
#include "current_driver.h"

float getCurrent(ADC_HandleTypeDef *hadc)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
    // Start ADC and poll it
	HAL_ADC_Start(hadc);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f001 f899 	bl	8004238 <HAL_ADC_Start>
	HAL_StatusTypeDef adc_poll_status = HAL_ADC_PollForConversion(hadc, 5000);
 8003106:	f241 3188 	movw	r1, #5000	@ 0x1388
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f001 f999 	bl	8004442 <HAL_ADC_PollForConversion>
 8003110:	4603      	mov	r3, r0
 8003112:	77fb      	strb	r3, [r7, #31]

    // lazy handling of adc polling
    if(adc_poll_status != HAL_OK){
 8003114:	7ffb      	ldrb	r3, [r7, #31]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d007      	beq.n	800312a <getCurrent+0x32>
    	HAL_ADC_Stop(hadc);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f001 f95e 	bl	80043dc <HAL_ADC_Stop>
    	printf("current is not OK\n");
 8003120:	482b      	ldr	r0, [pc, #172]	@ (80031d0 <getCurrent+0xd8>)
 8003122:	f00a fb7b 	bl	800d81c <puts>
        return -1;
 8003126:	4b2b      	ldr	r3, [pc, #172]	@ (80031d4 <getCurrent+0xdc>)
 8003128:	e03d      	b.n	80031a6 <getCurrent+0xae>
    }

    // take 12 bit adc and convert into volts
    float raw_current = ((float) HAL_ADC_GetValue(hadc));
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f001 fa14 	bl	8004558 <HAL_ADC_GetValue>
 8003130:	ee07 0a90 	vmov	s15, r0
 8003134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003138:	edc7 7a06 	vstr	s15, [r7, #24]
	float current_adc_voltage = raw_current*3.3/4095;
 800313c:	69b8      	ldr	r0, [r7, #24]
 800313e:	f7fd fa03 	bl	8000548 <__aeabi_f2d>
 8003142:	a31d      	add	r3, pc, #116	@ (adr r3, 80031b8 <getCurrent+0xc0>)
 8003144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003148:	f7fd fa56 	bl	80005f8 <__aeabi_dmul>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4610      	mov	r0, r2
 8003152:	4619      	mov	r1, r3
 8003154:	a31a      	add	r3, pc, #104	@ (adr r3, 80031c0 <getCurrent+0xc8>)
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	f7fd fb77 	bl	800084c <__aeabi_ddiv>
 800315e:	4602      	mov	r2, r0
 8003160:	460b      	mov	r3, r1
 8003162:	4610      	mov	r0, r2
 8003164:	4619      	mov	r1, r3
 8003166:	f7fd fd1f 	bl	8000ba8 <__aeabi_d2f>
 800316a:	4603      	mov	r3, r0
 800316c:	617b      	str	r3, [r7, #20]
	// i = v/r
	// Offset of 1.25V so can read both positive and negative current
	// where negative current is charging and positive is discharging
	// (adc_voltage - 1.65V) / (diff-op-amp gain of 2 * iso amp fixed gain of 41 (AMC3302DWE))
	// shunt resistance = 100u Ohms (SH6918F500BHEP)
	float current_adc_offset = current_adc_voltage - 1.25;
 800316e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003172:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003176:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800317a:	edc7 7a04 	vstr	s15, [r7, #16]
	float current = current_adc_offset/(2*41*0.0001);
 800317e:	6938      	ldr	r0, [r7, #16]
 8003180:	f7fd f9e2 	bl	8000548 <__aeabi_f2d>
 8003184:	a310      	add	r3, pc, #64	@ (adr r3, 80031c8 <getCurrent+0xd0>)
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	f7fd fb5f 	bl	800084c <__aeabi_ddiv>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4610      	mov	r0, r2
 8003194:	4619      	mov	r1, r3
 8003196:	f7fd fd07 	bl	8000ba8 <__aeabi_d2f>
 800319a:	4603      	mov	r3, r0
 800319c:	60fb      	str	r3, [r7, #12]

    // Stop ADC
	HAL_ADC_Stop(hadc);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f001 f91c 	bl	80043dc <HAL_ADC_Stop>
    return current;
 80031a4:	68fb      	ldr	r3, [r7, #12]
}
 80031a6:	ee07 3a90 	vmov	s15, r3
 80031aa:	eeb0 0a67 	vmov.f32	s0, s15
 80031ae:	3720      	adds	r7, #32
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	f3af 8000 	nop.w
 80031b8:	66666666 	.word	0x66666666
 80031bc:	400a6666 	.word	0x400a6666
 80031c0:	00000000 	.word	0x00000000
 80031c4:	40affe00 	.word	0x40affe00
 80031c8:	5e9e1b09 	.word	0x5e9e1b09
 80031cc:	3f80cb29 	.word	0x3f80cb29
 80031d0:	0800f7e0 	.word	0x0800f7e0
 80031d4:	bf800000 	.word	0xbf800000

080031d8 <getCurrentOffset>:


float getCurrentOffset(ADC_HandleTypeDef *hadc)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
	float total_current = 0;
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUM_CURRENT_OFFSET_CYCLES; i++){
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	e00d      	b.n	8003208 <getCurrentOffset+0x30>
		total_current += getCurrent(hadc);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7ff ff83 	bl	80030f8 <getCurrent>
 80031f2:	eeb0 7a40 	vmov.f32	s14, s0
 80031f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80031fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031fe:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUM_CURRENT_OFFSET_CYCLES; i++){
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	3301      	adds	r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2b09      	cmp	r3, #9
 800320c:	ddee      	ble.n	80031ec <getCurrentOffset+0x14>
	}
	return total_current / NUM_CURRENT_OFFSET_CYCLES;
 800320e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003212:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003216:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800321a:	eef0 7a66 	vmov.f32	s15, s13
}
 800321e:	eeb0 0a67 	vmov.f32	s0, s15
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003230:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003234:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003240:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003244:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8003248:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00b      	beq.n	8003268 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003250:	e000      	b.n	8003254 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003252:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003254:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0f9      	beq.n	8003252 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800325e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003268:	687b      	ldr	r3, [r7, #4]
}
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <_write>:
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include <stdio.h>

int _write(int le, char *ptr, int len)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b086      	sub	sp, #24
 800327a:	af00      	add	r7, sp, #0
 800327c:	60f8      	str	r0, [r7, #12]
 800327e:	60b9      	str	r1, [r7, #8]
 8003280:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	e009      	b.n	800329c <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	1c5a      	adds	r2, r3, #1
 800328c:	60ba      	str	r2, [r7, #8]
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff ffc9 	bl	8003228 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	3301      	adds	r3, #1
 800329a:	617b      	str	r3, [r7, #20]
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	dbf1      	blt.n	8003288 <_write+0x12>
	}
	return len;
 80032a4:	687b      	ldr	r3, [r7, #4]
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_SPI_TxRxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b082      	sub	sp, #8
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
	DMA_Callback();
 80032b6:	f7ff f9b9 	bl	800262c <DMA_Callback>
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032ca:	f000 fedb 	bl	8004084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032ce:	f000 f835 	bl	800333c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032d2:	f000 f9f9 	bl	80036c8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80032d6:	f000 f89b 	bl	8003410 <MX_ADC1_Init>
  MX_TIM2_Init();
 80032da:	f000 f9a9 	bl	8003630 <MX_TIM2_Init>
  MX_CAN1_Init();
 80032de:	f000 f8e9 	bl	80034b4 <MX_CAN1_Init>
  MX_CAN2_Init();
 80032e2:	f000 f939 	bl	8003558 <MX_CAN2_Init>
  MX_SPI1_Init();
 80032e6:	f000 f96d 	bl	80035c4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80032ea:	f008 ff65 	bl	800c1b8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // turn gpio1 on
  HAL_Delay(5);
 80032ee:	2005      	movs	r0, #5
 80032f0:	f000 ff3a 	bl	8004168 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80032f4:	2201      	movs	r2, #1
 80032f6:	2120      	movs	r1, #32
 80032f8:	4809      	ldr	r0, [pc, #36]	@ (8003320 <main+0x5c>)
 80032fa:	f002 fb91 	bl	8005a20 <HAL_GPIO_WritePin>

  // init mainboard
  printf("Board Starting...\n");
 80032fe:	4809      	ldr	r0, [pc, #36]	@ (8003324 <main+0x60>)
 8003300:	f00a fa8c 	bl	800d81c <puts>

  bms_mainbaord_setup(&hspi1, GPIOA, GPIO_PIN_4, &hadc1, &hcan1, &hcan2);
 8003304:	4b08      	ldr	r3, [pc, #32]	@ (8003328 <main+0x64>)
 8003306:	9301      	str	r3, [sp, #4]
 8003308:	4b08      	ldr	r3, [pc, #32]	@ (800332c <main+0x68>)
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	4b08      	ldr	r3, [pc, #32]	@ (8003330 <main+0x6c>)
 800330e:	2210      	movs	r2, #16
 8003310:	4908      	ldr	r1, [pc, #32]	@ (8003334 <main+0x70>)
 8003312:	4809      	ldr	r0, [pc, #36]	@ (8003338 <main+0x74>)
 8003314:	f7ff f90a 	bl	800252c <bms_mainbaord_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    tick_mainboard_timers();
 8003318:	f7ff f998 	bl	800264c <tick_mainboard_timers>
 800331c:	e7fc      	b.n	8003318 <main+0x54>
 800331e:	bf00      	nop
 8003320:	40020400 	.word	0x40020400
 8003324:	0800f7f4 	.word	0x0800f7f4
 8003328:	200005d8 	.word	0x200005d8
 800332c:	200005b0 	.word	0x200005b0
 8003330:	20000568 	.word	0x20000568
 8003334:	40020000 	.word	0x40020000
 8003338:	20000600 	.word	0x20000600

0800333c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b094      	sub	sp, #80	@ 0x50
 8003340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003342:	f107 0320 	add.w	r3, r7, #32
 8003346:	2230      	movs	r2, #48	@ 0x30
 8003348:	2100      	movs	r1, #0
 800334a:	4618      	mov	r0, r3
 800334c:	f00a fb46 	bl	800d9dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003350:	f107 030c 	add.w	r3, r7, #12
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
 800335e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003360:	2300      	movs	r3, #0
 8003362:	60bb      	str	r3, [r7, #8]
 8003364:	4b28      	ldr	r3, [pc, #160]	@ (8003408 <SystemClock_Config+0xcc>)
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	4a27      	ldr	r2, [pc, #156]	@ (8003408 <SystemClock_Config+0xcc>)
 800336a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800336e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003370:	4b25      	ldr	r3, [pc, #148]	@ (8003408 <SystemClock_Config+0xcc>)
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003378:	60bb      	str	r3, [r7, #8]
 800337a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800337c:	2300      	movs	r3, #0
 800337e:	607b      	str	r3, [r7, #4]
 8003380:	4b22      	ldr	r3, [pc, #136]	@ (800340c <SystemClock_Config+0xd0>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a21      	ldr	r2, [pc, #132]	@ (800340c <SystemClock_Config+0xd0>)
 8003386:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	4b1f      	ldr	r3, [pc, #124]	@ (800340c <SystemClock_Config+0xd0>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003394:	607b      	str	r3, [r7, #4]
 8003396:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003398:	2301      	movs	r3, #1
 800339a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800339c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033a2:	2302      	movs	r3, #2
 80033a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80033a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80033aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80033ac:	2304      	movs	r3, #4
 80033ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80033b0:	23c0      	movs	r3, #192	@ 0xc0
 80033b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 80033b4:	2306      	movs	r3, #6
 80033b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80033b8:	2308      	movs	r3, #8
 80033ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033bc:	f107 0320 	add.w	r3, r7, #32
 80033c0:	4618      	mov	r0, r3
 80033c2:	f003 fd99 	bl	8006ef8 <HAL_RCC_OscConfig>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80033cc:	f000 fa22 	bl	8003814 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033d0:	230f      	movs	r3, #15
 80033d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80033d4:	2302      	movs	r3, #2
 80033d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80033dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80033e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80033e8:	f107 030c 	add.w	r3, r7, #12
 80033ec:	2102      	movs	r1, #2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f003 fffa 	bl	80073e8 <HAL_RCC_ClockConfig>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80033fa:	f000 fa0b 	bl	8003814 <Error_Handler>
  }
}
 80033fe:	bf00      	nop
 8003400:	3750      	adds	r7, #80	@ 0x50
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800
 800340c:	40007000 	.word	0x40007000

08003410 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003416:	463b      	mov	r3, r7
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	609a      	str	r2, [r3, #8]
 8003420:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003422:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003424:	4a21      	ldr	r2, [pc, #132]	@ (80034ac <MX_ADC1_Init+0x9c>)
 8003426:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003428:	4b1f      	ldr	r3, [pc, #124]	@ (80034a8 <MX_ADC1_Init+0x98>)
 800342a:	2200      	movs	r2, #0
 800342c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800342e:	4b1e      	ldr	r3, [pc, #120]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003430:	2200      	movs	r2, #0
 8003432:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003434:	4b1c      	ldr	r3, [pc, #112]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800343a:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <MX_ADC1_Init+0x98>)
 800343c:	2200      	movs	r2, #0
 800343e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003440:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003448:	4b17      	ldr	r3, [pc, #92]	@ (80034a8 <MX_ADC1_Init+0x98>)
 800344a:	2200      	movs	r2, #0
 800344c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800344e:	4b16      	ldr	r3, [pc, #88]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003450:	4a17      	ldr	r2, [pc, #92]	@ (80034b0 <MX_ADC1_Init+0xa0>)
 8003452:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003454:	4b14      	ldr	r3, [pc, #80]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003456:	2200      	movs	r2, #0
 8003458:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800345a:	4b13      	ldr	r3, [pc, #76]	@ (80034a8 <MX_ADC1_Init+0x98>)
 800345c:	2201      	movs	r2, #1
 800345e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003460:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003468:	4b0f      	ldr	r3, [pc, #60]	@ (80034a8 <MX_ADC1_Init+0x98>)
 800346a:	2201      	movs	r2, #1
 800346c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800346e:	480e      	ldr	r0, [pc, #56]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003470:	f000 fe9e 	bl	80041b0 <HAL_ADC_Init>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800347a:	f000 f9cb 	bl	8003814 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800347e:	2302      	movs	r3, #2
 8003480:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003482:	2301      	movs	r3, #1
 8003484:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800348a:	463b      	mov	r3, r7
 800348c:	4619      	mov	r1, r3
 800348e:	4806      	ldr	r0, [pc, #24]	@ (80034a8 <MX_ADC1_Init+0x98>)
 8003490:	f001 f870 	bl	8004574 <HAL_ADC_ConfigChannel>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800349a:	f000 f9bb 	bl	8003814 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800349e:	bf00      	nop
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000568 	.word	0x20000568
 80034ac:	40012000 	.word	0x40012000
 80034b0:	0f000001 	.word	0x0f000001

080034b4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b08a      	sub	sp, #40	@ 0x28
 80034b8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80034ba:	4b25      	ldr	r3, [pc, #148]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034bc:	4a25      	ldr	r2, [pc, #148]	@ (8003554 <MX_CAN1_Init+0xa0>)
 80034be:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80034c0:	4b23      	ldr	r3, [pc, #140]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034c2:	2210      	movs	r2, #16
 80034c4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80034c6:	4b22      	ldr	r3, [pc, #136]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80034cc:	4b20      	ldr	r3, [pc, #128]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80034d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034d4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80034d8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80034da:	4b1d      	ldr	r3, [pc, #116]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034dc:	2200      	movs	r2, #0
 80034de:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80034e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80034e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80034ec:	4b18      	ldr	r3, [pc, #96]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80034f2:	4b17      	ldr	r3, [pc, #92]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80034f8:	4b15      	ldr	r3, [pc, #84]	@ (8003550 <MX_CAN1_Init+0x9c>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80034fe:	4b14      	ldr	r3, [pc, #80]	@ (8003550 <MX_CAN1_Init+0x9c>)
 8003500:	2200      	movs	r2, #0
 8003502:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003504:	4812      	ldr	r0, [pc, #72]	@ (8003550 <MX_CAN1_Init+0x9c>)
 8003506:	f001 fa53 	bl	80049b0 <HAL_CAN_Init>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8003510:	f000 f980 	bl	8003814 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8003514:	2301      	movs	r3, #1
 8003516:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 18;  // which filter bank to use from the assigned ones
 8003518:	2312      	movs	r3, #18
 800351a:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800351c:	2300      	movs	r3, #0
 800351e:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0<<5;
 8003520:	2300      	movs	r3, #0
 8003522:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0;
 8003524:	2300      	movs	r3, #0
 8003526:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0<<5;
 8003528:	2300      	movs	r3, #0
 800352a:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003530:	2300      	movs	r3, #0
 8003532:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003534:	2301      	movs	r3, #1
 8003536:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 8003538:	2314      	movs	r3, #20
 800353a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 800353c:	463b      	mov	r3, r7
 800353e:	4619      	mov	r1, r3
 8003540:	4803      	ldr	r0, [pc, #12]	@ (8003550 <MX_CAN1_Init+0x9c>)
 8003542:	f001 fb31 	bl	8004ba8 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8003546:	bf00      	nop
 8003548:	3728      	adds	r7, #40	@ 0x28
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	200005b0 	.word	0x200005b0
 8003554:	40006400 	.word	0x40006400

08003558 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800355c:	4b17      	ldr	r3, [pc, #92]	@ (80035bc <MX_CAN2_Init+0x64>)
 800355e:	4a18      	ldr	r2, [pc, #96]	@ (80035c0 <MX_CAN2_Init+0x68>)
 8003560:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8003562:	4b16      	ldr	r3, [pc, #88]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003564:	2210      	movs	r2, #16
 8003566:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8003568:	4b14      	ldr	r3, [pc, #80]	@ (80035bc <MX_CAN2_Init+0x64>)
 800356a:	2200      	movs	r2, #0
 800356c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800356e:	4b13      	ldr	r3, [pc, #76]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003570:	2200      	movs	r2, #0
 8003572:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003574:	4b11      	ldr	r3, [pc, #68]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003576:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800357a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 800357c:	4b0f      	ldr	r3, [pc, #60]	@ (80035bc <MX_CAN2_Init+0x64>)
 800357e:	2200      	movs	r2, #0
 8003580:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8003582:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003584:	2200      	movs	r2, #0
 8003586:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <MX_CAN2_Init+0x64>)
 800358a:	2200      	movs	r2, #0
 800358c:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800358e:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003590:	2200      	movs	r2, #0
 8003592:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8003594:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <MX_CAN2_Init+0x64>)
 8003596:	2200      	movs	r2, #0
 8003598:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800359a:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <MX_CAN2_Init+0x64>)
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <MX_CAN2_Init+0x64>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80035a6:	4805      	ldr	r0, [pc, #20]	@ (80035bc <MX_CAN2_Init+0x64>)
 80035a8:	f001 fa02 	bl	80049b0 <HAL_CAN_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80035b2:	f000 f92f 	bl	8003814 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	200005d8 	.word	0x200005d8
 80035c0:	40006800 	.word	0x40006800

080035c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035c8:	4b17      	ldr	r3, [pc, #92]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035ca:	4a18      	ldr	r2, [pc, #96]	@ (800362c <MX_SPI1_Init+0x68>)
 80035cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035ce:	4b16      	ldr	r3, [pc, #88]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035d6:	4b14      	ldr	r3, [pc, #80]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035d8:	2200      	movs	r2, #0
 80035da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80035dc:	4b12      	ldr	r3, [pc, #72]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035de:	2200      	movs	r2, #0
 80035e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035e2:	4b11      	ldr	r3, [pc, #68]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80035f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035f8:	2218      	movs	r2, #24
 80035fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003628 <MX_SPI1_Init+0x64>)
 80035fe:	2200      	movs	r2, #0
 8003600:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003602:	4b09      	ldr	r3, [pc, #36]	@ (8003628 <MX_SPI1_Init+0x64>)
 8003604:	2200      	movs	r2, #0
 8003606:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003608:	4b07      	ldr	r3, [pc, #28]	@ (8003628 <MX_SPI1_Init+0x64>)
 800360a:	2200      	movs	r2, #0
 800360c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800360e:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <MX_SPI1_Init+0x64>)
 8003610:	220a      	movs	r2, #10
 8003612:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003614:	4804      	ldr	r0, [pc, #16]	@ (8003628 <MX_SPI1_Init+0x64>)
 8003616:	f004 f8df 	bl	80077d8 <HAL_SPI_Init>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003620:	f000 f8f8 	bl	8003814 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003624:	bf00      	nop
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20000600 	.word	0x20000600
 800362c:	40013000 	.word	0x40013000

08003630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003636:	f107 0308 	add.w	r3, r7, #8
 800363a:	2200      	movs	r2, #0
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	609a      	str	r2, [r3, #8]
 8003642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003644:	463b      	mov	r3, r7
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800364c:	4b1d      	ldr	r3, [pc, #116]	@ (80036c4 <MX_TIM2_Init+0x94>)
 800364e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003652:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003654:	4b1b      	ldr	r3, [pc, #108]	@ (80036c4 <MX_TIM2_Init+0x94>)
 8003656:	2200      	movs	r2, #0
 8003658:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800365a:	4b1a      	ldr	r3, [pc, #104]	@ (80036c4 <MX_TIM2_Init+0x94>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003660:	4b18      	ldr	r3, [pc, #96]	@ (80036c4 <MX_TIM2_Init+0x94>)
 8003662:	f04f 32ff 	mov.w	r2, #4294967295
 8003666:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003668:	4b16      	ldr	r3, [pc, #88]	@ (80036c4 <MX_TIM2_Init+0x94>)
 800366a:	2200      	movs	r2, #0
 800366c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800366e:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <MX_TIM2_Init+0x94>)
 8003670:	2200      	movs	r2, #0
 8003672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003674:	4813      	ldr	r0, [pc, #76]	@ (80036c4 <MX_TIM2_Init+0x94>)
 8003676:	f004 ffed 	bl	8008654 <HAL_TIM_Base_Init>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003680:	f000 f8c8 	bl	8003814 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800368a:	f107 0308 	add.w	r3, r7, #8
 800368e:	4619      	mov	r1, r3
 8003690:	480c      	ldr	r0, [pc, #48]	@ (80036c4 <MX_TIM2_Init+0x94>)
 8003692:	f005 f82e 	bl	80086f2 <HAL_TIM_ConfigClockSource>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800369c:	f000 f8ba 	bl	8003814 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a0:	2300      	movs	r3, #0
 80036a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036a4:	2300      	movs	r3, #0
 80036a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036a8:	463b      	mov	r3, r7
 80036aa:	4619      	mov	r1, r3
 80036ac:	4805      	ldr	r0, [pc, #20]	@ (80036c4 <MX_TIM2_Init+0x94>)
 80036ae:	f005 fa2d 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80036b8:	f000 f8ac 	bl	8003814 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036bc:	bf00      	nop
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	20000658 	.word	0x20000658

080036c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ce:	f107 0314 	add.w	r3, r7, #20
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	605a      	str	r2, [r3, #4]
 80036d8:	609a      	str	r2, [r3, #8]
 80036da:	60da      	str	r2, [r3, #12]
 80036dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	4b48      	ldr	r3, [pc, #288]	@ (8003804 <MX_GPIO_Init+0x13c>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e6:	4a47      	ldr	r2, [pc, #284]	@ (8003804 <MX_GPIO_Init+0x13c>)
 80036e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ee:	4b45      	ldr	r3, [pc, #276]	@ (8003804 <MX_GPIO_Init+0x13c>)
 80036f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	4b41      	ldr	r3, [pc, #260]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	4a40      	ldr	r2, [pc, #256]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6313      	str	r3, [r2, #48]	@ 0x30
 800370a:	4b3e      	ldr	r3, [pc, #248]	@ (8003804 <MX_GPIO_Init+0x13c>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	4b3a      	ldr	r3, [pc, #232]	@ (8003804 <MX_GPIO_Init+0x13c>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	4a39      	ldr	r2, [pc, #228]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003720:	f043 0302 	orr.w	r3, r3, #2
 8003724:	6313      	str	r3, [r2, #48]	@ 0x30
 8003726:	4b37      	ldr	r3, [pc, #220]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	607b      	str	r3, [r7, #4]
 8003736:	4b33      	ldr	r3, [pc, #204]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	4a32      	ldr	r2, [pc, #200]	@ (8003804 <MX_GPIO_Init+0x13c>)
 800373c:	f043 0304 	orr.w	r3, r3, #4
 8003740:	6313      	str	r3, [r2, #48]	@ 0x30
 8003742:	4b30      	ldr	r3, [pc, #192]	@ (8003804 <MX_GPIO_Init+0x13c>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	607b      	str	r3, [r7, #4]
 800374c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin, GPIO_PIN_RESET);
 800374e:	2200      	movs	r2, #0
 8003750:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 8003754:	482c      	ldr	r0, [pc, #176]	@ (8003808 <MX_GPIO_Init+0x140>)
 8003756:	f002 f963 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_Status_GPIO_GPIO_Port, BMS_Status_GPIO_Pin, GPIO_PIN_RESET);
 800375a:	2200      	movs	r2, #0
 800375c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003760:	482a      	ldr	r0, [pc, #168]	@ (800380c <MX_GPIO_Init+0x144>)
 8003762:	f002 f95d 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin, GPIO_PIN_RESET);
 8003766:	2200      	movs	r2, #0
 8003768:	21e0      	movs	r1, #224	@ 0xe0
 800376a:	4829      	ldr	r0, [pc, #164]	@ (8003810 <MX_GPIO_Init+0x148>)
 800376c:	f002 f958 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CSB_Pin Contactor_N_Ctrl_GPIO_Pin Contactor_P_Ctrl_GPIO_Pin Contactor_Pre_Ctrl_GPIO_Pin */
  GPIO_InitStruct.Pin = SPI_CSB_Pin|Contactor_N_Ctrl_GPIO_Pin|Contactor_P_Ctrl_GPIO_Pin|Contactor_Pre_Ctrl_GPIO_Pin;
 8003770:	f44f 63e2 	mov.w	r3, #1808	@ 0x710
 8003774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003776:	2301      	movs	r3, #1
 8003778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800377e:	2300      	movs	r3, #0
 8003780:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003782:	f107 0314 	add.w	r3, r7, #20
 8003786:	4619      	mov	r1, r3
 8003788:	481f      	ldr	r0, [pc, #124]	@ (8003808 <MX_GPIO_Init+0x140>)
 800378a:	f001 ff95 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_Contactors_IN_Pin Comms_6822_State_GPIO_Pin */
  GPIO_InitStruct.Pin = SD_Contactors_IN_Pin|Comms_6822_State_GPIO_Pin;
 800378e:	f248 0302 	movw	r3, #32770	@ 0x8002
 8003792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003794:	2300      	movs	r3, #0
 8003796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800379c:	f107 0314 	add.w	r3, r7, #20
 80037a0:	4619      	mov	r1, r3
 80037a2:	481b      	ldr	r0, [pc, #108]	@ (8003810 <MX_GPIO_Init+0x148>)
 80037a4:	f001 ff88 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charger_GPIO_Pin IMD_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = Charger_GPIO_Pin|IMD_Status_GPIO_Pin;
 80037a8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80037ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037b6:	f107 0314 	add.w	r3, r7, #20
 80037ba:	4619      	mov	r1, r3
 80037bc:	4813      	ldr	r0, [pc, #76]	@ (800380c <MX_GPIO_Init+0x144>)
 80037be:	f001 ff7b 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_Status_GPIO_Pin */
  GPIO_InitStruct.Pin = BMS_Status_GPIO_Pin;
 80037c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037c8:	2301      	movs	r3, #1
 80037ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d0:	2300      	movs	r3, #0
 80037d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BMS_Status_GPIO_GPIO_Port, &GPIO_InitStruct);
 80037d4:	f107 0314 	add.w	r3, r7, #20
 80037d8:	4619      	mov	r1, r3
 80037da:	480c      	ldr	r0, [pc, #48]	@ (800380c <MX_GPIO_Init+0x144>)
 80037dc:	f001 ff6c 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_GPIO_Pin LED2_GPIO_Pin LED3_GPIO_Pin */
  GPIO_InitStruct.Pin = LED1_GPIO_Pin|LED2_GPIO_Pin|LED3_GPIO_Pin;
 80037e0:	23e0      	movs	r3, #224	@ 0xe0
 80037e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e4:	2301      	movs	r3, #1
 80037e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ec:	2300      	movs	r3, #0
 80037ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f0:	f107 0314 	add.w	r3, r7, #20
 80037f4:	4619      	mov	r1, r3
 80037f6:	4806      	ldr	r0, [pc, #24]	@ (8003810 <MX_GPIO_Init+0x148>)
 80037f8:	f001 ff5e 	bl	80056b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80037fc:	bf00      	nop
 80037fe:	3728      	adds	r7, #40	@ 0x28
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40023800 	.word	0x40023800
 8003808:	40020000 	.word	0x40020000
 800380c:	40020800 	.word	0x40020800
 8003810:	40020400 	.word	0x40020400

08003814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003818:	b672      	cpsid	i
}
 800381a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800381c:	bf00      	nop
 800381e:	e7fd      	b.n	800381c <Error_Handler+0x8>

08003820 <populateRawMessage>:
#include "nfr_can_driver.h"

// Populates a RawCanSignal with data, given a start bit, lenght, factor, and offset
void populateRawMessage(RawCanSignal *signal, float raw_data, int length, float factor, float offset)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b088      	sub	sp, #32
 8003824:	af00      	add	r7, sp, #0
 8003826:	6178      	str	r0, [r7, #20]
 8003828:	ed87 0a04 	vstr	s0, [r7, #16]
 800382c:	60f9      	str	r1, [r7, #12]
 800382e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003832:	ed87 1a01 	vstr	s2, [r7, #4]
    // offset and factor data
    uint64_t raw_value = (uint64_t)((raw_data - offset) / factor);
 8003836:	ed97 7a04 	vldr	s14, [r7, #16]
 800383a:	edd7 7a01 	vldr	s15, [r7, #4]
 800383e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003842:	edd7 7a02 	vldr	s15, [r7, #8]
 8003846:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800384a:	ee16 0a90 	vmov	r0, s13
 800384e:	f7fd fa13 	bl	8000c78 <__aeabi_f2ulz>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // copy data into RawCanSignal
    memcpy(&(signal->raw_data), &raw_value, sizeof(raw_value));
 800385a:	6979      	ldr	r1, [r7, #20]
 800385c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003860:	600a      	str	r2, [r1, #0]
 8003862:	604b      	str	r3, [r1, #4]
    signal->length = length;
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	609a      	str	r2, [r3, #8]

}
 800386a:	bf00      	nop
 800386c:	3720      	adds	r7, #32
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <generateMask>:
    printf("\n");
}

// Generates a mask for given position and length
uint64_t generateMask(int pos, int len)
{
 8003872:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
 800387a:	6039      	str	r1, [r7, #0]
    return (0xFFFFFFFFFFFFFFFFull << (64 - len) >> (64 - len - pos));
 800387c:	6839      	ldr	r1, [r7, #0]
 800387e:	f1c1 0640 	rsb	r6, r1, #64	@ 0x40
 8003882:	f04f 30ff 	mov.w	r0, #4294967295
 8003886:	f04f 31ff 	mov.w	r1, #4294967295
 800388a:	f1a6 0e20 	sub.w	lr, r6, #32
 800388e:	f1c6 0c20 	rsb	ip, r6, #32
 8003892:	fa01 f306 	lsl.w	r3, r1, r6
 8003896:	fa00 fe0e 	lsl.w	lr, r0, lr
 800389a:	ea43 030e 	orr.w	r3, r3, lr
 800389e:	fa20 fc0c 	lsr.w	ip, r0, ip
 80038a2:	ea43 030c 	orr.w	r3, r3, ip
 80038a6:	fa00 f206 	lsl.w	r2, r0, r6
 80038aa:	6839      	ldr	r1, [r7, #0]
 80038ac:	f1c1 0040 	rsb	r0, r1, #64	@ 0x40
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	1a41      	subs	r1, r0, r1
 80038b4:	f1c1 0620 	rsb	r6, r1, #32
 80038b8:	f1a1 0020 	sub.w	r0, r1, #32
 80038bc:	fa22 f401 	lsr.w	r4, r2, r1
 80038c0:	fa03 f606 	lsl.w	r6, r3, r6
 80038c4:	4334      	orrs	r4, r6
 80038c6:	fa23 f000 	lsr.w	r0, r3, r0
 80038ca:	4304      	orrs	r4, r0
 80038cc:	fa23 f501 	lsr.w	r5, r3, r1
 80038d0:	4622      	mov	r2, r4
 80038d2:	462b      	mov	r3, r5
}
 80038d4:	4610      	mov	r0, r2
 80038d6:	4619      	mov	r1, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038de <encodeSignals>:

// Encodes a CAN msg with number of sub-messages
void encodeSignals(uint8_t *data, int count, ...)
{
 80038de:	b40e      	push	{r1, r2, r3}
 80038e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e4:	b092      	sub	sp, #72	@ 0x48
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
    va_list args;
    va_start(args, count);
 80038ea:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24
    uint64_t buffer = 0;
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    int len_ptr = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8003900:	2300      	movs	r3, #0
 8003902:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003904:	e03c      	b.n	8003980 <encodeSignals+0xa2>
    {
        RawCanSignal temp = va_arg(args, RawCanSignal);
 8003906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003908:	3307      	adds	r3, #7
 800390a:	f023 0307 	bic.w	r3, r3, #7
 800390e:	f103 0210 	add.w	r2, r3, #16
 8003912:	627a      	str	r2, [r7, #36]	@ 0x24
 8003914:	f107 0610 	add.w	r6, r7, #16
 8003918:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800391a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

        // shift data over and apply mask then add to buffer
        uint64_t mask = generateMask(len_ptr, temp.length);
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	4619      	mov	r1, r3
 8003922:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003924:	f7ff ffa5 	bl	8003872 <generateMask>
 8003928:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        buffer |= (temp.raw_data.as_uint64 << len_ptr) & mask;
 800392c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003932:	f1a1 0620 	sub.w	r6, r1, #32
 8003936:	f1c1 0020 	rsb	r0, r1, #32
 800393a:	fa03 f501 	lsl.w	r5, r3, r1
 800393e:	fa02 f606 	lsl.w	r6, r2, r6
 8003942:	4335      	orrs	r5, r6
 8003944:	fa22 f000 	lsr.w	r0, r2, r0
 8003948:	4305      	orrs	r5, r0
 800394a:	fa02 f401 	lsl.w	r4, r2, r1
 800394e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003952:	ea04 0a02 	and.w	sl, r4, r2
 8003956:	ea05 0b03 	and.w	fp, r5, r3
 800395a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800395e:	ea42 010a 	orr.w	r1, r2, sl
 8003962:	6039      	str	r1, [r7, #0]
 8003964:	ea43 030b 	orr.w	r3, r3, fp
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800396e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        // update length
        len_ptr += temp.length;
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003976:	4413      	add	r3, r2
 8003978:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 800397a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800397c:	3301      	adds	r3, #1
 800397e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003982:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003984:	429a      	cmp	r2, r3
 8003986:	d3be      	bcc.n	8003906 <encodeSignals+0x28>
    }

    // fill in msg
    for (size_t i = 0; i < 8; i++)
 8003988:	2300      	movs	r3, #0
 800398a:	637b      	str	r3, [r7, #52]	@ 0x34
 800398c:	e01c      	b.n	80039c8 <encodeSignals+0xea>
    {
        data[i] = (buffer >> (i * 8)) & 0xFF;
 800398e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003990:	00d9      	lsls	r1, r3, #3
 8003992:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003996:	f1c1 0420 	rsb	r4, r1, #32
 800399a:	f1a1 0020 	sub.w	r0, r1, #32
 800399e:	fa22 f801 	lsr.w	r8, r2, r1
 80039a2:	fa03 f404 	lsl.w	r4, r3, r4
 80039a6:	ea48 0804 	orr.w	r8, r8, r4
 80039aa:	fa23 f000 	lsr.w	r0, r3, r0
 80039ae:	ea48 0800 	orr.w	r8, r8, r0
 80039b2:	fa23 f901 	lsr.w	r9, r3, r1
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ba:	4413      	add	r3, r2
 80039bc:	fa5f f288 	uxtb.w	r2, r8
 80039c0:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < 8; i++)
 80039c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039c4:	3301      	adds	r3, #1
 80039c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80039c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ca:	2b07      	cmp	r3, #7
 80039cc:	d9df      	bls.n	800398e <encodeSignals+0xb0>
    }
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	3748      	adds	r7, #72	@ 0x48
 80039d4:	46bd      	mov	sp, r7
 80039d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039da:	b003      	add	sp, #12
 80039dc:	4770      	bx	lr
	...

080039e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e6:	2300      	movs	r3, #0
 80039e8:	607b      	str	r3, [r7, #4]
 80039ea:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_MspInit+0x4c>)
 80039ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ee:	4a0f      	ldr	r2, [pc, #60]	@ (8003a2c <HAL_MspInit+0x4c>)
 80039f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80039f6:	4b0d      	ldr	r3, [pc, #52]	@ (8003a2c <HAL_MspInit+0x4c>)
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039fe:	607b      	str	r3, [r7, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a02:	2300      	movs	r3, #0
 8003a04:	603b      	str	r3, [r7, #0]
 8003a06:	4b09      	ldr	r3, [pc, #36]	@ (8003a2c <HAL_MspInit+0x4c>)
 8003a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0a:	4a08      	ldr	r2, [pc, #32]	@ (8003a2c <HAL_MspInit+0x4c>)
 8003a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <HAL_MspInit+0x4c>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a1e:	bf00      	nop
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40023800 	.word	0x40023800

08003a30 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	@ 0x28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0314 	add.w	r3, r7, #20
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a17      	ldr	r2, [pc, #92]	@ (8003aac <HAL_ADC_MspInit+0x7c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d127      	bne.n	8003aa2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	4b16      	ldr	r3, [pc, #88]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5a:	4a15      	ldr	r2, [pc, #84]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a62:	4b13      	ldr	r3, [pc, #76]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4b0f      	ldr	r3, [pc, #60]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a76:	4a0e      	ldr	r2, [pc, #56]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab0 <HAL_ADC_MspInit+0x80>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_ADC_Pin;
 8003a8a:	2304      	movs	r3, #4
 8003a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Current_ADC_GPIO_Port, &GPIO_InitStruct);
 8003a96:	f107 0314 	add.w	r3, r7, #20
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4805      	ldr	r0, [pc, #20]	@ (8003ab4 <HAL_ADC_MspInit+0x84>)
 8003a9e:	f001 fe0b 	bl	80056b8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003aa2:	bf00      	nop
 8003aa4:	3728      	adds	r7, #40	@ 0x28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40012000 	.word	0x40012000
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	40020000 	.word	0x40020000

08003ab8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08c      	sub	sp, #48	@ 0x30
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 031c 	add.w	r3, r7, #28
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a47      	ldr	r2, [pc, #284]	@ (8003bf4 <HAL_CAN_MspInit+0x13c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d13e      	bne.n	8003b58 <HAL_CAN_MspInit+0xa0>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003ada:	4b47      	ldr	r3, [pc, #284]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	4a45      	ldr	r2, [pc, #276]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003ae2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003ae4:	4b44      	ldr	r3, [pc, #272]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d10d      	bne.n	8003b08 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003aec:	2300      	movs	r3, #0
 8003aee:	61bb      	str	r3, [r7, #24]
 8003af0:	4b42      	ldr	r3, [pc, #264]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	4a41      	ldr	r2, [pc, #260]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003af6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	6413      	str	r3, [r2, #64]	@ 0x40
 8003afc:	4b3f      	ldr	r3, [pc, #252]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b04:	61bb      	str	r3, [r7, #24]
 8003b06:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b10:	4a3a      	ldr	r2, [pc, #232]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b12:	f043 0302 	orr.w	r3, r3, #2
 8003b16:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b18:	4b38      	ldr	r3, [pc, #224]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003b36:	2309      	movs	r3, #9
 8003b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b3a:	f107 031c 	add.w	r3, r7, #28
 8003b3e:	4619      	mov	r1, r3
 8003b40:	482f      	ldr	r0, [pc, #188]	@ (8003c00 <HAL_CAN_MspInit+0x148>)
 8003b42:	f001 fdb9 	bl	80056b8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	2014      	movs	r0, #20
 8003b4c:	f001 fd5b 	bl	8005606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003b50:	2014      	movs	r0, #20
 8003b52:	f001 fd74 	bl	800563e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003b56:	e048      	b.n	8003bea <HAL_CAN_MspInit+0x132>
  else if(hcan->Instance==CAN2)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a29      	ldr	r2, [pc, #164]	@ (8003c04 <HAL_CAN_MspInit+0x14c>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d143      	bne.n	8003bea <HAL_CAN_MspInit+0x132>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	4b25      	ldr	r3, [pc, #148]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	4a24      	ldr	r2, [pc, #144]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b72:	4b22      	ldr	r3, [pc, #136]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3301      	adds	r3, #1
 8003b84:	4a1c      	ldr	r2, [pc, #112]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003b86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003b88:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf8 <HAL_CAN_MspInit+0x140>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d10d      	bne.n	8003bac <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003b90:	2300      	movs	r3, #0
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	4b19      	ldr	r3, [pc, #100]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b98:	4a18      	ldr	r2, [pc, #96]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ba0:	4b16      	ldr	r3, [pc, #88]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bac:	2300      	movs	r3, #0
 8003bae:	60bb      	str	r3, [r7, #8]
 8003bb0:	4b12      	ldr	r3, [pc, #72]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb4:	4a11      	ldr	r2, [pc, #68]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003bb6:	f043 0302 	orr.w	r3, r3, #2
 8003bba:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003bfc <HAL_CAN_MspInit+0x144>)
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003bc8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bce:	2302      	movs	r3, #2
 8003bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8003bda:	2309      	movs	r3, #9
 8003bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bde:	f107 031c 	add.w	r3, r7, #28
 8003be2:	4619      	mov	r1, r3
 8003be4:	4806      	ldr	r0, [pc, #24]	@ (8003c00 <HAL_CAN_MspInit+0x148>)
 8003be6:	f001 fd67 	bl	80056b8 <HAL_GPIO_Init>
}
 8003bea:	bf00      	nop
 8003bec:	3730      	adds	r7, #48	@ 0x30
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40006400 	.word	0x40006400
 8003bf8:	200006a0 	.word	0x200006a0
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	40020400 	.word	0x40020400
 8003c04:	40006800 	.word	0x40006800

08003c08 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	@ 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c10:	f107 0314 	add.w	r3, r7, #20
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
 8003c1c:	60da      	str	r2, [r3, #12]
 8003c1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1d      	ldr	r2, [pc, #116]	@ (8003c9c <HAL_SPI_MspInit+0x94>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d133      	bne.n	8003c92 <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c32:	4a1b      	ldr	r2, [pc, #108]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c3a:	4b19      	ldr	r3, [pc, #100]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c42:	613b      	str	r3, [r7, #16]
 8003c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4e:	4a14      	ldr	r2, [pc, #80]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c50:	f043 0301 	orr.w	r3, r3, #1
 8003c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c56:	4b12      	ldr	r3, [pc, #72]	@ (8003ca0 <HAL_SPI_MspInit+0x98>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003c62:	23e0      	movs	r3, #224	@ 0xe0
 8003c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c66:	2302      	movs	r3, #2
 8003c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c72:	2305      	movs	r3, #5
 8003c74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c76:	f107 0314 	add.w	r3, r7, #20
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4809      	ldr	r0, [pc, #36]	@ (8003ca4 <HAL_SPI_MspInit+0x9c>)
 8003c7e:	f001 fd1b 	bl	80056b8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003c82:	2200      	movs	r2, #0
 8003c84:	2100      	movs	r1, #0
 8003c86:	2023      	movs	r0, #35	@ 0x23
 8003c88:	f001 fcbd 	bl	8005606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003c8c:	2023      	movs	r0, #35	@ 0x23
 8003c8e:	f001 fcd6 	bl	800563e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003c92:	bf00      	nop
 8003c94:	3728      	adds	r7, #40	@ 0x28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40013000 	.word	0x40013000
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	40020000 	.word	0x40020000

08003ca8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb8:	d10d      	bne.n	8003cd6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003cba:	2300      	movs	r3, #0
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	4b09      	ldr	r3, [pc, #36]	@ (8003ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	4a08      	ldr	r2, [pc, #32]	@ (8003ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cca:	4b06      	ldr	r3, [pc, #24]	@ (8003ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003cd6:	bf00      	nop
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	40023800 	.word	0x40023800

08003ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003cec:	2200      	movs	r2, #0
 8003cee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003cf2:	4802      	ldr	r0, [pc, #8]	@ (8003cfc <NMI_Handler+0x14>)
 8003cf4:	f001 fe94 	bl	8005a20 <HAL_GPIO_WritePin>
 8003cf8:	e7f8      	b.n	8003cec <NMI_Handler+0x4>
 8003cfa:	bf00      	nop
 8003cfc:	40020800 	.word	0x40020800

08003d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003d04:	2200      	movs	r2, #0
 8003d06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d0a:	4802      	ldr	r0, [pc, #8]	@ (8003d14 <HardFault_Handler+0x14>)
 8003d0c:	f001 fe88 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d10:	e7f8      	b.n	8003d04 <HardFault_Handler+0x4>
 8003d12:	bf00      	nop
 8003d14:	40020800 	.word	0x40020800

08003d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d22:	4802      	ldr	r0, [pc, #8]	@ (8003d2c <MemManage_Handler+0x14>)
 8003d24:	f001 fe7c 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d28:	e7f8      	b.n	8003d1c <MemManage_Handler+0x4>
 8003d2a:	bf00      	nop
 8003d2c:	40020800 	.word	0x40020800

08003d30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003d34:	2200      	movs	r2, #0
 8003d36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d3a:	4802      	ldr	r0, [pc, #8]	@ (8003d44 <BusFault_Handler+0x14>)
 8003d3c:	f001 fe70 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d40:	e7f8      	b.n	8003d34 <BusFault_Handler+0x4>
 8003d42:	bf00      	nop
 8003d44:	40020800 	.word	0x40020800

08003d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d52:	4802      	ldr	r0, [pc, #8]	@ (8003d5c <UsageFault_Handler+0x14>)
 8003d54:	f001 fe64 	bl	8005a20 <HAL_GPIO_WritePin>
 8003d58:	e7f8      	b.n	8003d4c <UsageFault_Handler+0x4>
 8003d5a:	bf00      	nop
 8003d5c:	40020800 	.word	0x40020800

08003d60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d64:	bf00      	nop
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d72:	bf00      	nop
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d80:	bf00      	nop
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d8e:	f000 f9cb 	bl	8004128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d92:	bf00      	nop
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003d9c:	4802      	ldr	r0, [pc, #8]	@ (8003da8 <CAN1_RX0_IRQHandler+0x10>)
 8003d9e:	f001 f91d 	bl	8004fdc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	200005b0 	.word	0x200005b0

08003dac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003db0:	4802      	ldr	r0, [pc, #8]	@ (8003dbc <SPI1_IRQHandler+0x10>)
 8003db2:	f004 f915 	bl	8007fe0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003db6:	bf00      	nop
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	20000600 	.word	0x20000600

08003dc0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003dc4:	4802      	ldr	r0, [pc, #8]	@ (8003dd0 <OTG_FS_IRQHandler+0x10>)
 8003dc6:	f001 ff88 	bl	8005cda <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20001b8c 	.word	0x20001b8c

08003dd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  return 1;
 8003dd8:	2301      	movs	r3, #1
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <_kill>:

int _kill(int pid, int sig)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003dee:	f009 fe57 	bl	800daa0 <__errno>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2216      	movs	r2, #22
 8003df6:	601a      	str	r2, [r3, #0]
  return -1;
 8003df8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <_exit>:

void _exit (int status)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff ffe7 	bl	8003de4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e16:	bf00      	nop
 8003e18:	e7fd      	b.n	8003e16 <_exit+0x12>

08003e1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b086      	sub	sp, #24
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	60f8      	str	r0, [r7, #12]
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e26:	2300      	movs	r3, #0
 8003e28:	617b      	str	r3, [r7, #20]
 8003e2a:	e00a      	b.n	8003e42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e2c:	f3af 8000 	nop.w
 8003e30:	4601      	mov	r1, r0
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	60ba      	str	r2, [r7, #8]
 8003e38:	b2ca      	uxtb	r2, r1
 8003e3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	617b      	str	r3, [r7, #20]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	dbf0      	blt.n	8003e2c <_read+0x12>
  }

  return len;
 8003e4a:	687b      	ldr	r3, [r7, #4]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e7c:	605a      	str	r2, [r3, #4]
  return 0;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <_isatty>:

int _isatty(int file)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e94:	2301      	movs	r3, #1
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b085      	sub	sp, #20
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	60f8      	str	r0, [r7, #12]
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3714      	adds	r7, #20
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ec4:	4a14      	ldr	r2, [pc, #80]	@ (8003f18 <_sbrk+0x5c>)
 8003ec6:	4b15      	ldr	r3, [pc, #84]	@ (8003f1c <_sbrk+0x60>)
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ed0:	4b13      	ldr	r3, [pc, #76]	@ (8003f20 <_sbrk+0x64>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d102      	bne.n	8003ede <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ed8:	4b11      	ldr	r3, [pc, #68]	@ (8003f20 <_sbrk+0x64>)
 8003eda:	4a12      	ldr	r2, [pc, #72]	@ (8003f24 <_sbrk+0x68>)
 8003edc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ede:	4b10      	ldr	r3, [pc, #64]	@ (8003f20 <_sbrk+0x64>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d207      	bcs.n	8003efc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003eec:	f009 fdd8 	bl	800daa0 <__errno>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	220c      	movs	r2, #12
 8003ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8003efa:	e009      	b.n	8003f10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003efc:	4b08      	ldr	r3, [pc, #32]	@ (8003f20 <_sbrk+0x64>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f02:	4b07      	ldr	r3, [pc, #28]	@ (8003f20 <_sbrk+0x64>)
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4413      	add	r3, r2
 8003f0a:	4a05      	ldr	r2, [pc, #20]	@ (8003f20 <_sbrk+0x64>)
 8003f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	20020000 	.word	0x20020000
 8003f1c:	00000400 	.word	0x00000400
 8003f20:	200006a4 	.word	0x200006a4
 8003f24:	200023e0 	.word	0x200023e0

08003f28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <SystemInit+0x20>)
 8003f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f32:	4a05      	ldr	r2, [pc, #20]	@ (8003f48 <SystemInit+0x20>)
 8003f34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <CreateTimer>:
#include "virtual_timer.h"

// Creates a new timer
timer_ CreateTimer(uint32_t duration_ms, Callback cb)
{
 8003f4c:	b590      	push	{r4, r7, lr}
 8003f4e:	b089      	sub	sp, #36	@ 0x24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 8003f58:	f000 f8fa 	bl	8004150 <HAL_GetTick>
 8003f5c:	61f8      	str	r0, [r7, #28]
	timer_ timer = {tickstart, duration_ms, cb};
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	613b      	str	r3, [r7, #16]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	61bb      	str	r3, [r7, #24]
	return timer;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	461c      	mov	r4, r3
 8003f6e:	f107 0310 	add.w	r3, r7, #16
 8003f72:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003f76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	3724      	adds	r7, #36	@ 0x24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd90      	pop	{r4, r7, pc}

08003f82 <CreateTimerGroup>:

timer_group_ *CreateTimerGroup(timer_ timers[NUM_TIMERS])
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b084      	sub	sp, #16
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
	// Allocate the timer group structure
	timer_group_ *tg = (timer_group_ *)malloc(sizeof(timer_group_));
 8003f8a:	2030      	movs	r0, #48	@ 0x30
 8003f8c:	f008 fe08 	bl	800cba0 <malloc>
 8003f90:	4603      	mov	r3, r0
 8003f92:	60fb      	str	r3, [r7, #12]
	if (!tg)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <CreateTimerGroup+0x1c>
	{
		return NULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	e006      	b.n	8003fac <CreateTimerGroup+0x2a>
	}

	memcpy(tg->timers, timers, sizeof(timer_) * NUM_TIMERS);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2230      	movs	r2, #48	@ 0x30
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f009 fda8 	bl	800dafa <memcpy>
	return tg;
 8003faa:	68fb      	ldr	r3, [r7, #12]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <TickTimerGroup>:

// Ticks a timer group
void TickTimerGroup(timer_group_ *tg)
{
 8003fb4:	b590      	push	{r4, r7, lr}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < NUM_TIMERS; i++)
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]
 8003fc0:	e02d      	b.n	800401e <TickTimerGroup+0x6a>
	{
		// HAL_GetTick is in ms
		// will error with a HAL_GetTick overflow
		if ((HAL_GetTick() - tg->timers[i].tickstart) > tg->timers[i].durations_ms)
 8003fc2:	f000 f8c5 	bl	8004150 <HAL_GetTick>
 8003fc6:	7bfa      	ldrb	r2, [r7, #15]
 8003fc8:	6879      	ldr	r1, [r7, #4]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	4413      	add	r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	1ac1      	subs	r1, r0, r3
 8003fd8:	7bfa      	ldrb	r2, [r7, #15]
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	4413      	add	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4403      	add	r3, r0
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4299      	cmp	r1, r3
 8003fec:	d914      	bls.n	8004018 <TickTimerGroup+0x64>
		{
			tg->timers[i].tickstart = HAL_GetTick();
 8003fee:	7bfc      	ldrb	r4, [r7, #15]
 8003ff0:	f000 f8ae 	bl	8004150 <HAL_GetTick>
 8003ff4:	4601      	mov	r1, r0
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	4623      	mov	r3, r4
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4423      	add	r3, r4
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	6019      	str	r1, [r3, #0]
			tg->timers[i].cb();
 8004004:	7bfa      	ldrb	r2, [r7, #15]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	4413      	add	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	3308      	adds	r3, #8
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4798      	blx	r3
	for (uint8_t i = 0; i < NUM_TIMERS; i++)
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	3301      	adds	r3, #1
 800401c:	73fb      	strb	r3, [r7, #15]
 800401e:	7bfb      	ldrb	r3, [r7, #15]
 8004020:	2b03      	cmp	r3, #3
 8004022:	d9ce      	bls.n	8003fc2 <TickTimerGroup+0xe>
		}
	}
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	bd90      	pop	{r4, r7, pc}
	...

08004030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004030:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004068 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004034:	f7ff ff78 	bl	8003f28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004038:	480c      	ldr	r0, [pc, #48]	@ (800406c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800403a:	490d      	ldr	r1, [pc, #52]	@ (8004070 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800403c:	4a0d      	ldr	r2, [pc, #52]	@ (8004074 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800403e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004040:	e002      	b.n	8004048 <LoopCopyDataInit>

08004042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004046:	3304      	adds	r3, #4

08004048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800404a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800404c:	d3f9      	bcc.n	8004042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800404e:	4a0a      	ldr	r2, [pc, #40]	@ (8004078 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004050:	4c0a      	ldr	r4, [pc, #40]	@ (800407c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004054:	e001      	b.n	800405a <LoopFillZerobss>

08004056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004058:	3204      	adds	r2, #4

0800405a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800405a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800405c:	d3fb      	bcc.n	8004056 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800405e:	f009 fd25 	bl	800daac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004062:	f7ff f92f 	bl	80032c4 <main>
  bx  lr    
 8004066:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004068:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800406c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004070:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 8004074:	0800fde4 	.word	0x0800fde4
  ldr r2, =_sbss
 8004078:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 800407c:	200023dc 	.word	0x200023dc

08004080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004080:	e7fe      	b.n	8004080 <ADC_IRQHandler>
	...

08004084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004088:	4b0e      	ldr	r3, [pc, #56]	@ (80040c4 <HAL_Init+0x40>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a0d      	ldr	r2, [pc, #52]	@ (80040c4 <HAL_Init+0x40>)
 800408e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004092:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004094:	4b0b      	ldr	r3, [pc, #44]	@ (80040c4 <HAL_Init+0x40>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a0a      	ldr	r2, [pc, #40]	@ (80040c4 <HAL_Init+0x40>)
 800409a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800409e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040a0:	4b08      	ldr	r3, [pc, #32]	@ (80040c4 <HAL_Init+0x40>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a07      	ldr	r2, [pc, #28]	@ (80040c4 <HAL_Init+0x40>)
 80040a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040ac:	2003      	movs	r0, #3
 80040ae:	f001 fa9f 	bl	80055f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040b2:	200f      	movs	r0, #15
 80040b4:	f000 f808 	bl	80040c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040b8:	f7ff fc92 	bl	80039e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40023c00 	.word	0x40023c00

080040c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040d0:	4b12      	ldr	r3, [pc, #72]	@ (800411c <HAL_InitTick+0x54>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4b12      	ldr	r3, [pc, #72]	@ (8004120 <HAL_InitTick+0x58>)
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	4619      	mov	r1, r3
 80040da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040de:	fbb3 f3f1 	udiv	r3, r3, r1
 80040e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e6:	4618      	mov	r0, r3
 80040e8:	f001 fab7 	bl	800565a <HAL_SYSTICK_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e00e      	b.n	8004114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b0f      	cmp	r3, #15
 80040fa:	d80a      	bhi.n	8004112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040fc:	2200      	movs	r2, #0
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	f04f 30ff 	mov.w	r0, #4294967295
 8004104:	f001 fa7f 	bl	8005606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004108:	4a06      	ldr	r2, [pc, #24]	@ (8004124 <HAL_InitTick+0x5c>)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	e000      	b.n	8004114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
}
 8004114:	4618      	mov	r0, r3
 8004116:	3708      	adds	r7, #8
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	20000020 	.word	0x20000020
 8004120:	20000028 	.word	0x20000028
 8004124:	20000024 	.word	0x20000024

08004128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <HAL_IncTick+0x20>)
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	461a      	mov	r2, r3
 8004132:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_IncTick+0x24>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4413      	add	r3, r2
 8004138:	4a04      	ldr	r2, [pc, #16]	@ (800414c <HAL_IncTick+0x24>)
 800413a:	6013      	str	r3, [r2, #0]
}
 800413c:	bf00      	nop
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	20000028 	.word	0x20000028
 800414c:	200006a8 	.word	0x200006a8

08004150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004150:	b480      	push	{r7}
 8004152:	af00      	add	r7, sp, #0
  return uwTick;
 8004154:	4b03      	ldr	r3, [pc, #12]	@ (8004164 <HAL_GetTick+0x14>)
 8004156:	681b      	ldr	r3, [r3, #0]
}
 8004158:	4618      	mov	r0, r3
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	200006a8 	.word	0x200006a8

08004168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004170:	f7ff ffee 	bl	8004150 <HAL_GetTick>
 8004174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d005      	beq.n	800418e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004182:	4b0a      	ldr	r3, [pc, #40]	@ (80041ac <HAL_Delay+0x44>)
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4413      	add	r3, r2
 800418c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800418e:	bf00      	nop
 8004190:	f7ff ffde 	bl	8004150 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	429a      	cmp	r2, r3
 800419e:	d8f7      	bhi.n	8004190 <HAL_Delay+0x28>
  {
  }
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000028 	.word	0x20000028

080041b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e033      	b.n	800422e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7ff fc2e 	bl	8003a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d118      	bne.n	8004220 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041f6:	f023 0302 	bic.w	r3, r3, #2
 80041fa:	f043 0202 	orr.w	r2, r3, #2
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fad8 	bl	80047b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004212:	f023 0303 	bic.w	r3, r3, #3
 8004216:	f043 0201 	orr.w	r2, r3, #1
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	641a      	str	r2, [r3, #64]	@ 0x40
 800421e:	e001      	b.n	8004224 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800422c:	7bfb      	ldrb	r3, [r7, #15]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
	...

08004238 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800424a:	2b01      	cmp	r3, #1
 800424c:	d101      	bne.n	8004252 <HAL_ADC_Start+0x1a>
 800424e:	2302      	movs	r3, #2
 8004250:	e0b2      	b.n	80043b8 <HAL_ADC_Start+0x180>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b01      	cmp	r3, #1
 8004266:	d018      	beq.n	800429a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689a      	ldr	r2, [r3, #8]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004278:	4b52      	ldr	r3, [pc, #328]	@ (80043c4 <HAL_ADC_Start+0x18c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a52      	ldr	r2, [pc, #328]	@ (80043c8 <HAL_ADC_Start+0x190>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	0c9a      	lsrs	r2, r3, #18
 8004284:	4613      	mov	r3, r2
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	4413      	add	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800428c:	e002      	b.n	8004294 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	3b01      	subs	r3, #1
 8004292:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f9      	bne.n	800428e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d17a      	bne.n	800439e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80042d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e6:	d106      	bne.n	80042f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ec:	f023 0206 	bic.w	r2, r3, #6
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	645a      	str	r2, [r3, #68]	@ 0x44
 80042f4:	e002      	b.n	80042fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004304:	4b31      	ldr	r3, [pc, #196]	@ (80043cc <HAL_ADC_Start+0x194>)
 8004306:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004310:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f003 031f 	and.w	r3, r3, #31
 800431a:	2b00      	cmp	r3, #0
 800431c:	d12a      	bne.n	8004374 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2b      	ldr	r2, [pc, #172]	@ (80043d0 <HAL_ADC_Start+0x198>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d015      	beq.n	8004354 <HAL_ADC_Start+0x11c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a29      	ldr	r2, [pc, #164]	@ (80043d4 <HAL_ADC_Start+0x19c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d105      	bne.n	800433e <HAL_ADC_Start+0x106>
 8004332:	4b26      	ldr	r3, [pc, #152]	@ (80043cc <HAL_ADC_Start+0x194>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 031f 	and.w	r3, r3, #31
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00a      	beq.n	8004354 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a25      	ldr	r2, [pc, #148]	@ (80043d8 <HAL_ADC_Start+0x1a0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d136      	bne.n	80043b6 <HAL_ADC_Start+0x17e>
 8004348:	4b20      	ldr	r3, [pc, #128]	@ (80043cc <HAL_ADC_Start+0x194>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b00      	cmp	r3, #0
 8004352:	d130      	bne.n	80043b6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d129      	bne.n	80043b6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004370:	609a      	str	r2, [r3, #8]
 8004372:	e020      	b.n	80043b6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a15      	ldr	r2, [pc, #84]	@ (80043d0 <HAL_ADC_Start+0x198>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d11b      	bne.n	80043b6 <HAL_ADC_Start+0x17e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d114      	bne.n	80043b6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800439a:	609a      	str	r2, [r3, #8]
 800439c:	e00b      	b.n	80043b6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f043 0210 	orr.w	r2, r3, #16
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ae:	f043 0201 	orr.w	r2, r3, #1
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	20000020 	.word	0x20000020
 80043c8:	431bde83 	.word	0x431bde83
 80043cc:	40012300 	.word	0x40012300
 80043d0:	40012000 	.word	0x40012000
 80043d4:	40012100 	.word	0x40012100
 80043d8:	40012200 	.word	0x40012200

080043dc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_ADC_Stop+0x16>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e021      	b.n	8004436 <HAL_ADC_Stop+0x5a>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0201 	bic.w	r2, r2, #1
 8004408:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d109      	bne.n	800442c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004420:	f023 0301 	bic.w	r3, r3, #1
 8004424:	f043 0201 	orr.w	r2, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b084      	sub	sp, #16
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
 800444a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800445a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800445e:	d113      	bne.n	8004488 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800446a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800446e:	d10b      	bne.n	8004488 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	f043 0220 	orr.w	r2, r3, #32
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e063      	b.n	8004550 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004488:	f7ff fe62 	bl	8004150 <HAL_GetTick>
 800448c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800448e:	e021      	b.n	80044d4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004496:	d01d      	beq.n	80044d4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d007      	beq.n	80044ae <HAL_ADC_PollForConversion+0x6c>
 800449e:	f7ff fe57 	bl	8004150 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d212      	bcs.n	80044d4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d00b      	beq.n	80044d4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c0:	f043 0204 	orr.w	r2, r3, #4
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e03d      	b.n	8004550 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d1d6      	bne.n	8004490 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f06f 0212 	mvn.w	r2, #18
 80044ea:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d123      	bne.n	800454e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800450a:	2b00      	cmp	r3, #0
 800450c:	d11f      	bne.n	800454e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004514:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004518:	2b00      	cmp	r3, #0
 800451a:	d006      	beq.n	800452a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004526:	2b00      	cmp	r3, #0
 8004528:	d111      	bne.n	800454e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d105      	bne.n	800454e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	f043 0201 	orr.w	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004566:	4618      	mov	r0, r3
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x1c>
 800458c:	2302      	movs	r3, #2
 800458e:	e105      	b.n	800479c <HAL_ADC_ConfigChannel+0x228>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b09      	cmp	r3, #9
 800459e:	d925      	bls.n	80045ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68d9      	ldr	r1, [r3, #12]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	461a      	mov	r2, r3
 80045ae:	4613      	mov	r3, r2
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	4413      	add	r3, r2
 80045b4:	3b1e      	subs	r3, #30
 80045b6:	2207      	movs	r2, #7
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	43da      	mvns	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	400a      	ands	r2, r1
 80045c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68d9      	ldr	r1, [r3, #12]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	4618      	mov	r0, r3
 80045d8:	4603      	mov	r3, r0
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	4403      	add	r3, r0
 80045de:	3b1e      	subs	r3, #30
 80045e0:	409a      	lsls	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	e022      	b.n	8004632 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6919      	ldr	r1, [r3, #16]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	461a      	mov	r2, r3
 80045fa:	4613      	mov	r3, r2
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	4413      	add	r3, r2
 8004600:	2207      	movs	r2, #7
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43da      	mvns	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	400a      	ands	r2, r1
 800460e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6919      	ldr	r1, [r3, #16]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	b29b      	uxth	r3, r3
 8004620:	4618      	mov	r0, r3
 8004622:	4603      	mov	r3, r0
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	4403      	add	r3, r0
 8004628:	409a      	lsls	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b06      	cmp	r3, #6
 8004638:	d824      	bhi.n	8004684 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	4613      	mov	r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	3b05      	subs	r3, #5
 800464c:	221f      	movs	r2, #31
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43da      	mvns	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	400a      	ands	r2, r1
 800465a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	b29b      	uxth	r3, r3
 8004668:	4618      	mov	r0, r3
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	4613      	mov	r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	4413      	add	r3, r2
 8004674:	3b05      	subs	r3, #5
 8004676:	fa00 f203 	lsl.w	r2, r0, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	635a      	str	r2, [r3, #52]	@ 0x34
 8004682:	e04c      	b.n	800471e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	2b0c      	cmp	r3, #12
 800468a:	d824      	bhi.n	80046d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685a      	ldr	r2, [r3, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	3b23      	subs	r3, #35	@ 0x23
 800469e:	221f      	movs	r2, #31
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	43da      	mvns	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	400a      	ands	r2, r1
 80046ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	4618      	mov	r0, r3
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	4613      	mov	r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	3b23      	subs	r3, #35	@ 0x23
 80046c8:	fa00 f203 	lsl.w	r2, r0, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80046d4:	e023      	b.n	800471e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	3b41      	subs	r3, #65	@ 0x41
 80046e8:	221f      	movs	r2, #31
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43da      	mvns	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	400a      	ands	r2, r1
 80046f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	4618      	mov	r0, r3
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	3b41      	subs	r3, #65	@ 0x41
 8004712:	fa00 f203 	lsl.w	r2, r0, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800471e:	4b22      	ldr	r3, [pc, #136]	@ (80047a8 <HAL_ADC_ConfigChannel+0x234>)
 8004720:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a21      	ldr	r2, [pc, #132]	@ (80047ac <HAL_ADC_ConfigChannel+0x238>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d109      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x1cc>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b12      	cmp	r3, #18
 8004732:	d105      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a19      	ldr	r2, [pc, #100]	@ (80047ac <HAL_ADC_ConfigChannel+0x238>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d123      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x21e>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2b10      	cmp	r3, #16
 8004750:	d003      	beq.n	800475a <HAL_ADC_ConfigChannel+0x1e6>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b11      	cmp	r3, #17
 8004758:	d11b      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2b10      	cmp	r3, #16
 800476c:	d111      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800476e:	4b10      	ldr	r3, [pc, #64]	@ (80047b0 <HAL_ADC_ConfigChannel+0x23c>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a10      	ldr	r2, [pc, #64]	@ (80047b4 <HAL_ADC_ConfigChannel+0x240>)
 8004774:	fba2 2303 	umull	r2, r3, r2, r3
 8004778:	0c9a      	lsrs	r2, r3, #18
 800477a:	4613      	mov	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004784:	e002      	b.n	800478c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	3b01      	subs	r3, #1
 800478a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1f9      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr
 80047a8:	40012300 	.word	0x40012300
 80047ac:	40012000 	.word	0x40012000
 80047b0:	20000020 	.word	0x20000020
 80047b4:	431bde83 	.word	0x431bde83

080047b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047c0:	4b79      	ldr	r3, [pc, #484]	@ (80049a8 <ADC_Init+0x1f0>)
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	431a      	orrs	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6859      	ldr	r1, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	021a      	lsls	r2, r3, #8
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004810:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004832:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6899      	ldr	r1, [r3, #8]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800484a:	4a58      	ldr	r2, [pc, #352]	@ (80049ac <ADC_Init+0x1f4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d022      	beq.n	8004896 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689a      	ldr	r2, [r3, #8]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800485e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6899      	ldr	r1, [r3, #8]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004880:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6899      	ldr	r1, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	430a      	orrs	r2, r1
 8004892:	609a      	str	r2, [r3, #8]
 8004894:	e00f      	b.n	80048b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80048a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80048b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0202 	bic.w	r2, r2, #2
 80048c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6899      	ldr	r1, [r3, #8]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	7e1b      	ldrb	r3, [r3, #24]
 80048d0:	005a      	lsls	r2, r3, #1
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01b      	beq.n	800491c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004902:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6859      	ldr	r1, [r3, #4]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	3b01      	subs	r3, #1
 8004910:	035a      	lsls	r2, r3, #13
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	605a      	str	r2, [r3, #4]
 800491a:	e007      	b.n	800492c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800492a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800493a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	3b01      	subs	r3, #1
 8004948:	051a      	lsls	r2, r3, #20
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004960:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6899      	ldr	r1, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800496e:	025a      	lsls	r2, r3, #9
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004986:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6899      	ldr	r1, [r3, #8]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	029a      	lsls	r2, r3, #10
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	609a      	str	r2, [r3, #8]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	40012300 	.word	0x40012300
 80049ac:	0f000001 	.word	0x0f000001

080049b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e0ed      	b.n	8004b9e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d102      	bne.n	80049d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f7ff f872 	bl	8003ab8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0201 	orr.w	r2, r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049e4:	f7ff fbb4 	bl	8004150 <HAL_GetTick>
 80049e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80049ea:	e012      	b.n	8004a12 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80049ec:	f7ff fbb0 	bl	8004150 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b0a      	cmp	r3, #10
 80049f8:	d90b      	bls.n	8004a12 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2205      	movs	r2, #5
 8004a0a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e0c5      	b.n	8004b9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0e5      	beq.n	80049ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0202 	bic.w	r2, r2, #2
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a30:	f7ff fb8e 	bl	8004150 <HAL_GetTick>
 8004a34:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004a36:	e012      	b.n	8004a5e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004a38:	f7ff fb8a 	bl	8004150 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b0a      	cmp	r3, #10
 8004a44:	d90b      	bls.n	8004a5e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2205      	movs	r2, #5
 8004a56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e09f      	b.n	8004b9e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f003 0302 	and.w	r3, r3, #2
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1e5      	bne.n	8004a38 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	7e1b      	ldrb	r3, [r3, #24]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d108      	bne.n	8004a86 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e007      	b.n	8004a96 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a94:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	7e5b      	ldrb	r3, [r3, #25]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d108      	bne.n	8004ab0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	e007      	b.n	8004ac0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004abe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	7e9b      	ldrb	r3, [r3, #26]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d108      	bne.n	8004ada <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0220 	orr.w	r2, r2, #32
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	e007      	b.n	8004aea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 0220 	bic.w	r2, r2, #32
 8004ae8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	7edb      	ldrb	r3, [r3, #27]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d108      	bne.n	8004b04 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0210 	bic.w	r2, r2, #16
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	e007      	b.n	8004b14 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0210 	orr.w	r2, r2, #16
 8004b12:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	7f1b      	ldrb	r3, [r3, #28]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d108      	bne.n	8004b2e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0208 	orr.w	r2, r2, #8
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	e007      	b.n	8004b3e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0208 	bic.w	r2, r2, #8
 8004b3c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	7f5b      	ldrb	r3, [r3, #29]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d108      	bne.n	8004b58 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0204 	orr.w	r2, r2, #4
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	e007      	b.n	8004b68 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0204 	bic.w	r2, r2, #4
 8004b66:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	431a      	orrs	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	ea42 0103 	orr.w	r1, r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	1e5a      	subs	r2, r3, #1
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bbe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004bc0:	7cfb      	ldrb	r3, [r7, #19]
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d003      	beq.n	8004bce <HAL_CAN_ConfigFilter+0x26>
 8004bc6:	7cfb      	ldrb	r3, [r7, #19]
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	f040 80be 	bne.w	8004d4a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004bce:	4b65      	ldr	r3, [pc, #404]	@ (8004d64 <HAL_CAN_ConfigFilter+0x1bc>)
 8004bd0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004bd8:	f043 0201 	orr.w	r2, r3, #1
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004be8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfc:	021b      	lsls	r3, r3, #8
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f003 031f 	and.w	r3, r3, #31
 8004c0e:	2201      	movs	r2, #1
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	401a      	ands	r2, r3
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	69db      	ldr	r3, [r3, #28]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d123      	bne.n	8004c78 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	401a      	ands	r2, r3
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004c52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	3248      	adds	r2, #72	@ 0x48
 8004c58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004c6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004c6e:	6979      	ldr	r1, [r7, #20]
 8004c70:	3348      	adds	r3, #72	@ 0x48
 8004c72:	00db      	lsls	r3, r3, #3
 8004c74:	440b      	add	r3, r1
 8004c76:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	69db      	ldr	r3, [r3, #28]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d122      	bne.n	8004cc6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ca0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	3248      	adds	r2, #72	@ 0x48
 8004ca6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004cba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004cbc:	6979      	ldr	r1, [r7, #20]
 8004cbe:	3348      	adds	r3, #72	@ 0x48
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	440b      	add	r3, r1
 8004cc4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d109      	bne.n	8004ce2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	401a      	ands	r2, r3
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004ce0:	e007      	b.n	8004cf2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	431a      	orrs	r2, r3
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d109      	bne.n	8004d0e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	43db      	mvns	r3, r3
 8004d04:	401a      	ands	r2, r3
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004d0c:	e007      	b.n	8004d1e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	431a      	orrs	r2, r3
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d107      	bne.n	8004d36 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004d3c:	f023 0201 	bic.w	r2, r3, #1
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	e006      	b.n	8004d58 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
  }
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	371c      	adds	r7, #28
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	40006400 	.word	0x40006400

08004d68 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d12e      	bne.n	8004dda <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f022 0201 	bic.w	r2, r2, #1
 8004d92:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d94:	f7ff f9dc 	bl	8004150 <HAL_GetTick>
 8004d98:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004d9a:	e012      	b.n	8004dc2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004d9c:	f7ff f9d8 	bl	8004150 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b0a      	cmp	r3, #10
 8004da8:	d90b      	bls.n	8004dc2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2205      	movs	r2, #5
 8004dba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e012      	b.n	8004de8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1e5      	bne.n	8004d9c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e006      	b.n	8004de8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dde:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
  }
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b089      	sub	sp, #36	@ 0x24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
 8004dfc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e04:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004e0e:	7ffb      	ldrb	r3, [r7, #31]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d003      	beq.n	8004e1c <HAL_CAN_AddTxMessage+0x2c>
 8004e14:	7ffb      	ldrb	r3, [r7, #31]
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	f040 80ad 	bne.w	8004f76 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10a      	bne.n	8004e3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d105      	bne.n	8004e3c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 8095 	beq.w	8004f66 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	0e1b      	lsrs	r3, r3, #24
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004e46:	2201      	movs	r2, #1
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10d      	bne.n	8004e74 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004e62:	68f9      	ldr	r1, [r7, #12]
 8004e64:	6809      	ldr	r1, [r1, #0]
 8004e66:	431a      	orrs	r2, r3
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	3318      	adds	r3, #24
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	440b      	add	r3, r1
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	e00f      	b.n	8004e94 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e7e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e84:	68f9      	ldr	r1, [r7, #12]
 8004e86:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004e88:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	3318      	adds	r3, #24
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	440b      	add	r3, r1
 8004e92:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6819      	ldr	r1, [r3, #0]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	3318      	adds	r3, #24
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	440b      	add	r3, r1
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	7d1b      	ldrb	r3, [r3, #20]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d111      	bne.n	8004ed4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	3318      	adds	r3, #24
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	4413      	add	r3, r2
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	6811      	ldr	r1, [r2, #0]
 8004ec4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	3318      	adds	r3, #24
 8004ecc:	011b      	lsls	r3, r3, #4
 8004ece:	440b      	add	r3, r1
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	3307      	adds	r3, #7
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	061a      	lsls	r2, r3, #24
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	3306      	adds	r3, #6
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	041b      	lsls	r3, r3, #16
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	3305      	adds	r3, #5
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	021b      	lsls	r3, r3, #8
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	3204      	adds	r2, #4
 8004ef4:	7812      	ldrb	r2, [r2, #0]
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	6811      	ldr	r1, [r2, #0]
 8004efc:	ea43 0200 	orr.w	r2, r3, r0
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	440b      	add	r3, r1
 8004f06:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004f0a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3303      	adds	r3, #3
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	061a      	lsls	r2, r3, #24
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	3302      	adds	r3, #2
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	041b      	lsls	r3, r3, #16
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3301      	adds	r3, #1
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	021b      	lsls	r3, r3, #8
 8004f26:	4313      	orrs	r3, r2
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	7812      	ldrb	r2, [r2, #0]
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	6811      	ldr	r1, [r2, #0]
 8004f32:	ea43 0200 	orr.w	r2, r3, r0
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	440b      	add	r3, r1
 8004f3c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004f40:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	3318      	adds	r3, #24
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	4413      	add	r3, r2
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68fa      	ldr	r2, [r7, #12]
 8004f52:	6811      	ldr	r1, [r2, #0]
 8004f54:	f043 0201 	orr.w	r2, r3, #1
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	3318      	adds	r3, #24
 8004f5c:	011b      	lsls	r3, r3, #4
 8004f5e:	440b      	add	r3, r1
 8004f60:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	e00e      	b.n	8004f84 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e006      	b.n	8004f84 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
  }
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3724      	adds	r7, #36	@ 0x24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fa0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004fa2:	7bfb      	ldrb	r3, [r7, #15]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d002      	beq.n	8004fae <HAL_CAN_ActivateNotification+0x1e>
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d109      	bne.n	8004fc2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6959      	ldr	r1, [r3, #20]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	e006      	b.n	8004fd0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
  }
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b08a      	sub	sp, #40	@ 0x28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b00      	cmp	r3, #0
 8005020:	d07c      	beq.n	800511c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b00      	cmp	r3, #0
 800502a:	d023      	beq.n	8005074 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2201      	movs	r2, #1
 8005032:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f983 	bl	800534a <HAL_CAN_TxMailbox0CompleteCallback>
 8005044:	e016      	b.n	8005074 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b00      	cmp	r3, #0
 800504e:	d004      	beq.n	800505a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005056:	627b      	str	r3, [r7, #36]	@ 0x24
 8005058:	e00c      	b.n	8005074 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f003 0308 	and.w	r3, r3, #8
 8005060:	2b00      	cmp	r3, #0
 8005062:	d004      	beq.n	800506e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005066:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
 800506c:	e002      	b.n	8005074 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f989 	bl	8005386 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507a:	2b00      	cmp	r3, #0
 800507c:	d024      	beq.n	80050c8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005086:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800508e:	2b00      	cmp	r3, #0
 8005090:	d003      	beq.n	800509a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f963 	bl	800535e <HAL_CAN_TxMailbox1CompleteCallback>
 8005098:	e016      	b.n	80050c8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d004      	beq.n	80050ae <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80050a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80050ac:	e00c      	b.n	80050c8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d004      	beq.n	80050c2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050be:	627b      	str	r3, [r7, #36]	@ 0x24
 80050c0:	e002      	b.n	80050c8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f969 	bl	800539a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d024      	beq.n	800511c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050da:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f943 	bl	8005372 <HAL_CAN_TxMailbox2CompleteCallback>
 80050ec:	e016      	b.n	800511c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d004      	beq.n	8005102 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005100:	e00c      	b.n	800511c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d004      	beq.n	8005116 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800510c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005112:	627b      	str	r3, [r7, #36]	@ 0x24
 8005114:	e002      	b.n	800511c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f949 	bl	80053ae <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00c      	beq.n	8005140 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f003 0310 	and.w	r3, r3, #16
 800512c:	2b00      	cmp	r3, #0
 800512e:	d007      	beq.n	8005140 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005132:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2210      	movs	r2, #16
 800513e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005140:	6a3b      	ldr	r3, [r7, #32]
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00b      	beq.n	8005162 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f003 0308 	and.w	r3, r3, #8
 8005150:	2b00      	cmp	r3, #0
 8005152:	d006      	beq.n	8005162 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2208      	movs	r2, #8
 800515a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f93a 	bl	80053d6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d009      	beq.n	8005180 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d002      	beq.n	8005180 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f921 	bl	80053c2 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005180:	6a3b      	ldr	r3, [r7, #32]
 8005182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00c      	beq.n	80051a4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005196:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2210      	movs	r2, #16
 80051a2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80051a4:	6a3b      	ldr	r3, [r7, #32]
 80051a6:	f003 0320 	and.w	r3, r3, #32
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00b      	beq.n	80051c6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f003 0308 	and.w	r3, r3, #8
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d006      	beq.n	80051c6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2208      	movs	r2, #8
 80051be:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 f91c 	bl	80053fe <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d009      	beq.n	80051e4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f003 0303 	and.w	r3, r3, #3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f903 	bl	80053ea <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80051e4:	6a3b      	ldr	r3, [r7, #32]
 80051e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00b      	beq.n	8005206 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	f003 0310 	and.w	r3, r3, #16
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d006      	beq.n	8005206 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2210      	movs	r2, #16
 80051fe:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f906 	bl	8005412 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00b      	beq.n	8005228 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b00      	cmp	r3, #0
 8005218:	d006      	beq.n	8005228 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2208      	movs	r2, #8
 8005220:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f8ff 	bl	8005426 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800522e:	2b00      	cmp	r3, #0
 8005230:	d07b      	beq.n	800532a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	f003 0304 	and.w	r3, r3, #4
 8005238:	2b00      	cmp	r3, #0
 800523a:	d072      	beq.n	8005322 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005242:	2b00      	cmp	r3, #0
 8005244:	d008      	beq.n	8005258 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	f043 0301 	orr.w	r3, r3, #1
 8005256:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800525e:	2b00      	cmp	r3, #0
 8005260:	d008      	beq.n	8005274 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005268:	2b00      	cmp	r3, #0
 800526a:	d003      	beq.n	8005274 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	f043 0302 	orr.w	r3, r3, #2
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800527a:	2b00      	cmp	r3, #0
 800527c:	d008      	beq.n	8005290 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	f043 0304 	orr.w	r3, r3, #4
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005296:	2b00      	cmp	r3, #0
 8005298:	d043      	beq.n	8005322 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d03e      	beq.n	8005322 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052aa:	2b60      	cmp	r3, #96	@ 0x60
 80052ac:	d02b      	beq.n	8005306 <HAL_CAN_IRQHandler+0x32a>
 80052ae:	2b60      	cmp	r3, #96	@ 0x60
 80052b0:	d82e      	bhi.n	8005310 <HAL_CAN_IRQHandler+0x334>
 80052b2:	2b50      	cmp	r3, #80	@ 0x50
 80052b4:	d022      	beq.n	80052fc <HAL_CAN_IRQHandler+0x320>
 80052b6:	2b50      	cmp	r3, #80	@ 0x50
 80052b8:	d82a      	bhi.n	8005310 <HAL_CAN_IRQHandler+0x334>
 80052ba:	2b40      	cmp	r3, #64	@ 0x40
 80052bc:	d019      	beq.n	80052f2 <HAL_CAN_IRQHandler+0x316>
 80052be:	2b40      	cmp	r3, #64	@ 0x40
 80052c0:	d826      	bhi.n	8005310 <HAL_CAN_IRQHandler+0x334>
 80052c2:	2b30      	cmp	r3, #48	@ 0x30
 80052c4:	d010      	beq.n	80052e8 <HAL_CAN_IRQHandler+0x30c>
 80052c6:	2b30      	cmp	r3, #48	@ 0x30
 80052c8:	d822      	bhi.n	8005310 <HAL_CAN_IRQHandler+0x334>
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d002      	beq.n	80052d4 <HAL_CAN_IRQHandler+0x2f8>
 80052ce:	2b20      	cmp	r3, #32
 80052d0:	d005      	beq.n	80052de <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80052d2:	e01d      	b.n	8005310 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80052d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d6:	f043 0308 	orr.w	r3, r3, #8
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052dc:	e019      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80052de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e0:	f043 0310 	orr.w	r3, r3, #16
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052e6:	e014      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	f043 0320 	orr.w	r3, r3, #32
 80052ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052f0:	e00f      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052fa:	e00a      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80052fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005304:	e005      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800530c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800530e:	e000      	b.n	8005312 <HAL_CAN_IRQHandler+0x336>
            break;
 8005310:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699a      	ldr	r2, [r3, #24]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005320:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2204      	movs	r2, #4
 8005328:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	2b00      	cmp	r3, #0
 800532e:	d008      	beq.n	8005342 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f87c 	bl	800543a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005342:	bf00      	nop
 8005344:	3728      	adds	r7, #40	@ 0x28
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800535e:	b480      	push	{r7}
 8005360:	b083      	sub	sp, #12
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005372:	b480      	push	{r7}
 8005374:	b083      	sub	sp, #12
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800537a:	bf00      	nop
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005386:	b480      	push	{r7}
 8005388:	b083      	sub	sp, #12
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80053a2:	bf00      	nop
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80053b6:	bf00      	nop
 80053b8:	370c      	adds	r7, #12
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b083      	sub	sp, #12
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80053ca:	bf00      	nop
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80053d6:	b480      	push	{r7}
 80053d8:	b083      	sub	sp, #12
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80053de:	bf00      	nop
 80053e0:	370c      	adds	r7, #12
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr

080053fe <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80053fe:	b480      	push	{r7}
 8005400:	b083      	sub	sp, #12
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005406:	bf00      	nop
 8005408:	370c      	adds	r7, #12
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005412:	b480      	push	{r7}
 8005414:	b083      	sub	sp, #12
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800542e:	bf00      	nop
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800543a:	b480      	push	{r7}
 800543c:	b083      	sub	sp, #12
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
	...

08005450 <__NVIC_SetPriorityGrouping>:
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005460:	4b0c      	ldr	r3, [pc, #48]	@ (8005494 <__NVIC_SetPriorityGrouping+0x44>)
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800546c:	4013      	ands	r3, r2
 800546e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005478:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800547c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005482:	4a04      	ldr	r2, [pc, #16]	@ (8005494 <__NVIC_SetPriorityGrouping+0x44>)
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	60d3      	str	r3, [r2, #12]
}
 8005488:	bf00      	nop
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr
 8005494:	e000ed00 	.word	0xe000ed00

08005498 <__NVIC_GetPriorityGrouping>:
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800549c:	4b04      	ldr	r3, [pc, #16]	@ (80054b0 <__NVIC_GetPriorityGrouping+0x18>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	0a1b      	lsrs	r3, r3, #8
 80054a2:	f003 0307 	and.w	r3, r3, #7
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	e000ed00 	.word	0xe000ed00

080054b4 <__NVIC_EnableIRQ>:
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	db0b      	blt.n	80054de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	f003 021f 	and.w	r2, r3, #31
 80054cc:	4907      	ldr	r1, [pc, #28]	@ (80054ec <__NVIC_EnableIRQ+0x38>)
 80054ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	2001      	movs	r0, #1
 80054d6:	fa00 f202 	lsl.w	r2, r0, r2
 80054da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	e000e100 	.word	0xe000e100

080054f0 <__NVIC_SetPriority>:
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	4603      	mov	r3, r0
 80054f8:	6039      	str	r1, [r7, #0]
 80054fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005500:	2b00      	cmp	r3, #0
 8005502:	db0a      	blt.n	800551a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	b2da      	uxtb	r2, r3
 8005508:	490c      	ldr	r1, [pc, #48]	@ (800553c <__NVIC_SetPriority+0x4c>)
 800550a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550e:	0112      	lsls	r2, r2, #4
 8005510:	b2d2      	uxtb	r2, r2
 8005512:	440b      	add	r3, r1
 8005514:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005518:	e00a      	b.n	8005530 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	b2da      	uxtb	r2, r3
 800551e:	4908      	ldr	r1, [pc, #32]	@ (8005540 <__NVIC_SetPriority+0x50>)
 8005520:	79fb      	ldrb	r3, [r7, #7]
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	3b04      	subs	r3, #4
 8005528:	0112      	lsls	r2, r2, #4
 800552a:	b2d2      	uxtb	r2, r2
 800552c:	440b      	add	r3, r1
 800552e:	761a      	strb	r2, [r3, #24]
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	e000e100 	.word	0xe000e100
 8005540:	e000ed00 	.word	0xe000ed00

08005544 <NVIC_EncodePriority>:
{
 8005544:	b480      	push	{r7}
 8005546:	b089      	sub	sp, #36	@ 0x24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	f1c3 0307 	rsb	r3, r3, #7
 800555e:	2b04      	cmp	r3, #4
 8005560:	bf28      	it	cs
 8005562:	2304      	movcs	r3, #4
 8005564:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	3304      	adds	r3, #4
 800556a:	2b06      	cmp	r3, #6
 800556c:	d902      	bls.n	8005574 <NVIC_EncodePriority+0x30>
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3b03      	subs	r3, #3
 8005572:	e000      	b.n	8005576 <NVIC_EncodePriority+0x32>
 8005574:	2300      	movs	r3, #0
 8005576:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005578:	f04f 32ff 	mov.w	r2, #4294967295
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	fa02 f303 	lsl.w	r3, r2, r3
 8005582:	43da      	mvns	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	401a      	ands	r2, r3
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800558c:	f04f 31ff 	mov.w	r1, #4294967295
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	fa01 f303 	lsl.w	r3, r1, r3
 8005596:	43d9      	mvns	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800559c:	4313      	orrs	r3, r2
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3724      	adds	r7, #36	@ 0x24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
	...

080055ac <SysTick_Config>:
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055bc:	d301      	bcc.n	80055c2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80055be:	2301      	movs	r3, #1
 80055c0:	e00f      	b.n	80055e2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055c2:	4a0a      	ldr	r2, [pc, #40]	@ (80055ec <SysTick_Config+0x40>)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055ca:	210f      	movs	r1, #15
 80055cc:	f04f 30ff 	mov.w	r0, #4294967295
 80055d0:	f7ff ff8e 	bl	80054f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055d4:	4b05      	ldr	r3, [pc, #20]	@ (80055ec <SysTick_Config+0x40>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055da:	4b04      	ldr	r3, [pc, #16]	@ (80055ec <SysTick_Config+0x40>)
 80055dc:	2207      	movs	r2, #7
 80055de:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	e000e010 	.word	0xe000e010

080055f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff ff29 	bl	8005450 <__NVIC_SetPriorityGrouping>
}
 80055fe:	bf00      	nop
 8005600:	3708      	adds	r7, #8
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005606:	b580      	push	{r7, lr}
 8005608:	b086      	sub	sp, #24
 800560a:	af00      	add	r7, sp, #0
 800560c:	4603      	mov	r3, r0
 800560e:	60b9      	str	r1, [r7, #8]
 8005610:	607a      	str	r2, [r7, #4]
 8005612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005614:	2300      	movs	r3, #0
 8005616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005618:	f7ff ff3e 	bl	8005498 <__NVIC_GetPriorityGrouping>
 800561c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	68b9      	ldr	r1, [r7, #8]
 8005622:	6978      	ldr	r0, [r7, #20]
 8005624:	f7ff ff8e 	bl	8005544 <NVIC_EncodePriority>
 8005628:	4602      	mov	r2, r0
 800562a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800562e:	4611      	mov	r1, r2
 8005630:	4618      	mov	r0, r3
 8005632:	f7ff ff5d 	bl	80054f0 <__NVIC_SetPriority>
}
 8005636:	bf00      	nop
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b082      	sub	sp, #8
 8005642:	af00      	add	r7, sp, #0
 8005644:	4603      	mov	r3, r0
 8005646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff ff31 	bl	80054b4 <__NVIC_EnableIRQ>
}
 8005652:	bf00      	nop
 8005654:	3708      	adds	r7, #8
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b082      	sub	sp, #8
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7ff ffa2 	bl	80055ac <SysTick_Config>
 8005668:	4603      	mov	r3, r0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005672:	b480      	push	{r7}
 8005674:	b083      	sub	sp, #12
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d004      	beq.n	8005690 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2280      	movs	r2, #128	@ 0x80
 800568a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e00c      	b.n	80056aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2205      	movs	r2, #5
 8005694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 0201 	bic.w	r2, r2, #1
 80056a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	370c      	adds	r7, #12
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b089      	sub	sp, #36	@ 0x24
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056c6:	2300      	movs	r3, #0
 80056c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056ce:	2300      	movs	r3, #0
 80056d0:	61fb      	str	r3, [r7, #28]
 80056d2:	e16b      	b.n	80059ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056d4:	2201      	movs	r2, #1
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4013      	ands	r3, r2
 80056e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	f040 815a 	bne.w	80059a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f003 0303 	and.w	r3, r3, #3
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d005      	beq.n	800570a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005706:	2b02      	cmp	r3, #2
 8005708:	d130      	bne.n	800576c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	2203      	movs	r2, #3
 8005716:	fa02 f303 	lsl.w	r3, r2, r3
 800571a:	43db      	mvns	r3, r3
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	4013      	ands	r3, r2
 8005720:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	005b      	lsls	r3, r3, #1
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	69ba      	ldr	r2, [r7, #24]
 8005730:	4313      	orrs	r3, r2
 8005732:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005740:	2201      	movs	r2, #1
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	43db      	mvns	r3, r3
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	4013      	ands	r3, r2
 800574e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	091b      	lsrs	r3, r3, #4
 8005756:	f003 0201 	and.w	r2, r3, #1
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	fa02 f303 	lsl.w	r3, r2, r3
 8005760:	69ba      	ldr	r2, [r7, #24]
 8005762:	4313      	orrs	r3, r2
 8005764:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f003 0303 	and.w	r3, r3, #3
 8005774:	2b03      	cmp	r3, #3
 8005776:	d017      	beq.n	80057a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	005b      	lsls	r3, r3, #1
 8005782:	2203      	movs	r2, #3
 8005784:	fa02 f303 	lsl.w	r3, r2, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4013      	ands	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	4313      	orrs	r3, r2
 80057a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	f003 0303 	and.w	r3, r3, #3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d123      	bne.n	80057fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	08da      	lsrs	r2, r3, #3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	3208      	adds	r2, #8
 80057bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	220f      	movs	r2, #15
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	43db      	mvns	r3, r3
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	4013      	ands	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	691a      	ldr	r2, [r3, #16]
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f003 0307 	and.w	r3, r3, #7
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	08da      	lsrs	r2, r3, #3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3208      	adds	r2, #8
 80057f6:	69b9      	ldr	r1, [r7, #24]
 80057f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	005b      	lsls	r3, r3, #1
 8005806:	2203      	movs	r2, #3
 8005808:	fa02 f303 	lsl.w	r3, r2, r3
 800580c:	43db      	mvns	r3, r3
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	4013      	ands	r3, r2
 8005812:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f003 0203 	and.w	r2, r3, #3
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	fa02 f303 	lsl.w	r3, r2, r3
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	4313      	orrs	r3, r2
 8005828:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005838:	2b00      	cmp	r3, #0
 800583a:	f000 80b4 	beq.w	80059a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800583e:	2300      	movs	r3, #0
 8005840:	60fb      	str	r3, [r7, #12]
 8005842:	4b60      	ldr	r3, [pc, #384]	@ (80059c4 <HAL_GPIO_Init+0x30c>)
 8005844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005846:	4a5f      	ldr	r2, [pc, #380]	@ (80059c4 <HAL_GPIO_Init+0x30c>)
 8005848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800584c:	6453      	str	r3, [r2, #68]	@ 0x44
 800584e:	4b5d      	ldr	r3, [pc, #372]	@ (80059c4 <HAL_GPIO_Init+0x30c>)
 8005850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005856:	60fb      	str	r3, [r7, #12]
 8005858:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800585a:	4a5b      	ldr	r2, [pc, #364]	@ (80059c8 <HAL_GPIO_Init+0x310>)
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	089b      	lsrs	r3, r3, #2
 8005860:	3302      	adds	r3, #2
 8005862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005866:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	220f      	movs	r2, #15
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	69ba      	ldr	r2, [r7, #24]
 800587a:	4013      	ands	r3, r2
 800587c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a52      	ldr	r2, [pc, #328]	@ (80059cc <HAL_GPIO_Init+0x314>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d02b      	beq.n	80058de <HAL_GPIO_Init+0x226>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a51      	ldr	r2, [pc, #324]	@ (80059d0 <HAL_GPIO_Init+0x318>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d025      	beq.n	80058da <HAL_GPIO_Init+0x222>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a50      	ldr	r2, [pc, #320]	@ (80059d4 <HAL_GPIO_Init+0x31c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d01f      	beq.n	80058d6 <HAL_GPIO_Init+0x21e>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a4f      	ldr	r2, [pc, #316]	@ (80059d8 <HAL_GPIO_Init+0x320>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d019      	beq.n	80058d2 <HAL_GPIO_Init+0x21a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a4e      	ldr	r2, [pc, #312]	@ (80059dc <HAL_GPIO_Init+0x324>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d013      	beq.n	80058ce <HAL_GPIO_Init+0x216>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a4d      	ldr	r2, [pc, #308]	@ (80059e0 <HAL_GPIO_Init+0x328>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d00d      	beq.n	80058ca <HAL_GPIO_Init+0x212>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a4c      	ldr	r2, [pc, #304]	@ (80059e4 <HAL_GPIO_Init+0x32c>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d007      	beq.n	80058c6 <HAL_GPIO_Init+0x20e>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a4b      	ldr	r2, [pc, #300]	@ (80059e8 <HAL_GPIO_Init+0x330>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d101      	bne.n	80058c2 <HAL_GPIO_Init+0x20a>
 80058be:	2307      	movs	r3, #7
 80058c0:	e00e      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058c2:	2308      	movs	r3, #8
 80058c4:	e00c      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058c6:	2306      	movs	r3, #6
 80058c8:	e00a      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058ca:	2305      	movs	r3, #5
 80058cc:	e008      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058ce:	2304      	movs	r3, #4
 80058d0:	e006      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058d2:	2303      	movs	r3, #3
 80058d4:	e004      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e002      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <HAL_GPIO_Init+0x228>
 80058de:	2300      	movs	r3, #0
 80058e0:	69fa      	ldr	r2, [r7, #28]
 80058e2:	f002 0203 	and.w	r2, r2, #3
 80058e6:	0092      	lsls	r2, r2, #2
 80058e8:	4093      	lsls	r3, r2
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058f0:	4935      	ldr	r1, [pc, #212]	@ (80059c8 <HAL_GPIO_Init+0x310>)
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	089b      	lsrs	r3, r3, #2
 80058f6:	3302      	adds	r3, #2
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058fe:	4b3b      	ldr	r3, [pc, #236]	@ (80059ec <HAL_GPIO_Init+0x334>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	43db      	mvns	r3, r3
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	4013      	ands	r3, r2
 800590c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	4313      	orrs	r3, r2
 8005920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005922:	4a32      	ldr	r2, [pc, #200]	@ (80059ec <HAL_GPIO_Init+0x334>)
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005928:	4b30      	ldr	r3, [pc, #192]	@ (80059ec <HAL_GPIO_Init+0x334>)
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	43db      	mvns	r3, r3
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	4013      	ands	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d003      	beq.n	800594c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	4313      	orrs	r3, r2
 800594a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800594c:	4a27      	ldr	r2, [pc, #156]	@ (80059ec <HAL_GPIO_Init+0x334>)
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005952:	4b26      	ldr	r3, [pc, #152]	@ (80059ec <HAL_GPIO_Init+0x334>)
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	43db      	mvns	r3, r3
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	4013      	ands	r3, r2
 8005960:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005976:	4a1d      	ldr	r2, [pc, #116]	@ (80059ec <HAL_GPIO_Init+0x334>)
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800597c:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <HAL_GPIO_Init+0x334>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	43db      	mvns	r3, r3
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	4013      	ands	r3, r2
 800598a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80059a0:	4a12      	ldr	r2, [pc, #72]	@ (80059ec <HAL_GPIO_Init+0x334>)
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	3301      	adds	r3, #1
 80059aa:	61fb      	str	r3, [r7, #28]
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	2b0f      	cmp	r3, #15
 80059b0:	f67f ae90 	bls.w	80056d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80059b4:	bf00      	nop
 80059b6:	bf00      	nop
 80059b8:	3724      	adds	r7, #36	@ 0x24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	40023800 	.word	0x40023800
 80059c8:	40013800 	.word	0x40013800
 80059cc:	40020000 	.word	0x40020000
 80059d0:	40020400 	.word	0x40020400
 80059d4:	40020800 	.word	0x40020800
 80059d8:	40020c00 	.word	0x40020c00
 80059dc:	40021000 	.word	0x40021000
 80059e0:	40021400 	.word	0x40021400
 80059e4:	40021800 	.word	0x40021800
 80059e8:	40021c00 	.word	0x40021c00
 80059ec:	40013c00 	.word	0x40013c00

080059f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691a      	ldr	r2, [r3, #16]
 8005a00:	887b      	ldrh	r3, [r7, #2]
 8005a02:	4013      	ands	r3, r2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	73fb      	strb	r3, [r7, #15]
 8005a0c:	e001      	b.n	8005a12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	807b      	strh	r3, [r7, #2]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a30:	787b      	ldrb	r3, [r7, #1]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a3c:	e003      	b.n	8005a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a3e:	887b      	ldrh	r3, [r7, #2]
 8005a40:	041a      	lsls	r2, r3, #16
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	619a      	str	r2, [r3, #24]
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr

08005a52 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b086      	sub	sp, #24
 8005a56:	af02      	add	r7, sp, #8
 8005a58:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d101      	bne.n	8005a64 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e101      	b.n	8005c68 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f006 fd7a 	bl	800c578 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2203      	movs	r2, #3
 8005a88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a92:	d102      	bne.n	8005a9a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f003 f9c7 	bl	8008e32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6818      	ldr	r0, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	7c1a      	ldrb	r2, [r3, #16]
 8005aac:	f88d 2000 	strb.w	r2, [sp]
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ab4:	f003 f8a6 	bl	8008c04 <USB_CoreInit>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e0ce      	b.n	8005c68 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f003 f9bf 	bl	8008e54 <USB_SetCurrentMode>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d005      	beq.n	8005ae8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e0bf      	b.n	8005c68 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	73fb      	strb	r3, [r7, #15]
 8005aec:	e04a      	b.n	8005b84 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005aee:	7bfa      	ldrb	r2, [r7, #15]
 8005af0:	6879      	ldr	r1, [r7, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	00db      	lsls	r3, r3, #3
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	440b      	add	r3, r1
 8005afc:	3315      	adds	r3, #21
 8005afe:	2201      	movs	r2, #1
 8005b00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005b02:	7bfa      	ldrb	r2, [r7, #15]
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	4613      	mov	r3, r2
 8005b08:	00db      	lsls	r3, r3, #3
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	440b      	add	r3, r1
 8005b10:	3314      	adds	r3, #20
 8005b12:	7bfa      	ldrb	r2, [r7, #15]
 8005b14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005b16:	7bfa      	ldrb	r2, [r7, #15]
 8005b18:	7bfb      	ldrb	r3, [r7, #15]
 8005b1a:	b298      	uxth	r0, r3
 8005b1c:	6879      	ldr	r1, [r7, #4]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	00db      	lsls	r3, r3, #3
 8005b22:	4413      	add	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	440b      	add	r3, r1
 8005b28:	332e      	adds	r3, #46	@ 0x2e
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b2e:	7bfa      	ldrb	r2, [r7, #15]
 8005b30:	6879      	ldr	r1, [r7, #4]
 8005b32:	4613      	mov	r3, r2
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4413      	add	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	440b      	add	r3, r1
 8005b3c:	3318      	adds	r3, #24
 8005b3e:	2200      	movs	r2, #0
 8005b40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005b42:	7bfa      	ldrb	r2, [r7, #15]
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	4613      	mov	r3, r2
 8005b48:	00db      	lsls	r3, r3, #3
 8005b4a:	4413      	add	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	440b      	add	r3, r1
 8005b50:	331c      	adds	r3, #28
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005b56:	7bfa      	ldrb	r2, [r7, #15]
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	4413      	add	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	440b      	add	r3, r1
 8005b64:	3320      	adds	r3, #32
 8005b66:	2200      	movs	r2, #0
 8005b68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005b6a:	7bfa      	ldrb	r2, [r7, #15]
 8005b6c:	6879      	ldr	r1, [r7, #4]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	440b      	add	r3, r1
 8005b78:	3324      	adds	r3, #36	@ 0x24
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b7e:	7bfb      	ldrb	r3, [r7, #15]
 8005b80:	3301      	adds	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	791b      	ldrb	r3, [r3, #4]
 8005b88:	7bfa      	ldrb	r2, [r7, #15]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d3af      	bcc.n	8005aee <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b8e:	2300      	movs	r3, #0
 8005b90:	73fb      	strb	r3, [r7, #15]
 8005b92:	e044      	b.n	8005c1e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005b94:	7bfa      	ldrb	r2, [r7, #15]
 8005b96:	6879      	ldr	r1, [r7, #4]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	4413      	add	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	440b      	add	r3, r1
 8005ba2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005baa:	7bfa      	ldrb	r2, [r7, #15]
 8005bac:	6879      	ldr	r1, [r7, #4]
 8005bae:	4613      	mov	r3, r2
 8005bb0:	00db      	lsls	r3, r3, #3
 8005bb2:	4413      	add	r3, r2
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	440b      	add	r3, r1
 8005bb8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005bbc:	7bfa      	ldrb	r2, [r7, #15]
 8005bbe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005bc0:	7bfa      	ldrb	r2, [r7, #15]
 8005bc2:	6879      	ldr	r1, [r7, #4]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	00db      	lsls	r3, r3, #3
 8005bc8:	4413      	add	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	440b      	add	r3, r1
 8005bce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005bd6:	7bfa      	ldrb	r2, [r7, #15]
 8005bd8:	6879      	ldr	r1, [r7, #4]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	00db      	lsls	r3, r3, #3
 8005bde:	4413      	add	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	440b      	add	r3, r1
 8005be4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005bec:	7bfa      	ldrb	r2, [r7, #15]
 8005bee:	6879      	ldr	r1, [r7, #4]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	00db      	lsls	r3, r3, #3
 8005bf4:	4413      	add	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005bfe:	2200      	movs	r2, #0
 8005c00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005c02:	7bfa      	ldrb	r2, [r7, #15]
 8005c04:	6879      	ldr	r1, [r7, #4]
 8005c06:	4613      	mov	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	4413      	add	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	440b      	add	r3, r1
 8005c10:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005c14:	2200      	movs	r2, #0
 8005c16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	73fb      	strb	r3, [r7, #15]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	791b      	ldrb	r3, [r3, #4]
 8005c22:	7bfa      	ldrb	r2, [r7, #15]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d3b5      	bcc.n	8005b94 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	7c1a      	ldrb	r2, [r3, #16]
 8005c30:	f88d 2000 	strb.w	r2, [sp]
 8005c34:	3304      	adds	r3, #4
 8005c36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c38:	f003 f958 	bl	8008eec <USB_DevInit>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2202      	movs	r2, #2
 8005c46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e00c      	b.n	8005c68 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f004 f9a2 	bl	8009faa <USB_DevDisconnect>

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d101      	bne.n	8005c8c <HAL_PCD_Start+0x1c>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	e022      	b.n	8005cd2 <HAL_PCD_Start+0x62>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d009      	beq.n	8005cb4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d105      	bne.n	8005cb4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f003 f8a9 	bl	8008e10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f004 f950 	bl	8009f68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005cda:	b590      	push	{r4, r7, lr}
 8005cdc:	b08d      	sub	sp, #52	@ 0x34
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f004 fa0e 	bl	800a112 <USB_GetMode>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f040 848c 	bne.w	8006616 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f004 f972 	bl	8009fec <USB_ReadInterrupts>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 8482 	beq.w	8006614 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	0a1b      	lsrs	r3, r3, #8
 8005d1a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f004 f95f 	bl	8009fec <USB_ReadInterrupts>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d107      	bne.n	8005d48 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695a      	ldr	r2, [r3, #20]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f002 0202 	and.w	r2, r2, #2
 8005d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f004 f94d 	bl	8009fec <USB_ReadInterrupts>
 8005d52:	4603      	mov	r3, r0
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b10      	cmp	r3, #16
 8005d5a:	d161      	bne.n	8005e20 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0210 	bic.w	r2, r2, #16
 8005d6a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	f003 020f 	and.w	r2, r3, #15
 8005d78:	4613      	mov	r3, r2
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	4413      	add	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	4413      	add	r3, r2
 8005d88:	3304      	adds	r3, #4
 8005d8a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005d92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d96:	d124      	bne.n	8005de2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005d9e:	4013      	ands	r3, r2
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d035      	beq.n	8005e10 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	091b      	lsrs	r3, r3, #4
 8005dac:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005dae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	461a      	mov	r2, r3
 8005db6:	6a38      	ldr	r0, [r7, #32]
 8005db8:	f003 ff84 	bl	8009cc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	091b      	lsrs	r3, r3, #4
 8005dc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005dc8:	441a      	add	r2, r3
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	695a      	ldr	r2, [r3, #20]
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	091b      	lsrs	r3, r3, #4
 8005dd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005dda:	441a      	add	r2, r3
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	615a      	str	r2, [r3, #20]
 8005de0:	e016      	b.n	8005e10 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005de8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005dec:	d110      	bne.n	8005e10 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005df4:	2208      	movs	r2, #8
 8005df6:	4619      	mov	r1, r3
 8005df8:	6a38      	ldr	r0, [r7, #32]
 8005dfa:	f003 ff63 	bl	8009cc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	695a      	ldr	r2, [r3, #20]
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	091b      	lsrs	r3, r3, #4
 8005e06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e0a:	441a      	add	r2, r3
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0210 	orr.w	r2, r2, #16
 8005e1e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f004 f8e1 	bl	8009fec <USB_ReadInterrupts>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e30:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005e34:	f040 80a7 	bne.w	8005f86 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f004 f8e6 	bl	800a012 <USB_ReadDevAllOutEpInterrupt>
 8005e46:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005e48:	e099      	b.n	8005f7e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 808e 	beq.w	8005f72 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	4611      	mov	r1, r2
 8005e60:	4618      	mov	r0, r3
 8005e62:	f004 f90a 	bl	800a07a <USB_ReadDevOutEPInterrupt>
 8005e66:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00c      	beq.n	8005e8c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7e:	461a      	mov	r2, r3
 8005e80:	2301      	movs	r3, #1
 8005e82:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005e84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 fea4 	bl	8006bd4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00c      	beq.n	8005eb0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	015a      	lsls	r2, r3, #5
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	2308      	movs	r3, #8
 8005ea6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005ea8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 ff7a 	bl	8006da4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	f003 0310 	and.w	r3, r3, #16
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d008      	beq.n	8005ecc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	015a      	lsls	r2, r3, #5
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	2310      	movs	r3, #16
 8005eca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f003 0302 	and.w	r3, r3, #2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d030      	beq.n	8005f38 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ede:	2b80      	cmp	r3, #128	@ 0x80
 8005ee0:	d109      	bne.n	8005ef6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	69fa      	ldr	r2, [r7, #28]
 8005eec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ef0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ef4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ef8:	4613      	mov	r3, r2
 8005efa:	00db      	lsls	r3, r3, #3
 8005efc:	4413      	add	r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	4413      	add	r3, r2
 8005f08:	3304      	adds	r3, #4
 8005f0a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	78db      	ldrb	r3, [r3, #3]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d108      	bne.n	8005f26 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	2200      	movs	r2, #0
 8005f18:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	4619      	mov	r1, r3
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f006 fc2f 	bl	800c784 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f32:	461a      	mov	r2, r3
 8005f34:	2302      	movs	r3, #2
 8005f36:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f003 0320 	and.w	r3, r3, #32
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d008      	beq.n	8005f54 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	4413      	add	r3, r2
 8005f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f4e:	461a      	mov	r2, r3
 8005f50:	2320      	movs	r3, #32
 8005f52:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d009      	beq.n	8005f72 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f70:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	3301      	adds	r3, #1
 8005f76:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f47f af62 	bne.w	8005e4a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f004 f82e 	bl	8009fec <USB_ReadInterrupts>
 8005f90:	4603      	mov	r3, r0
 8005f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f9a:	f040 80db 	bne.w	8006154 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f004 f84f 	bl	800a046 <USB_ReadDevAllInEpInterrupt>
 8005fa8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005faa:	2300      	movs	r3, #0
 8005fac:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005fae:	e0cd      	b.n	800614c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80c2 	beq.w	8006140 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	4611      	mov	r1, r2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f004 f875 	bl	800a0b6 <USB_ReadDevInEPInterrupt>
 8005fcc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d057      	beq.n	8006088 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fda:	f003 030f 	and.w	r3, r3, #15
 8005fde:	2201      	movs	r2, #1
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	69f9      	ldr	r1, [r7, #28]
 8005ff4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	4413      	add	r3, r2
 8006004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006008:	461a      	mov	r2, r3
 800600a:	2301      	movs	r3, #1
 800600c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	799b      	ldrb	r3, [r3, #6]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d132      	bne.n	800607c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800601a:	4613      	mov	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	4413      	add	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	3320      	adds	r3, #32
 8006026:	6819      	ldr	r1, [r3, #0]
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800602c:	4613      	mov	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	4413      	add	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4403      	add	r3, r0
 8006036:	331c      	adds	r3, #28
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4419      	add	r1, r3
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006040:	4613      	mov	r3, r2
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4403      	add	r3, r0
 800604a:	3320      	adds	r3, #32
 800604c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006050:	2b00      	cmp	r3, #0
 8006052:	d113      	bne.n	800607c <HAL_PCD_IRQHandler+0x3a2>
 8006054:	6879      	ldr	r1, [r7, #4]
 8006056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006058:	4613      	mov	r3, r2
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	4413      	add	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	3324      	adds	r3, #36	@ 0x24
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d108      	bne.n	800607c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6818      	ldr	r0, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006074:	461a      	mov	r2, r3
 8006076:	2101      	movs	r1, #1
 8006078:	f004 f87c 	bl	800a174 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800607c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607e:	b2db      	uxtb	r3, r3
 8006080:	4619      	mov	r1, r3
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f006 faf9 	bl	800c67a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b00      	cmp	r3, #0
 8006090:	d008      	beq.n	80060a4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	015a      	lsls	r2, r3, #5
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	4413      	add	r3, r2
 800609a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800609e:	461a      	mov	r2, r3
 80060a0:	2308      	movs	r3, #8
 80060a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d008      	beq.n	80060c0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b0:	015a      	lsls	r2, r3, #5
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ba:	461a      	mov	r2, r3
 80060bc:	2310      	movs	r3, #16
 80060be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80060ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d6:	461a      	mov	r2, r3
 80060d8:	2340      	movs	r3, #64	@ 0x40
 80060da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d023      	beq.n	800612e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80060e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060e8:	6a38      	ldr	r0, [r7, #32]
 80060ea:	f003 f863 	bl	80091b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80060ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060f0:	4613      	mov	r3, r2
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	4413      	add	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	3310      	adds	r3, #16
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	4413      	add	r3, r2
 80060fe:	3304      	adds	r3, #4
 8006100:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	78db      	ldrb	r3, [r3, #3]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d108      	bne.n	800611c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2200      	movs	r2, #0
 800610e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006112:	b2db      	uxtb	r3, r3
 8006114:	4619      	mov	r1, r3
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f006 fb46 	bl	800c7a8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800611c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006128:	461a      	mov	r2, r3
 800612a:	2302      	movs	r3, #2
 800612c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 fcbd 	bl	8006aba <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006142:	3301      	adds	r3, #1
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006148:	085b      	lsrs	r3, r3, #1
 800614a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800614c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800614e:	2b00      	cmp	r3, #0
 8006150:	f47f af2e 	bne.w	8005fb0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4618      	mov	r0, r3
 800615a:	f003 ff47 	bl	8009fec <USB_ReadInterrupts>
 800615e:	4603      	mov	r3, r0
 8006160:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006164:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006168:	d122      	bne.n	80061b0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	69fa      	ldr	r2, [r7, #28]
 8006174:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006178:	f023 0301 	bic.w	r3, r3, #1
 800617c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006184:	2b01      	cmp	r3, #1
 8006186:	d108      	bne.n	800619a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006190:	2100      	movs	r1, #0
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fea4 	bl	8006ee0 <HAL_PCDEx_LPM_Callback>
 8006198:	e002      	b.n	80061a0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f006 fae4 	bl	800c768 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695a      	ldr	r2, [r3, #20]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80061ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f003 ff19 	bl	8009fec <USB_ReadInterrupts>
 80061ba:	4603      	mov	r3, r0
 80061bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061c4:	d112      	bne.n	80061ec <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d102      	bne.n	80061dc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f006 faa0 	bl	800c71c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	695a      	ldr	r2, [r3, #20]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80061ea:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f003 fefb 	bl	8009fec <USB_ReadInterrupts>
 80061f6:	4603      	mov	r3, r0
 80061f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006200:	f040 80b7 	bne.w	8006372 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	69fa      	ldr	r2, [r7, #28]
 800620e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006212:	f023 0301 	bic.w	r3, r3, #1
 8006216:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2110      	movs	r1, #16
 800621e:	4618      	mov	r0, r3
 8006220:	f002 ffc8 	bl	80091b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006224:	2300      	movs	r3, #0
 8006226:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006228:	e046      	b.n	80062b8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800622a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622c:	015a      	lsls	r2, r3, #5
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	4413      	add	r3, r2
 8006232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006236:	461a      	mov	r2, r3
 8006238:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800623c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800623e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006240:	015a      	lsls	r2, r3, #5
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	4413      	add	r3, r2
 8006246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800624e:	0151      	lsls	r1, r2, #5
 8006250:	69fa      	ldr	r2, [r7, #28]
 8006252:	440a      	add	r2, r1
 8006254:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006258:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800625c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800625e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	4413      	add	r3, r2
 8006266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626a:	461a      	mov	r2, r3
 800626c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006270:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	69fa      	ldr	r2, [r7, #28]
 8006286:	440a      	add	r2, r1
 8006288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800628c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006290:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006294:	015a      	lsls	r2, r3, #5
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	4413      	add	r3, r2
 800629a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062a2:	0151      	lsls	r1, r2, #5
 80062a4:	69fa      	ldr	r2, [r7, #28]
 80062a6:	440a      	add	r2, r1
 80062a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80062b0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b4:	3301      	adds	r3, #1
 80062b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	791b      	ldrb	r3, [r3, #4]
 80062bc:	461a      	mov	r2, r3
 80062be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d3b2      	bcc.n	800622a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	69fa      	ldr	r2, [r7, #28]
 80062ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062d2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80062d6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	7bdb      	ldrb	r3, [r3, #15]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d016      	beq.n	800630e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062f0:	f043 030b 	orr.w	r3, r3, #11
 80062f4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006300:	69fa      	ldr	r2, [r7, #28]
 8006302:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006306:	f043 030b 	orr.w	r3, r3, #11
 800630a:	6453      	str	r3, [r2, #68]	@ 0x44
 800630c:	e015      	b.n	800633a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006314:	695b      	ldr	r3, [r3, #20]
 8006316:	69fa      	ldr	r2, [r7, #28]
 8006318:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800631c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006320:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006324:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	69fa      	ldr	r2, [r7, #28]
 8006330:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006334:	f043 030b 	orr.w	r3, r3, #11
 8006338:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69fa      	ldr	r2, [r7, #28]
 8006344:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006348:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800634c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6818      	ldr	r0, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800635c:	461a      	mov	r2, r3
 800635e:	f003 ff09 	bl	800a174 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	695a      	ldr	r2, [r3, #20]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006370:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f003 fe38 	bl	8009fec <USB_ReadInterrupts>
 800637c:	4603      	mov	r3, r0
 800637e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006386:	d123      	bne.n	80063d0 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4618      	mov	r0, r3
 800638e:	f003 fece 	bl	800a12e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f002 ff85 	bl	80092a6 <USB_GetDevSpeed>
 800639c:	4603      	mov	r3, r0
 800639e:	461a      	mov	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681c      	ldr	r4, [r3, #0]
 80063a8:	f001 fa0a 	bl	80077c0 <HAL_RCC_GetHCLKFreq>
 80063ac:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80063b2:	461a      	mov	r2, r3
 80063b4:	4620      	mov	r0, r4
 80063b6:	f002 fc89 	bl	8008ccc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f006 f985 	bl	800c6ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	695a      	ldr	r2, [r3, #20]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80063ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4618      	mov	r0, r3
 80063d6:	f003 fe09 	bl	8009fec <USB_ReadInterrupts>
 80063da:	4603      	mov	r3, r0
 80063dc:	f003 0308 	and.w	r3, r3, #8
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d10a      	bne.n	80063fa <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f006 f962 	bl	800c6ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	695a      	ldr	r2, [r3, #20]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f002 0208 	and.w	r2, r2, #8
 80063f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f003 fdf4 	bl	8009fec <USB_ReadInterrupts>
 8006404:	4603      	mov	r3, r0
 8006406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800640a:	2b80      	cmp	r3, #128	@ 0x80
 800640c:	d123      	bne.n	8006456 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006416:	6a3b      	ldr	r3, [r7, #32]
 8006418:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800641a:	2301      	movs	r3, #1
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24
 800641e:	e014      	b.n	800644a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006420:	6879      	ldr	r1, [r7, #4]
 8006422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006424:	4613      	mov	r3, r2
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	4413      	add	r3, r2
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	440b      	add	r3, r1
 800642e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d105      	bne.n	8006444 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643a:	b2db      	uxtb	r3, r3
 800643c:	4619      	mov	r1, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fb0a 	bl	8006a58 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006446:	3301      	adds	r3, #1
 8006448:	627b      	str	r3, [r7, #36]	@ 0x24
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	791b      	ldrb	r3, [r3, #4]
 800644e:	461a      	mov	r2, r3
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	4293      	cmp	r3, r2
 8006454:	d3e4      	bcc.n	8006420 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4618      	mov	r0, r3
 800645c:	f003 fdc6 	bl	8009fec <USB_ReadInterrupts>
 8006460:	4603      	mov	r3, r0
 8006462:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006466:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800646a:	d13c      	bne.n	80064e6 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800646c:	2301      	movs	r3, #1
 800646e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006470:	e02b      	b.n	80064ca <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	015a      	lsls	r2, r3, #5
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	4413      	add	r3, r2
 800647a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006486:	4613      	mov	r3, r2
 8006488:	00db      	lsls	r3, r3, #3
 800648a:	4413      	add	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	440b      	add	r3, r1
 8006490:	3318      	adds	r3, #24
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d115      	bne.n	80064c4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006498:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800649a:	2b00      	cmp	r3, #0
 800649c:	da12      	bge.n	80064c4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800649e:	6879      	ldr	r1, [r7, #4]
 80064a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064a2:	4613      	mov	r3, r2
 80064a4:	00db      	lsls	r3, r3, #3
 80064a6:	4413      	add	r3, r2
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	440b      	add	r3, r1
 80064ac:	3317      	adds	r3, #23
 80064ae:	2201      	movs	r2, #1
 80064b0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80064b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	4619      	mov	r1, r3
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 faca 	bl	8006a58 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	3301      	adds	r3, #1
 80064c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	791b      	ldrb	r3, [r3, #4]
 80064ce:	461a      	mov	r2, r3
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d3cd      	bcc.n	8006472 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	695a      	ldr	r2, [r3, #20]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80064e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4618      	mov	r0, r3
 80064ec:	f003 fd7e 	bl	8009fec <USB_ReadInterrupts>
 80064f0:	4603      	mov	r3, r0
 80064f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064fa:	d156      	bne.n	80065aa <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80064fc:	2301      	movs	r3, #1
 80064fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006500:	e045      	b.n	800658e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	4413      	add	r3, r2
 800650a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006516:	4613      	mov	r3, r2
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	4413      	add	r3, r2
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	440b      	add	r3, r1
 8006520:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d12e      	bne.n	8006588 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800652a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800652c:	2b00      	cmp	r3, #0
 800652e:	da2b      	bge.n	8006588 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800653c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006540:	429a      	cmp	r2, r3
 8006542:	d121      	bne.n	8006588 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006544:	6879      	ldr	r1, [r7, #4]
 8006546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006548:	4613      	mov	r3, r2
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	4413      	add	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	440b      	add	r3, r1
 8006552:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006556:	2201      	movs	r2, #1
 8006558:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800655a:	6a3b      	ldr	r3, [r7, #32]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10a      	bne.n	8006588 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006580:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006584:	6053      	str	r3, [r2, #4]
            break;
 8006586:	e008      	b.n	800659a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	3301      	adds	r3, #1
 800658c:	627b      	str	r3, [r7, #36]	@ 0x24
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	791b      	ldrb	r3, [r3, #4]
 8006592:	461a      	mov	r2, r3
 8006594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006596:	4293      	cmp	r3, r2
 8006598:	d3b3      	bcc.n	8006502 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	695a      	ldr	r2, [r3, #20]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80065a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f003 fd1c 	bl	8009fec <USB_ReadInterrupts>
 80065b4:	4603      	mov	r3, r0
 80065b6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065be:	d10a      	bne.n	80065d6 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f006 f903 	bl	800c7cc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	695a      	ldr	r2, [r3, #20]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80065d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f003 fd06 	bl	8009fec <USB_ReadInterrupts>
 80065e0:	4603      	mov	r3, r0
 80065e2:	f003 0304 	and.w	r3, r3, #4
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d115      	bne.n	8006616 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f006 f8f3 	bl	800c7e8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6859      	ldr	r1, [r3, #4]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	430a      	orrs	r2, r1
 8006610:	605a      	str	r2, [r3, #4]
 8006612:	e000      	b.n	8006616 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006614:	bf00      	nop
    }
  }
}
 8006616:	3734      	adds	r7, #52	@ 0x34
 8006618:	46bd      	mov	sp, r7
 800661a:	bd90      	pop	{r4, r7, pc}

0800661c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	460b      	mov	r3, r1
 8006626:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800662e:	2b01      	cmp	r3, #1
 8006630:	d101      	bne.n	8006636 <HAL_PCD_SetAddress+0x1a>
 8006632:	2302      	movs	r3, #2
 8006634:	e012      	b.n	800665c <HAL_PCD_SetAddress+0x40>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	78fa      	ldrb	r2, [r7, #3]
 8006642:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	78fa      	ldrb	r2, [r7, #3]
 800664a:	4611      	mov	r1, r2
 800664c:	4618      	mov	r0, r3
 800664e:	f003 fc65 	bl	8009f1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	4608      	mov	r0, r1
 800666e:	4611      	mov	r1, r2
 8006670:	461a      	mov	r2, r3
 8006672:	4603      	mov	r3, r0
 8006674:	70fb      	strb	r3, [r7, #3]
 8006676:	460b      	mov	r3, r1
 8006678:	803b      	strh	r3, [r7, #0]
 800667a:	4613      	mov	r3, r2
 800667c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006682:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006686:	2b00      	cmp	r3, #0
 8006688:	da0f      	bge.n	80066aa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	f003 020f 	and.w	r2, r3, #15
 8006690:	4613      	mov	r3, r2
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	4413      	add	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	3310      	adds	r3, #16
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4413      	add	r3, r2
 800669e:	3304      	adds	r3, #4
 80066a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2201      	movs	r2, #1
 80066a6:	705a      	strb	r2, [r3, #1]
 80066a8:	e00f      	b.n	80066ca <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066aa:	78fb      	ldrb	r3, [r7, #3]
 80066ac:	f003 020f 	and.w	r2, r3, #15
 80066b0:	4613      	mov	r3, r2
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	4413      	add	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	4413      	add	r3, r2
 80066c0:	3304      	adds	r3, #4
 80066c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80066ca:	78fb      	ldrb	r3, [r7, #3]
 80066cc:	f003 030f 	and.w	r3, r3, #15
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80066d6:	883b      	ldrh	r3, [r7, #0]
 80066d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	78ba      	ldrb	r2, [r7, #2]
 80066e4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	785b      	ldrb	r3, [r3, #1]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d004      	beq.n	80066f8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80066f8:	78bb      	ldrb	r3, [r7, #2]
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d102      	bne.n	8006704 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800670a:	2b01      	cmp	r3, #1
 800670c:	d101      	bne.n	8006712 <HAL_PCD_EP_Open+0xae>
 800670e:	2302      	movs	r3, #2
 8006710:	e00e      	b.n	8006730 <HAL_PCD_EP_Open+0xcc>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68f9      	ldr	r1, [r7, #12]
 8006720:	4618      	mov	r0, r3
 8006722:	f002 fde5 	bl	80092f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800672e:	7afb      	ldrb	r3, [r7, #11]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	460b      	mov	r3, r1
 8006742:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006744:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006748:	2b00      	cmp	r3, #0
 800674a:	da0f      	bge.n	800676c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800674c:	78fb      	ldrb	r3, [r7, #3]
 800674e:	f003 020f 	and.w	r2, r3, #15
 8006752:	4613      	mov	r3, r2
 8006754:	00db      	lsls	r3, r3, #3
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	3310      	adds	r3, #16
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	4413      	add	r3, r2
 8006760:	3304      	adds	r3, #4
 8006762:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2201      	movs	r2, #1
 8006768:	705a      	strb	r2, [r3, #1]
 800676a:	e00f      	b.n	800678c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800676c:	78fb      	ldrb	r3, [r7, #3]
 800676e:	f003 020f 	and.w	r2, r3, #15
 8006772:	4613      	mov	r3, r2
 8006774:	00db      	lsls	r3, r3, #3
 8006776:	4413      	add	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	4413      	add	r3, r2
 8006782:	3304      	adds	r3, #4
 8006784:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	b2da      	uxtb	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d101      	bne.n	80067a6 <HAL_PCD_EP_Close+0x6e>
 80067a2:	2302      	movs	r3, #2
 80067a4:	e00e      	b.n	80067c4 <HAL_PCD_EP_Close+0x8c>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68f9      	ldr	r1, [r7, #12]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f002 fe23 	bl	8009400 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b086      	sub	sp, #24
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	607a      	str	r2, [r7, #4]
 80067d6:	603b      	str	r3, [r7, #0]
 80067d8:	460b      	mov	r3, r1
 80067da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067dc:	7afb      	ldrb	r3, [r7, #11]
 80067de:	f003 020f 	and.w	r2, r3, #15
 80067e2:	4613      	mov	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4413      	add	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4413      	add	r3, r2
 80067f2:	3304      	adds	r3, #4
 80067f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2200      	movs	r2, #0
 8006806:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2200      	movs	r2, #0
 800680c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800680e:	7afb      	ldrb	r3, [r7, #11]
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	b2da      	uxtb	r2, r3
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	799b      	ldrb	r3, [r3, #6]
 800681e:	2b01      	cmp	r3, #1
 8006820:	d102      	bne.n	8006828 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6818      	ldr	r0, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	799b      	ldrb	r3, [r3, #6]
 8006830:	461a      	mov	r2, r3
 8006832:	6979      	ldr	r1, [r7, #20]
 8006834:	f002 fec0 	bl	80095b8 <USB_EPStartXfer>

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3718      	adds	r7, #24
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}

08006842 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006842:	b480      	push	{r7}
 8006844:	b083      	sub	sp, #12
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
 800684a:	460b      	mov	r3, r1
 800684c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800684e:	78fb      	ldrb	r3, [r7, #3]
 8006850:	f003 020f 	and.w	r2, r3, #15
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	4613      	mov	r3, r2
 8006858:	00db      	lsls	r3, r3, #3
 800685a:	4413      	add	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	440b      	add	r3, r1
 8006860:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006864:	681b      	ldr	r3, [r3, #0]
}
 8006866:	4618      	mov	r0, r3
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr

08006872 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b086      	sub	sp, #24
 8006876:	af00      	add	r7, sp, #0
 8006878:	60f8      	str	r0, [r7, #12]
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	603b      	str	r3, [r7, #0]
 800687e:	460b      	mov	r3, r1
 8006880:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006882:	7afb      	ldrb	r3, [r7, #11]
 8006884:	f003 020f 	and.w	r2, r3, #15
 8006888:	4613      	mov	r3, r2
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	4413      	add	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	3310      	adds	r3, #16
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4413      	add	r3, r2
 8006896:	3304      	adds	r3, #4
 8006898:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	2200      	movs	r2, #0
 80068aa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2201      	movs	r2, #1
 80068b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068b2:	7afb      	ldrb	r3, [r7, #11]
 80068b4:	f003 030f 	and.w	r3, r3, #15
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	799b      	ldrb	r3, [r3, #6]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d102      	bne.n	80068cc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6818      	ldr	r0, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	799b      	ldrb	r3, [r3, #6]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6979      	ldr	r1, [r7, #20]
 80068d8:	f002 fe6e 	bl	80095b8 <USB_EPStartXfer>

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3718      	adds	r7, #24
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b084      	sub	sp, #16
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
 80068ee:	460b      	mov	r3, r1
 80068f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	f003 030f 	and.w	r3, r3, #15
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	7912      	ldrb	r2, [r2, #4]
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d901      	bls.n	8006904 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e04f      	b.n	80069a4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006904:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006908:	2b00      	cmp	r3, #0
 800690a:	da0f      	bge.n	800692c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800690c:	78fb      	ldrb	r3, [r7, #3]
 800690e:	f003 020f 	and.w	r2, r3, #15
 8006912:	4613      	mov	r3, r2
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	3310      	adds	r3, #16
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	4413      	add	r3, r2
 8006920:	3304      	adds	r3, #4
 8006922:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2201      	movs	r2, #1
 8006928:	705a      	strb	r2, [r3, #1]
 800692a:	e00d      	b.n	8006948 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800692c:	78fa      	ldrb	r2, [r7, #3]
 800692e:	4613      	mov	r3, r2
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	4413      	add	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	4413      	add	r3, r2
 800693e:	3304      	adds	r3, #4
 8006940:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2201      	movs	r2, #1
 800694c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800694e:	78fb      	ldrb	r3, [r7, #3]
 8006950:	f003 030f 	and.w	r3, r3, #15
 8006954:	b2da      	uxtb	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006960:	2b01      	cmp	r3, #1
 8006962:	d101      	bne.n	8006968 <HAL_PCD_EP_SetStall+0x82>
 8006964:	2302      	movs	r3, #2
 8006966:	e01d      	b.n	80069a4 <HAL_PCD_EP_SetStall+0xbe>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68f9      	ldr	r1, [r7, #12]
 8006976:	4618      	mov	r0, r3
 8006978:	f003 f9fc 	bl	8009d74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800697c:	78fb      	ldrb	r3, [r7, #3]
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	2b00      	cmp	r3, #0
 8006984:	d109      	bne.n	800699a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6818      	ldr	r0, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	7999      	ldrb	r1, [r3, #6]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006994:	461a      	mov	r2, r3
 8006996:	f003 fbed 	bl	800a174 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80069b8:	78fb      	ldrb	r3, [r7, #3]
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	7912      	ldrb	r2, [r2, #4]
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d901      	bls.n	80069ca <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e042      	b.n	8006a50 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80069ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	da0f      	bge.n	80069f2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80069d2:	78fb      	ldrb	r3, [r7, #3]
 80069d4:	f003 020f 	and.w	r2, r3, #15
 80069d8:	4613      	mov	r3, r2
 80069da:	00db      	lsls	r3, r3, #3
 80069dc:	4413      	add	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	3310      	adds	r3, #16
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	4413      	add	r3, r2
 80069e6:	3304      	adds	r3, #4
 80069e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	705a      	strb	r2, [r3, #1]
 80069f0:	e00f      	b.n	8006a12 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80069f2:	78fb      	ldrb	r3, [r7, #3]
 80069f4:	f003 020f 	and.w	r2, r3, #15
 80069f8:	4613      	mov	r3, r2
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	4413      	add	r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	4413      	add	r3, r2
 8006a08:	3304      	adds	r3, #4
 8006a0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a18:	78fb      	ldrb	r3, [r7, #3]
 8006a1a:	f003 030f 	and.w	r3, r3, #15
 8006a1e:	b2da      	uxtb	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_PCD_EP_ClrStall+0x86>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e00e      	b.n	8006a50 <HAL_PCD_EP_ClrStall+0xa4>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68f9      	ldr	r1, [r7, #12]
 8006a40:	4618      	mov	r0, r3
 8006a42:	f003 fa05 	bl	8009e50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006a4e:	2300      	movs	r3, #0
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3710      	adds	r7, #16
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006a64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	da0c      	bge.n	8006a86 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a6c:	78fb      	ldrb	r3, [r7, #3]
 8006a6e:	f003 020f 	and.w	r2, r3, #15
 8006a72:	4613      	mov	r3, r2
 8006a74:	00db      	lsls	r3, r3, #3
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	3310      	adds	r3, #16
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	4413      	add	r3, r2
 8006a80:	3304      	adds	r3, #4
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	e00c      	b.n	8006aa0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a86:	78fb      	ldrb	r3, [r7, #3]
 8006a88:	f003 020f 	and.w	r2, r3, #15
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	4413      	add	r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68f9      	ldr	r1, [r7, #12]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f003 f824 	bl	8009af4 <USB_EPStopXfer>
 8006aac:	4603      	mov	r3, r0
 8006aae:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006ab0:	7afb      	ldrb	r3, [r7, #11]
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b08a      	sub	sp, #40	@ 0x28
 8006abe:	af02      	add	r7, sp, #8
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	00db      	lsls	r3, r3, #3
 8006ad4:	4413      	add	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	3310      	adds	r3, #16
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	4413      	add	r3, r2
 8006ade:	3304      	adds	r3, #4
 8006ae0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	695a      	ldr	r2, [r3, #20]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d901      	bls.n	8006af2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e06b      	b.n	8006bca <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	691a      	ldr	r2, [r3, #16]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	69fa      	ldr	r2, [r7, #28]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d902      	bls.n	8006b0e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	3303      	adds	r3, #3
 8006b12:	089b      	lsrs	r3, r3, #2
 8006b14:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b16:	e02a      	b.n	8006b6e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	691a      	ldr	r2, [r3, #16]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	69fa      	ldr	r2, [r7, #28]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d902      	bls.n	8006b34 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	3303      	adds	r3, #3
 8006b38:	089b      	lsrs	r3, r3, #2
 8006b3a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	68d9      	ldr	r1, [r3, #12]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	4603      	mov	r3, r0
 8006b50:	6978      	ldr	r0, [r7, #20]
 8006b52:	f003 f879 	bl	8009c48 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	68da      	ldr	r2, [r3, #12]
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	441a      	add	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	695a      	ldr	r2, [r3, #20]
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	441a      	add	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	015a      	lsls	r2, r3, #5
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	4413      	add	r3, r2
 8006b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d809      	bhi.n	8006b98 <PCD_WriteEmptyTxFifo+0xde>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	695a      	ldr	r2, [r3, #20]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d203      	bcs.n	8006b98 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1bf      	bne.n	8006b18 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	691a      	ldr	r2, [r3, #16]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d811      	bhi.n	8006bc8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	f003 030f 	and.w	r3, r3, #15
 8006baa:	2201      	movs	r2, #1
 8006bac:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	6939      	ldr	r1, [r7, #16]
 8006bc0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006bc8:	2300      	movs	r3, #0
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3720      	adds	r7, #32
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
	...

08006bd4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b088      	sub	sp, #32
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	333c      	adds	r3, #60	@ 0x3c
 8006bec:	3304      	adds	r3, #4
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	799b      	ldrb	r3, [r3, #6]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d17b      	bne.n	8006d02 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d015      	beq.n	8006c40 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	4a61      	ldr	r2, [pc, #388]	@ (8006d9c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	f240 80b9 	bls.w	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 80b3 	beq.w	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	015a      	lsls	r2, r3, #5
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	4413      	add	r3, r2
 8006c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c36:	461a      	mov	r2, r3
 8006c38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c3c:	6093      	str	r3, [r2, #8]
 8006c3e:	e0a7      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	f003 0320 	and.w	r3, r3, #32
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d009      	beq.n	8006c5e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	015a      	lsls	r2, r3, #5
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	4413      	add	r3, r2
 8006c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c56:	461a      	mov	r2, r3
 8006c58:	2320      	movs	r3, #32
 8006c5a:	6093      	str	r3, [r2, #8]
 8006c5c:	e098      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f040 8093 	bne.w	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	4a4b      	ldr	r2, [pc, #300]	@ (8006d9c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d90f      	bls.n	8006c92 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	015a      	lsls	r2, r3, #5
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	4413      	add	r3, r2
 8006c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c88:	461a      	mov	r2, r3
 8006c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8e:	6093      	str	r3, [r2, #8]
 8006c90:	e07e      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006c92:	683a      	ldr	r2, [r7, #0]
 8006c94:	4613      	mov	r3, r2
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	4413      	add	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6a1a      	ldr	r2, [r3, #32]
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	0159      	lsls	r1, r3, #5
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	440b      	add	r3, r1
 8006cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cbe:	1ad2      	subs	r2, r2, r3
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d114      	bne.n	8006cf4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d109      	bne.n	8006ce6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6818      	ldr	r0, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006cdc:	461a      	mov	r2, r3
 8006cde:	2101      	movs	r1, #1
 8006ce0:	f003 fa48 	bl	800a174 <USB_EP0_OutStart>
 8006ce4:	e006      	b.n	8006cf4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	441a      	add	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f005 fca2 	bl	800c644 <HAL_PCD_DataOutStageCallback>
 8006d00:	e046      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	4a26      	ldr	r2, [pc, #152]	@ (8006da0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d124      	bne.n	8006d54 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00a      	beq.n	8006d2a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	015a      	lsls	r2, r3, #5
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d20:	461a      	mov	r2, r3
 8006d22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d26:	6093      	str	r3, [r2, #8]
 8006d28:	e032      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	f003 0320 	and.w	r3, r3, #32
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d008      	beq.n	8006d46 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d40:	461a      	mov	r2, r3
 8006d42:	2320      	movs	r3, #32
 8006d44:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f005 fc79 	bl	800c644 <HAL_PCD_DataOutStageCallback>
 8006d52:	e01d      	b.n	8006d90 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d114      	bne.n	8006d84 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006d5a:	6879      	ldr	r1, [r7, #4]
 8006d5c:	683a      	ldr	r2, [r7, #0]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	4413      	add	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	440b      	add	r3, r1
 8006d68:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d108      	bne.n	8006d84 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6818      	ldr	r0, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	2100      	movs	r1, #0
 8006d80:	f003 f9f8 	bl	800a174 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f005 fc5a 	bl	800c644 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3720      	adds	r7, #32
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	4f54300a 	.word	0x4f54300a
 8006da0:	4f54310a 	.word	0x4f54310a

08006da4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	333c      	adds	r3, #60	@ 0x3c
 8006dbc:	3304      	adds	r3, #4
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	015a      	lsls	r2, r3, #5
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	4413      	add	r3, r2
 8006dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4a15      	ldr	r2, [pc, #84]	@ (8006e2c <PCD_EP_OutSetupPacket_int+0x88>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d90e      	bls.n	8006df8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d009      	beq.n	8006df8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df0:	461a      	mov	r2, r3
 8006df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006df6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f005 fc11 	bl	800c620 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	4a0a      	ldr	r2, [pc, #40]	@ (8006e2c <PCD_EP_OutSetupPacket_int+0x88>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d90c      	bls.n	8006e20 <PCD_EP_OutSetupPacket_int+0x7c>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	799b      	ldrb	r3, [r3, #6]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d108      	bne.n	8006e20 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6818      	ldr	r0, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006e18:	461a      	mov	r2, r3
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	f003 f9aa 	bl	800a174 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3718      	adds	r7, #24
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	4f54300a 	.word	0x4f54300a

08006e30 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	460b      	mov	r3, r1
 8006e3a:	70fb      	strb	r3, [r7, #3]
 8006e3c:	4613      	mov	r3, r2
 8006e3e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e46:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006e48:	78fb      	ldrb	r3, [r7, #3]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d107      	bne.n	8006e5e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006e4e:	883b      	ldrh	r3, [r7, #0]
 8006e50:	0419      	lsls	r1, r3, #16
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e5c:	e028      	b.n	8006eb0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e64:	0c1b      	lsrs	r3, r3, #16
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	4413      	add	r3, r2
 8006e6a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	73fb      	strb	r3, [r7, #15]
 8006e70:	e00d      	b.n	8006e8e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
 8006e78:	3340      	adds	r3, #64	@ 0x40
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	4413      	add	r3, r2
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	0c1b      	lsrs	r3, r3, #16
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	4413      	add	r3, r2
 8006e86:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	73fb      	strb	r3, [r7, #15]
 8006e8e:	7bfa      	ldrb	r2, [r7, #15]
 8006e90:	78fb      	ldrb	r3, [r7, #3]
 8006e92:	3b01      	subs	r3, #1
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d3ec      	bcc.n	8006e72 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006e98:	883b      	ldrh	r3, [r7, #0]
 8006e9a:	0418      	lsls	r0, r3, #16
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6819      	ldr	r1, [r3, #0]
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	4302      	orrs	r2, r0
 8006ea8:	3340      	adds	r3, #64	@ 0x40
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	440b      	add	r3, r1
 8006eae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3714      	adds	r7, #20
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr

08006ebe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b083      	sub	sp, #12
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	887a      	ldrh	r2, [r7, #2]
 8006ed0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	460b      	mov	r3, r1
 8006eea:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e267      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d075      	beq.n	8007002 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006f16:	4b88      	ldr	r3, [pc, #544]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	f003 030c 	and.w	r3, r3, #12
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d00c      	beq.n	8006f3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f22:	4b85      	ldr	r3, [pc, #532]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006f2a:	2b08      	cmp	r3, #8
 8006f2c:	d112      	bne.n	8006f54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f2e:	4b82      	ldr	r3, [pc, #520]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f3a:	d10b      	bne.n	8006f54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f3c:	4b7e      	ldr	r3, [pc, #504]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d05b      	beq.n	8007000 <HAL_RCC_OscConfig+0x108>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d157      	bne.n	8007000 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e242      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f5c:	d106      	bne.n	8006f6c <HAL_RCC_OscConfig+0x74>
 8006f5e:	4b76      	ldr	r3, [pc, #472]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a75      	ldr	r2, [pc, #468]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f68:	6013      	str	r3, [r2, #0]
 8006f6a:	e01d      	b.n	8006fa8 <HAL_RCC_OscConfig+0xb0>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f74:	d10c      	bne.n	8006f90 <HAL_RCC_OscConfig+0x98>
 8006f76:	4b70      	ldr	r3, [pc, #448]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a6f      	ldr	r2, [pc, #444]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	4b6d      	ldr	r3, [pc, #436]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a6c      	ldr	r2, [pc, #432]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f8c:	6013      	str	r3, [r2, #0]
 8006f8e:	e00b      	b.n	8006fa8 <HAL_RCC_OscConfig+0xb0>
 8006f90:	4b69      	ldr	r3, [pc, #420]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a68      	ldr	r2, [pc, #416]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f9a:	6013      	str	r3, [r2, #0]
 8006f9c:	4b66      	ldr	r3, [pc, #408]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a65      	ldr	r2, [pc, #404]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006fa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d013      	beq.n	8006fd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fb0:	f7fd f8ce 	bl	8004150 <HAL_GetTick>
 8006fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fb6:	e008      	b.n	8006fca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fb8:	f7fd f8ca 	bl	8004150 <HAL_GetTick>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	2b64      	cmp	r3, #100	@ 0x64
 8006fc4:	d901      	bls.n	8006fca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e207      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fca:	4b5b      	ldr	r3, [pc, #364]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0f0      	beq.n	8006fb8 <HAL_RCC_OscConfig+0xc0>
 8006fd6:	e014      	b.n	8007002 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fd8:	f7fd f8ba 	bl	8004150 <HAL_GetTick>
 8006fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fde:	e008      	b.n	8006ff2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fe0:	f7fd f8b6 	bl	8004150 <HAL_GetTick>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2b64      	cmp	r3, #100	@ 0x64
 8006fec:	d901      	bls.n	8006ff2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e1f3      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ff2:	4b51      	ldr	r3, [pc, #324]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1f0      	bne.n	8006fe0 <HAL_RCC_OscConfig+0xe8>
 8006ffe:	e000      	b.n	8007002 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0302 	and.w	r3, r3, #2
 800700a:	2b00      	cmp	r3, #0
 800700c:	d063      	beq.n	80070d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800700e:	4b4a      	ldr	r3, [pc, #296]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f003 030c 	and.w	r3, r3, #12
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00b      	beq.n	8007032 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800701a:	4b47      	ldr	r3, [pc, #284]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007022:	2b08      	cmp	r3, #8
 8007024:	d11c      	bne.n	8007060 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007026:	4b44      	ldr	r3, [pc, #272]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d116      	bne.n	8007060 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007032:	4b41      	ldr	r3, [pc, #260]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d005      	beq.n	800704a <HAL_RCC_OscConfig+0x152>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d001      	beq.n	800704a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e1c7      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800704a:	4b3b      	ldr	r3, [pc, #236]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	00db      	lsls	r3, r3, #3
 8007058:	4937      	ldr	r1, [pc, #220]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 800705a:	4313      	orrs	r3, r2
 800705c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800705e:	e03a      	b.n	80070d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d020      	beq.n	80070aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007068:	4b34      	ldr	r3, [pc, #208]	@ (800713c <HAL_RCC_OscConfig+0x244>)
 800706a:	2201      	movs	r2, #1
 800706c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800706e:	f7fd f86f 	bl	8004150 <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007074:	e008      	b.n	8007088 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007076:	f7fd f86b 	bl	8004150 <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b02      	cmp	r3, #2
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e1a8      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007088:	4b2b      	ldr	r3, [pc, #172]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0f0      	beq.n	8007076 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007094:	4b28      	ldr	r3, [pc, #160]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	00db      	lsls	r3, r3, #3
 80070a2:	4925      	ldr	r1, [pc, #148]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	600b      	str	r3, [r1, #0]
 80070a8:	e015      	b.n	80070d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070aa:	4b24      	ldr	r3, [pc, #144]	@ (800713c <HAL_RCC_OscConfig+0x244>)
 80070ac:	2200      	movs	r2, #0
 80070ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070b0:	f7fd f84e 	bl	8004150 <HAL_GetTick>
 80070b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070b6:	e008      	b.n	80070ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070b8:	f7fd f84a 	bl	8004150 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	2b02      	cmp	r3, #2
 80070c4:	d901      	bls.n	80070ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	e187      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1f0      	bne.n	80070b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0308 	and.w	r3, r3, #8
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d036      	beq.n	8007150 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d016      	beq.n	8007118 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070ea:	4b15      	ldr	r3, [pc, #84]	@ (8007140 <HAL_RCC_OscConfig+0x248>)
 80070ec:	2201      	movs	r2, #1
 80070ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f0:	f7fd f82e 	bl	8004150 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070f8:	f7fd f82a 	bl	8004150 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e167      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800710a:	4b0b      	ldr	r3, [pc, #44]	@ (8007138 <HAL_RCC_OscConfig+0x240>)
 800710c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0f0      	beq.n	80070f8 <HAL_RCC_OscConfig+0x200>
 8007116:	e01b      	b.n	8007150 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007118:	4b09      	ldr	r3, [pc, #36]	@ (8007140 <HAL_RCC_OscConfig+0x248>)
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800711e:	f7fd f817 	bl	8004150 <HAL_GetTick>
 8007122:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007124:	e00e      	b.n	8007144 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007126:	f7fd f813 	bl	8004150 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b02      	cmp	r3, #2
 8007132:	d907      	bls.n	8007144 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e150      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
 8007138:	40023800 	.word	0x40023800
 800713c:	42470000 	.word	0x42470000
 8007140:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007144:	4b88      	ldr	r3, [pc, #544]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007148:	f003 0302 	and.w	r3, r3, #2
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1ea      	bne.n	8007126 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 8097 	beq.w	800728c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800715e:	2300      	movs	r3, #0
 8007160:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007162:	4b81      	ldr	r3, [pc, #516]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d10f      	bne.n	800718e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800716e:	2300      	movs	r3, #0
 8007170:	60bb      	str	r3, [r7, #8]
 8007172:	4b7d      	ldr	r3, [pc, #500]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	4a7c      	ldr	r2, [pc, #496]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800717c:	6413      	str	r3, [r2, #64]	@ 0x40
 800717e:	4b7a      	ldr	r3, [pc, #488]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007186:	60bb      	str	r3, [r7, #8]
 8007188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800718a:	2301      	movs	r3, #1
 800718c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800718e:	4b77      	ldr	r3, [pc, #476]	@ (800736c <HAL_RCC_OscConfig+0x474>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007196:	2b00      	cmp	r3, #0
 8007198:	d118      	bne.n	80071cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800719a:	4b74      	ldr	r3, [pc, #464]	@ (800736c <HAL_RCC_OscConfig+0x474>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a73      	ldr	r2, [pc, #460]	@ (800736c <HAL_RCC_OscConfig+0x474>)
 80071a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071a6:	f7fc ffd3 	bl	8004150 <HAL_GetTick>
 80071aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ac:	e008      	b.n	80071c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ae:	f7fc ffcf 	bl	8004150 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d901      	bls.n	80071c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e10c      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071c0:	4b6a      	ldr	r3, [pc, #424]	@ (800736c <HAL_RCC_OscConfig+0x474>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d0f0      	beq.n	80071ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d106      	bne.n	80071e2 <HAL_RCC_OscConfig+0x2ea>
 80071d4:	4b64      	ldr	r3, [pc, #400]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d8:	4a63      	ldr	r2, [pc, #396]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	6713      	str	r3, [r2, #112]	@ 0x70
 80071e0:	e01c      	b.n	800721c <HAL_RCC_OscConfig+0x324>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	2b05      	cmp	r3, #5
 80071e8:	d10c      	bne.n	8007204 <HAL_RCC_OscConfig+0x30c>
 80071ea:	4b5f      	ldr	r3, [pc, #380]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ee:	4a5e      	ldr	r2, [pc, #376]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071f0:	f043 0304 	orr.w	r3, r3, #4
 80071f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80071f6:	4b5c      	ldr	r3, [pc, #368]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071fa:	4a5b      	ldr	r2, [pc, #364]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80071fc:	f043 0301 	orr.w	r3, r3, #1
 8007200:	6713      	str	r3, [r2, #112]	@ 0x70
 8007202:	e00b      	b.n	800721c <HAL_RCC_OscConfig+0x324>
 8007204:	4b58      	ldr	r3, [pc, #352]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007208:	4a57      	ldr	r2, [pc, #348]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 800720a:	f023 0301 	bic.w	r3, r3, #1
 800720e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007210:	4b55      	ldr	r3, [pc, #340]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007214:	4a54      	ldr	r2, [pc, #336]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007216:	f023 0304 	bic.w	r3, r3, #4
 800721a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d015      	beq.n	8007250 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007224:	f7fc ff94 	bl	8004150 <HAL_GetTick>
 8007228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800722a:	e00a      	b.n	8007242 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800722c:	f7fc ff90 	bl	8004150 <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800723a:	4293      	cmp	r3, r2
 800723c:	d901      	bls.n	8007242 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e0cb      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007242:	4b49      	ldr	r3, [pc, #292]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b00      	cmp	r3, #0
 800724c:	d0ee      	beq.n	800722c <HAL_RCC_OscConfig+0x334>
 800724e:	e014      	b.n	800727a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007250:	f7fc ff7e 	bl	8004150 <HAL_GetTick>
 8007254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007256:	e00a      	b.n	800726e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007258:	f7fc ff7a 	bl	8004150 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007266:	4293      	cmp	r3, r2
 8007268:	d901      	bls.n	800726e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e0b5      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800726e:	4b3e      	ldr	r3, [pc, #248]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1ee      	bne.n	8007258 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800727a:	7dfb      	ldrb	r3, [r7, #23]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d105      	bne.n	800728c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007280:	4b39      	ldr	r3, [pc, #228]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	4a38      	ldr	r2, [pc, #224]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007286:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800728a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 80a1 	beq.w	80073d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007296:	4b34      	ldr	r3, [pc, #208]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f003 030c 	and.w	r3, r3, #12
 800729e:	2b08      	cmp	r3, #8
 80072a0:	d05c      	beq.n	800735c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d141      	bne.n	800732e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072aa:	4b31      	ldr	r3, [pc, #196]	@ (8007370 <HAL_RCC_OscConfig+0x478>)
 80072ac:	2200      	movs	r2, #0
 80072ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072b0:	f7fc ff4e 	bl	8004150 <HAL_GetTick>
 80072b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072b6:	e008      	b.n	80072ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072b8:	f7fc ff4a 	bl	8004150 <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e087      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072ca:	4b27      	ldr	r3, [pc, #156]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1f0      	bne.n	80072b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	69da      	ldr	r2, [r3, #28]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a1b      	ldr	r3, [r3, #32]
 80072de:	431a      	orrs	r2, r3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e4:	019b      	lsls	r3, r3, #6
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ec:	085b      	lsrs	r3, r3, #1
 80072ee:	3b01      	subs	r3, #1
 80072f0:	041b      	lsls	r3, r3, #16
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f8:	061b      	lsls	r3, r3, #24
 80072fa:	491b      	ldr	r1, [pc, #108]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007300:	4b1b      	ldr	r3, [pc, #108]	@ (8007370 <HAL_RCC_OscConfig+0x478>)
 8007302:	2201      	movs	r2, #1
 8007304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007306:	f7fc ff23 	bl	8004150 <HAL_GetTick>
 800730a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800730c:	e008      	b.n	8007320 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800730e:	f7fc ff1f 	bl	8004150 <HAL_GetTick>
 8007312:	4602      	mov	r2, r0
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	2b02      	cmp	r3, #2
 800731a:	d901      	bls.n	8007320 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800731c:	2303      	movs	r3, #3
 800731e:	e05c      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007320:	4b11      	ldr	r3, [pc, #68]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d0f0      	beq.n	800730e <HAL_RCC_OscConfig+0x416>
 800732c:	e054      	b.n	80073d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800732e:	4b10      	ldr	r3, [pc, #64]	@ (8007370 <HAL_RCC_OscConfig+0x478>)
 8007330:	2200      	movs	r2, #0
 8007332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007334:	f7fc ff0c 	bl	8004150 <HAL_GetTick>
 8007338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800733a:	e008      	b.n	800734e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800733c:	f7fc ff08 	bl	8004150 <HAL_GetTick>
 8007340:	4602      	mov	r2, r0
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b02      	cmp	r3, #2
 8007348:	d901      	bls.n	800734e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e045      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800734e:	4b06      	ldr	r3, [pc, #24]	@ (8007368 <HAL_RCC_OscConfig+0x470>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1f0      	bne.n	800733c <HAL_RCC_OscConfig+0x444>
 800735a:	e03d      	b.n	80073d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d107      	bne.n	8007374 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e038      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
 8007368:	40023800 	.word	0x40023800
 800736c:	40007000 	.word	0x40007000
 8007370:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007374:	4b1b      	ldr	r3, [pc, #108]	@ (80073e4 <HAL_RCC_OscConfig+0x4ec>)
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	2b01      	cmp	r3, #1
 8007380:	d028      	beq.n	80073d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800738c:	429a      	cmp	r2, r3
 800738e:	d121      	bne.n	80073d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800739a:	429a      	cmp	r2, r3
 800739c:	d11a      	bne.n	80073d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80073a4:	4013      	ands	r3, r2
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80073aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d111      	bne.n	80073d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ba:	085b      	lsrs	r3, r3, #1
 80073bc:	3b01      	subs	r3, #1
 80073be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d107      	bne.n	80073d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d001      	beq.n	80073d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e000      	b.n	80073da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3718      	adds	r7, #24
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	40023800 	.word	0x40023800

080073e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d101      	bne.n	80073fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e0cc      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80073fc:	4b68      	ldr	r3, [pc, #416]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0307 	and.w	r3, r3, #7
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	429a      	cmp	r2, r3
 8007408:	d90c      	bls.n	8007424 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800740a:	4b65      	ldr	r3, [pc, #404]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	b2d2      	uxtb	r2, r2
 8007410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007412:	4b63      	ldr	r3, [pc, #396]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0307 	and.w	r3, r3, #7
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	429a      	cmp	r2, r3
 800741e:	d001      	beq.n	8007424 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e0b8      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d020      	beq.n	8007472 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0304 	and.w	r3, r3, #4
 8007438:	2b00      	cmp	r3, #0
 800743a:	d005      	beq.n	8007448 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800743c:	4b59      	ldr	r3, [pc, #356]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	4a58      	ldr	r2, [pc, #352]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 8007442:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007446:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b00      	cmp	r3, #0
 8007452:	d005      	beq.n	8007460 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007454:	4b53      	ldr	r3, [pc, #332]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	4a52      	ldr	r2, [pc, #328]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800745a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800745e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007460:	4b50      	ldr	r3, [pc, #320]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	494d      	ldr	r1, [pc, #308]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800746e:	4313      	orrs	r3, r2
 8007470:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b00      	cmp	r3, #0
 800747c:	d044      	beq.n	8007508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	2b01      	cmp	r3, #1
 8007484:	d107      	bne.n	8007496 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007486:	4b47      	ldr	r3, [pc, #284]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800748e:	2b00      	cmp	r3, #0
 8007490:	d119      	bne.n	80074c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e07f      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	2b02      	cmp	r3, #2
 800749c:	d003      	beq.n	80074a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074a2:	2b03      	cmp	r3, #3
 80074a4:	d107      	bne.n	80074b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074a6:	4b3f      	ldr	r3, [pc, #252]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d109      	bne.n	80074c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e06f      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074b6:	4b3b      	ldr	r3, [pc, #236]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e067      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074c6:	4b37      	ldr	r3, [pc, #220]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f023 0203 	bic.w	r2, r3, #3
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	4934      	ldr	r1, [pc, #208]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80074d8:	f7fc fe3a 	bl	8004150 <HAL_GetTick>
 80074dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074de:	e00a      	b.n	80074f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074e0:	f7fc fe36 	bl	8004150 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e04f      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074f6:	4b2b      	ldr	r3, [pc, #172]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f003 020c 	and.w	r2, r3, #12
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	429a      	cmp	r2, r3
 8007506:	d1eb      	bne.n	80074e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007508:	4b25      	ldr	r3, [pc, #148]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0307 	and.w	r3, r3, #7
 8007510:	683a      	ldr	r2, [r7, #0]
 8007512:	429a      	cmp	r2, r3
 8007514:	d20c      	bcs.n	8007530 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007516:	4b22      	ldr	r3, [pc, #136]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 8007518:	683a      	ldr	r2, [r7, #0]
 800751a:	b2d2      	uxtb	r2, r2
 800751c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800751e:	4b20      	ldr	r3, [pc, #128]	@ (80075a0 <HAL_RCC_ClockConfig+0x1b8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	683a      	ldr	r2, [r7, #0]
 8007528:	429a      	cmp	r2, r3
 800752a:	d001      	beq.n	8007530 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e032      	b.n	8007596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0304 	and.w	r3, r3, #4
 8007538:	2b00      	cmp	r3, #0
 800753a:	d008      	beq.n	800754e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800753c:	4b19      	ldr	r3, [pc, #100]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	4916      	ldr	r1, [pc, #88]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800754a:	4313      	orrs	r3, r2
 800754c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 0308 	and.w	r3, r3, #8
 8007556:	2b00      	cmp	r3, #0
 8007558:	d009      	beq.n	800756e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800755a:	4b12      	ldr	r3, [pc, #72]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	00db      	lsls	r3, r3, #3
 8007568:	490e      	ldr	r1, [pc, #56]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 800756a:	4313      	orrs	r3, r2
 800756c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800756e:	f000 f821 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 8007572:	4602      	mov	r2, r0
 8007574:	4b0b      	ldr	r3, [pc, #44]	@ (80075a4 <HAL_RCC_ClockConfig+0x1bc>)
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	091b      	lsrs	r3, r3, #4
 800757a:	f003 030f 	and.w	r3, r3, #15
 800757e:	490a      	ldr	r1, [pc, #40]	@ (80075a8 <HAL_RCC_ClockConfig+0x1c0>)
 8007580:	5ccb      	ldrb	r3, [r1, r3]
 8007582:	fa22 f303 	lsr.w	r3, r2, r3
 8007586:	4a09      	ldr	r2, [pc, #36]	@ (80075ac <HAL_RCC_ClockConfig+0x1c4>)
 8007588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800758a:	4b09      	ldr	r3, [pc, #36]	@ (80075b0 <HAL_RCC_ClockConfig+0x1c8>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4618      	mov	r0, r3
 8007590:	f7fc fd9a 	bl	80040c8 <HAL_InitTick>

  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	40023c00 	.word	0x40023c00
 80075a4:	40023800 	.word	0x40023800
 80075a8:	0800fa50 	.word	0x0800fa50
 80075ac:	20000020 	.word	0x20000020
 80075b0:	20000024 	.word	0x20000024

080075b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075b8:	b094      	sub	sp, #80	@ 0x50
 80075ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80075bc:	2300      	movs	r3, #0
 80075be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80075c0:	2300      	movs	r3, #0
 80075c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80075c4:	2300      	movs	r3, #0
 80075c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80075c8:	2300      	movs	r3, #0
 80075ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80075cc:	4b79      	ldr	r3, [pc, #484]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f003 030c 	and.w	r3, r3, #12
 80075d4:	2b08      	cmp	r3, #8
 80075d6:	d00d      	beq.n	80075f4 <HAL_RCC_GetSysClockFreq+0x40>
 80075d8:	2b08      	cmp	r3, #8
 80075da:	f200 80e1 	bhi.w	80077a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d002      	beq.n	80075e8 <HAL_RCC_GetSysClockFreq+0x34>
 80075e2:	2b04      	cmp	r3, #4
 80075e4:	d003      	beq.n	80075ee <HAL_RCC_GetSysClockFreq+0x3a>
 80075e6:	e0db      	b.n	80077a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80075e8:	4b73      	ldr	r3, [pc, #460]	@ (80077b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80075ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80075ec:	e0db      	b.n	80077a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80075ee:	4b73      	ldr	r3, [pc, #460]	@ (80077bc <HAL_RCC_GetSysClockFreq+0x208>)
 80075f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80075f2:	e0d8      	b.n	80077a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80075f4:	4b6f      	ldr	r3, [pc, #444]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80075fe:	4b6d      	ldr	r3, [pc, #436]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d063      	beq.n	80076d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800760a:	4b6a      	ldr	r3, [pc, #424]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	099b      	lsrs	r3, r3, #6
 8007610:	2200      	movs	r2, #0
 8007612:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007614:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800761c:	633b      	str	r3, [r7, #48]	@ 0x30
 800761e:	2300      	movs	r3, #0
 8007620:	637b      	str	r3, [r7, #52]	@ 0x34
 8007622:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007626:	4622      	mov	r2, r4
 8007628:	462b      	mov	r3, r5
 800762a:	f04f 0000 	mov.w	r0, #0
 800762e:	f04f 0100 	mov.w	r1, #0
 8007632:	0159      	lsls	r1, r3, #5
 8007634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007638:	0150      	lsls	r0, r2, #5
 800763a:	4602      	mov	r2, r0
 800763c:	460b      	mov	r3, r1
 800763e:	4621      	mov	r1, r4
 8007640:	1a51      	subs	r1, r2, r1
 8007642:	6139      	str	r1, [r7, #16]
 8007644:	4629      	mov	r1, r5
 8007646:	eb63 0301 	sbc.w	r3, r3, r1
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	f04f 0200 	mov.w	r2, #0
 8007650:	f04f 0300 	mov.w	r3, #0
 8007654:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007658:	4659      	mov	r1, fp
 800765a:	018b      	lsls	r3, r1, #6
 800765c:	4651      	mov	r1, sl
 800765e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007662:	4651      	mov	r1, sl
 8007664:	018a      	lsls	r2, r1, #6
 8007666:	4651      	mov	r1, sl
 8007668:	ebb2 0801 	subs.w	r8, r2, r1
 800766c:	4659      	mov	r1, fp
 800766e:	eb63 0901 	sbc.w	r9, r3, r1
 8007672:	f04f 0200 	mov.w	r2, #0
 8007676:	f04f 0300 	mov.w	r3, #0
 800767a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800767e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007682:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007686:	4690      	mov	r8, r2
 8007688:	4699      	mov	r9, r3
 800768a:	4623      	mov	r3, r4
 800768c:	eb18 0303 	adds.w	r3, r8, r3
 8007690:	60bb      	str	r3, [r7, #8]
 8007692:	462b      	mov	r3, r5
 8007694:	eb49 0303 	adc.w	r3, r9, r3
 8007698:	60fb      	str	r3, [r7, #12]
 800769a:	f04f 0200 	mov.w	r2, #0
 800769e:	f04f 0300 	mov.w	r3, #0
 80076a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80076a6:	4629      	mov	r1, r5
 80076a8:	024b      	lsls	r3, r1, #9
 80076aa:	4621      	mov	r1, r4
 80076ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80076b0:	4621      	mov	r1, r4
 80076b2:	024a      	lsls	r2, r1, #9
 80076b4:	4610      	mov	r0, r2
 80076b6:	4619      	mov	r1, r3
 80076b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ba:	2200      	movs	r2, #0
 80076bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076c4:	f7f9 fac0 	bl	8000c48 <__aeabi_uldivmod>
 80076c8:	4602      	mov	r2, r0
 80076ca:	460b      	mov	r3, r1
 80076cc:	4613      	mov	r3, r2
 80076ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076d0:	e058      	b.n	8007784 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076d2:	4b38      	ldr	r3, [pc, #224]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	099b      	lsrs	r3, r3, #6
 80076d8:	2200      	movs	r2, #0
 80076da:	4618      	mov	r0, r3
 80076dc:	4611      	mov	r1, r2
 80076de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80076e2:	623b      	str	r3, [r7, #32]
 80076e4:	2300      	movs	r3, #0
 80076e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80076ec:	4642      	mov	r2, r8
 80076ee:	464b      	mov	r3, r9
 80076f0:	f04f 0000 	mov.w	r0, #0
 80076f4:	f04f 0100 	mov.w	r1, #0
 80076f8:	0159      	lsls	r1, r3, #5
 80076fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076fe:	0150      	lsls	r0, r2, #5
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4641      	mov	r1, r8
 8007706:	ebb2 0a01 	subs.w	sl, r2, r1
 800770a:	4649      	mov	r1, r9
 800770c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007710:	f04f 0200 	mov.w	r2, #0
 8007714:	f04f 0300 	mov.w	r3, #0
 8007718:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800771c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007720:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007724:	ebb2 040a 	subs.w	r4, r2, sl
 8007728:	eb63 050b 	sbc.w	r5, r3, fp
 800772c:	f04f 0200 	mov.w	r2, #0
 8007730:	f04f 0300 	mov.w	r3, #0
 8007734:	00eb      	lsls	r3, r5, #3
 8007736:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800773a:	00e2      	lsls	r2, r4, #3
 800773c:	4614      	mov	r4, r2
 800773e:	461d      	mov	r5, r3
 8007740:	4643      	mov	r3, r8
 8007742:	18e3      	adds	r3, r4, r3
 8007744:	603b      	str	r3, [r7, #0]
 8007746:	464b      	mov	r3, r9
 8007748:	eb45 0303 	adc.w	r3, r5, r3
 800774c:	607b      	str	r3, [r7, #4]
 800774e:	f04f 0200 	mov.w	r2, #0
 8007752:	f04f 0300 	mov.w	r3, #0
 8007756:	e9d7 4500 	ldrd	r4, r5, [r7]
 800775a:	4629      	mov	r1, r5
 800775c:	028b      	lsls	r3, r1, #10
 800775e:	4621      	mov	r1, r4
 8007760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007764:	4621      	mov	r1, r4
 8007766:	028a      	lsls	r2, r1, #10
 8007768:	4610      	mov	r0, r2
 800776a:	4619      	mov	r1, r3
 800776c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800776e:	2200      	movs	r2, #0
 8007770:	61bb      	str	r3, [r7, #24]
 8007772:	61fa      	str	r2, [r7, #28]
 8007774:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007778:	f7f9 fa66 	bl	8000c48 <__aeabi_uldivmod>
 800777c:	4602      	mov	r2, r0
 800777e:	460b      	mov	r3, r1
 8007780:	4613      	mov	r3, r2
 8007782:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007784:	4b0b      	ldr	r3, [pc, #44]	@ (80077b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	0c1b      	lsrs	r3, r3, #16
 800778a:	f003 0303 	and.w	r3, r3, #3
 800778e:	3301      	adds	r3, #1
 8007790:	005b      	lsls	r3, r3, #1
 8007792:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007794:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007798:	fbb2 f3f3 	udiv	r3, r2, r3
 800779c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800779e:	e002      	b.n	80077a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80077a0:	4b05      	ldr	r3, [pc, #20]	@ (80077b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80077a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80077a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3750      	adds	r7, #80	@ 0x50
 80077ac:	46bd      	mov	sp, r7
 80077ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077b2:	bf00      	nop
 80077b4:	40023800 	.word	0x40023800
 80077b8:	00f42400 	.word	0x00f42400
 80077bc:	007a1200 	.word	0x007a1200

080077c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077c0:	b480      	push	{r7}
 80077c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077c4:	4b03      	ldr	r3, [pc, #12]	@ (80077d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80077c6:	681b      	ldr	r3, [r3, #0]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	20000020 	.word	0x20000020

080077d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e07b      	b.n	80078e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d108      	bne.n	8007804 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077fa:	d009      	beq.n	8007810 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	61da      	str	r2, [r3, #28]
 8007802:	e005      	b.n	8007810 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d106      	bne.n	8007830 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f7fc f9ec 	bl	8003c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2202      	movs	r2, #2
 8007834:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007846:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007858:	431a      	orrs	r2, r3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007862:	431a      	orrs	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	431a      	orrs	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	431a      	orrs	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007880:	431a      	orrs	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	69db      	ldr	r3, [r3, #28]
 8007886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800788a:	431a      	orrs	r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a1b      	ldr	r3, [r3, #32]
 8007890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007894:	ea42 0103 	orr.w	r1, r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	430a      	orrs	r2, r1
 80078a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	0c1b      	lsrs	r3, r3, #16
 80078ae:	f003 0104 	and.w	r1, r3, #4
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b6:	f003 0210 	and.w	r2, r3, #16
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	430a      	orrs	r2, r1
 80078c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	69da      	ldr	r2, [r3, #28]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b088      	sub	sp, #32
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	60f8      	str	r0, [r7, #12]
 80078f2:	60b9      	str	r1, [r7, #8]
 80078f4:	603b      	str	r3, [r7, #0]
 80078f6:	4613      	mov	r3, r2
 80078f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078fa:	f7fc fc29 	bl	8004150 <HAL_GetTick>
 80078fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007900:	88fb      	ldrh	r3, [r7, #6]
 8007902:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800790a:	b2db      	uxtb	r3, r3
 800790c:	2b01      	cmp	r3, #1
 800790e:	d001      	beq.n	8007914 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007910:	2302      	movs	r3, #2
 8007912:	e12a      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d002      	beq.n	8007920 <HAL_SPI_Transmit+0x36>
 800791a:	88fb      	ldrh	r3, [r7, #6]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d101      	bne.n	8007924 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e122      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800792a:	2b01      	cmp	r3, #1
 800792c:	d101      	bne.n	8007932 <HAL_SPI_Transmit+0x48>
 800792e:	2302      	movs	r3, #2
 8007930:	e11b      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2203      	movs	r2, #3
 800793e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	88fa      	ldrh	r2, [r7, #6]
 8007952:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	88fa      	ldrh	r2, [r7, #6]
 8007958:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007980:	d10f      	bne.n	80079a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007990:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ac:	2b40      	cmp	r3, #64	@ 0x40
 80079ae:	d007      	beq.n	80079c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079c8:	d152      	bne.n	8007a70 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d002      	beq.n	80079d8 <HAL_SPI_Transmit+0xee>
 80079d2:	8b7b      	ldrh	r3, [r7, #26]
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	d145      	bne.n	8007a64 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079dc:	881a      	ldrh	r2, [r3, #0]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e8:	1c9a      	adds	r2, r3, #2
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079fc:	e032      	b.n	8007a64 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f003 0302 	and.w	r3, r3, #2
 8007a08:	2b02      	cmp	r3, #2
 8007a0a:	d112      	bne.n	8007a32 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a10:	881a      	ldrh	r2, [r3, #0]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a1c:	1c9a      	adds	r2, r3, #2
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007a30:	e018      	b.n	8007a64 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a32:	f7fc fb8d 	bl	8004150 <HAL_GetTick>
 8007a36:	4602      	mov	r2, r0
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	1ad3      	subs	r3, r2, r3
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d803      	bhi.n	8007a4a <HAL_SPI_Transmit+0x160>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a48:	d102      	bne.n	8007a50 <HAL_SPI_Transmit+0x166>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d109      	bne.n	8007a64 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e082      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1c7      	bne.n	80079fe <HAL_SPI_Transmit+0x114>
 8007a6e:	e053      	b.n	8007b18 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d002      	beq.n	8007a7e <HAL_SPI_Transmit+0x194>
 8007a78:	8b7b      	ldrh	r3, [r7, #26]
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d147      	bne.n	8007b0e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	330c      	adds	r3, #12
 8007a88:	7812      	ldrb	r2, [r2, #0]
 8007a8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a90:	1c5a      	adds	r2, r3, #1
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	b29a      	uxth	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007aa4:	e033      	b.n	8007b0e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f003 0302 	and.w	r3, r3, #2
 8007ab0:	2b02      	cmp	r3, #2
 8007ab2:	d113      	bne.n	8007adc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	330c      	adds	r3, #12
 8007abe:	7812      	ldrb	r2, [r2, #0]
 8007ac0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007ada:	e018      	b.n	8007b0e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007adc:	f7fc fb38 	bl	8004150 <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d803      	bhi.n	8007af4 <HAL_SPI_Transmit+0x20a>
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af2:	d102      	bne.n	8007afa <HAL_SPI_Transmit+0x210>
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e02d      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1c6      	bne.n	8007aa6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b18:	69fa      	ldr	r2, [r7, #28]
 8007b1a:	6839      	ldr	r1, [r7, #0]
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 fcd1 	bl	80084c4 <SPI_EndRxTxTransaction>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d002      	beq.n	8007b2e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10a      	bne.n	8007b4c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b36:	2300      	movs	r3, #0
 8007b38:	617b      	str	r3, [r7, #20]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	617b      	str	r3, [r7, #20]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e000      	b.n	8007b6a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007b68:	2300      	movs	r3, #0
  }
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3720      	adds	r7, #32
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b08a      	sub	sp, #40	@ 0x28
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	60f8      	str	r0, [r7, #12]
 8007b7a:	60b9      	str	r1, [r7, #8]
 8007b7c:	607a      	str	r2, [r7, #4]
 8007b7e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b80:	2301      	movs	r3, #1
 8007b82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b84:	f7fc fae4 	bl	8004150 <HAL_GetTick>
 8007b88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b98:	887b      	ldrh	r3, [r7, #2]
 8007b9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b9c:	7ffb      	ldrb	r3, [r7, #31]
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d00c      	beq.n	8007bbc <HAL_SPI_TransmitReceive+0x4a>
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba8:	d106      	bne.n	8007bb8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d102      	bne.n	8007bb8 <HAL_SPI_TransmitReceive+0x46>
 8007bb2:	7ffb      	ldrb	r3, [r7, #31]
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d001      	beq.n	8007bbc <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007bb8:	2302      	movs	r3, #2
 8007bba:	e17f      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d005      	beq.n	8007bce <HAL_SPI_TransmitReceive+0x5c>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <HAL_SPI_TransmitReceive+0x5c>
 8007bc8:	887b      	ldrh	r3, [r7, #2]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e174      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d101      	bne.n	8007be0 <HAL_SPI_TransmitReceive+0x6e>
 8007bdc:	2302      	movs	r3, #2
 8007bde:	e16d      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b04      	cmp	r3, #4
 8007bf2:	d003      	beq.n	8007bfc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2205      	movs	r2, #5
 8007bf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	887a      	ldrh	r2, [r7, #2]
 8007c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	887a      	ldrh	r2, [r7, #2]
 8007c12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	887a      	ldrh	r2, [r7, #2]
 8007c1e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	887a      	ldrh	r2, [r7, #2]
 8007c24:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c3c:	2b40      	cmp	r3, #64	@ 0x40
 8007c3e:	d007      	beq.n	8007c50 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c58:	d17e      	bne.n	8007d58 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d002      	beq.n	8007c68 <HAL_SPI_TransmitReceive+0xf6>
 8007c62:	8afb      	ldrh	r3, [r7, #22]
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d16c      	bne.n	8007d42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c6c:	881a      	ldrh	r2, [r3, #0]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c78:	1c9a      	adds	r2, r3, #2
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	3b01      	subs	r3, #1
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c8c:	e059      	b.n	8007d42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f003 0302 	and.w	r3, r3, #2
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d11b      	bne.n	8007cd4 <HAL_SPI_TransmitReceive+0x162>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d016      	beq.n	8007cd4 <HAL_SPI_TransmitReceive+0x162>
 8007ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d113      	bne.n	8007cd4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb0:	881a      	ldrh	r2, [r3, #0]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cbc:	1c9a      	adds	r2, r3, #2
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	f003 0301 	and.w	r3, r3, #1
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d119      	bne.n	8007d16 <HAL_SPI_TransmitReceive+0x1a4>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d014      	beq.n	8007d16 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf6:	b292      	uxth	r2, r2
 8007cf8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfe:	1c9a      	adds	r2, r3, #2
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d12:	2301      	movs	r3, #1
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d16:	f7fc fa1b 	bl	8004150 <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	6a3b      	ldr	r3, [r7, #32]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d80d      	bhi.n	8007d42 <HAL_SPI_TransmitReceive+0x1d0>
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2c:	d009      	beq.n	8007d42 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e0bc      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1a0      	bne.n	8007c8e <HAL_SPI_TransmitReceive+0x11c>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d19b      	bne.n	8007c8e <HAL_SPI_TransmitReceive+0x11c>
 8007d56:	e082      	b.n	8007e5e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <HAL_SPI_TransmitReceive+0x1f4>
 8007d60:	8afb      	ldrh	r3, [r7, #22]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d171      	bne.n	8007e4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	330c      	adds	r3, #12
 8007d70:	7812      	ldrb	r2, [r2, #0]
 8007d72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d78:	1c5a      	adds	r2, r3, #1
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	3b01      	subs	r3, #1
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d8c:	e05d      	b.n	8007e4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f003 0302 	and.w	r3, r3, #2
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d11c      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x264>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d017      	beq.n	8007dd6 <HAL_SPI_TransmitReceive+0x264>
 8007da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d114      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	330c      	adds	r3, #12
 8007db6:	7812      	ldrb	r2, [r2, #0]
 8007db8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 0301 	and.w	r3, r3, #1
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d119      	bne.n	8007e18 <HAL_SPI_TransmitReceive+0x2a6>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d014      	beq.n	8007e18 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df8:	b2d2      	uxtb	r2, r2
 8007dfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e00:	1c5a      	adds	r2, r3, #1
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	b29a      	uxth	r2, r3
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e14:	2301      	movs	r3, #1
 8007e16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007e18:	f7fc f99a 	bl	8004150 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d803      	bhi.n	8007e30 <HAL_SPI_TransmitReceive+0x2be>
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2e:	d102      	bne.n	8007e36 <HAL_SPI_TransmitReceive+0x2c4>
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d109      	bne.n	8007e4a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e038      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d19c      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x21c>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d197      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e5e:	6a3a      	ldr	r2, [r7, #32]
 8007e60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f000 fb2e 	bl	80084c4 <SPI_EndRxTxTransaction>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d008      	beq.n	8007e80 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2220      	movs	r2, #32
 8007e72:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e01d      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10a      	bne.n	8007e9e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e88:	2300      	movs	r3, #0
 8007e8a:	613b      	str	r3, [r7, #16]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	613b      	str	r3, [r7, #16]
 8007e9c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d001      	beq.n	8007eba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e000      	b.n	8007ebc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007eba:	2300      	movs	r3, #0
  }
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3728      	adds	r7, #40	@ 0x28
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b087      	sub	sp, #28
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	60f8      	str	r0, [r7, #12]
 8007ecc:	60b9      	str	r1, [r7, #8]
 8007ece:	607a      	str	r2, [r7, #4]
 8007ed0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ed8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ee0:	7dfb      	ldrb	r3, [r7, #23]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d00c      	beq.n	8007f00 <HAL_SPI_TransmitReceive_IT+0x3c>
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eec:	d106      	bne.n	8007efc <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d102      	bne.n	8007efc <HAL_SPI_TransmitReceive_IT+0x38>
 8007ef6:	7dfb      	ldrb	r3, [r7, #23]
 8007ef8:	2b04      	cmp	r3, #4
 8007efa:	d001      	beq.n	8007f00 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_BUSY;
 8007efc:	2302      	movs	r3, #2
 8007efe:	e061      	b.n	8007fc4 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d005      	beq.n	8007f12 <HAL_SPI_TransmitReceive_IT+0x4e>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d002      	beq.n	8007f12 <HAL_SPI_TransmitReceive_IT+0x4e>
 8007f0c:	887b      	ldrh	r3, [r7, #2]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e056      	b.n	8007fc4 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d101      	bne.n	8007f24 <HAL_SPI_TransmitReceive_IT+0x60>
 8007f20:	2302      	movs	r3, #2
 8007f22:	e04f      	b.n	8007fc4 <HAL_SPI_TransmitReceive_IT+0x100>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	2b04      	cmp	r3, #4
 8007f36:	d003      	beq.n	8007f40 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2205      	movs	r2, #5
 8007f3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	887a      	ldrh	r2, [r7, #2]
 8007f50:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	887a      	ldrh	r2, [r7, #2]
 8007f56:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	887a      	ldrh	r2, [r7, #2]
 8007f62:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	887a      	ldrh	r2, [r7, #2]
 8007f68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d006      	beq.n	8007f80 <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4a16      	ldr	r2, [pc, #88]	@ (8007fd0 <HAL_SPI_TransmitReceive_IT+0x10c>)
 8007f76:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	4a16      	ldr	r2, [pc, #88]	@ (8007fd4 <HAL_SPI_TransmitReceive_IT+0x110>)
 8007f7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8007f7e:	e005      	b.n	8007f8c <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	4a15      	ldr	r2, [pc, #84]	@ (8007fd8 <HAL_SPI_TransmitReceive_IT+0x114>)
 8007f84:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	4a14      	ldr	r2, [pc, #80]	@ (8007fdc <HAL_SPI_TransmitReceive_IT+0x118>)
 8007f8a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f96:	2b40      	cmp	r3, #64	@ 0x40
 8007f98:	d007      	beq.n	8007faa <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fa8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	685a      	ldr	r2, [r3, #4]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8007fc0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	371c      	adds	r7, #28
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr
 8007fd0:	080082f5 	.word	0x080082f5
 8007fd4:	08008355 	.word	0x08008355
 8007fd8:	08008231 	.word	0x08008231
 8007fdc:	08008295 	.word	0x08008295

08007fe0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b088      	sub	sp, #32
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	099b      	lsrs	r3, r3, #6
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10f      	bne.n	8008024 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00a      	beq.n	8008024 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	099b      	lsrs	r3, r3, #6
 8008012:	f003 0301 	and.w	r3, r3, #1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d004      	beq.n	8008024 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4798      	blx	r3
    return;
 8008022:	e0d7      	b.n	80081d4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	085b      	lsrs	r3, r3, #1
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00a      	beq.n	8008046 <HAL_SPI_IRQHandler+0x66>
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	09db      	lsrs	r3, r3, #7
 8008034:	f003 0301 	and.w	r3, r3, #1
 8008038:	2b00      	cmp	r3, #0
 800803a:	d004      	beq.n	8008046 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	4798      	blx	r3
    return;
 8008044:	e0c6      	b.n	80081d4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	095b      	lsrs	r3, r3, #5
 800804a:	f003 0301 	and.w	r3, r3, #1
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10c      	bne.n	800806c <HAL_SPI_IRQHandler+0x8c>
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	099b      	lsrs	r3, r3, #6
 8008056:	f003 0301 	and.w	r3, r3, #1
 800805a:	2b00      	cmp	r3, #0
 800805c:	d106      	bne.n	800806c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	0a1b      	lsrs	r3, r3, #8
 8008062:	f003 0301 	and.w	r3, r3, #1
 8008066:	2b00      	cmp	r3, #0
 8008068:	f000 80b4 	beq.w	80081d4 <HAL_SPI_IRQHandler+0x1f4>
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	f003 0301 	and.w	r3, r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	f000 80ad 	beq.w	80081d4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	099b      	lsrs	r3, r3, #6
 800807e:	f003 0301 	and.w	r3, r3, #1
 8008082:	2b00      	cmp	r3, #0
 8008084:	d023      	beq.n	80080ce <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b03      	cmp	r3, #3
 8008090:	d011      	beq.n	80080b6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008096:	f043 0204 	orr.w	r2, r3, #4
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800809e:	2300      	movs	r3, #0
 80080a0:	617b      	str	r3, [r7, #20]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	617b      	str	r3, [r7, #20]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	617b      	str	r3, [r7, #20]
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	e00b      	b.n	80080ce <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080b6:	2300      	movs	r3, #0
 80080b8:	613b      	str	r3, [r7, #16]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	613b      	str	r3, [r7, #16]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	613b      	str	r3, [r7, #16]
 80080ca:	693b      	ldr	r3, [r7, #16]
        return;
 80080cc:	e082      	b.n	80081d4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	095b      	lsrs	r3, r3, #5
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d014      	beq.n	8008104 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080de:	f043 0201 	orr.w	r2, r3, #1
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80080e6:	2300      	movs	r3, #0
 80080e8:	60fb      	str	r3, [r7, #12]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	60fb      	str	r3, [r7, #12]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	0a1b      	lsrs	r3, r3, #8
 8008108:	f003 0301 	and.w	r3, r3, #1
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00c      	beq.n	800812a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008114:	f043 0208 	orr.w	r2, r3, #8
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800811c:	2300      	movs	r3, #0
 800811e:	60bb      	str	r3, [r7, #8]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	60bb      	str	r3, [r7, #8]
 8008128:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800812e:	2b00      	cmp	r3, #0
 8008130:	d04f      	beq.n	80081d2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685a      	ldr	r2, [r3, #4]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008140:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800814a:	69fb      	ldr	r3, [r7, #28]
 800814c:	f003 0302 	and.w	r3, r3, #2
 8008150:	2b00      	cmp	r3, #0
 8008152:	d104      	bne.n	800815e <HAL_SPI_IRQHandler+0x17e>
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	2b00      	cmp	r3, #0
 800815c:	d034      	beq.n	80081c8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	685a      	ldr	r2, [r3, #4]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f022 0203 	bic.w	r2, r2, #3
 800816c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d011      	beq.n	800819a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800817a:	4a18      	ldr	r2, [pc, #96]	@ (80081dc <HAL_SPI_IRQHandler+0x1fc>)
 800817c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008182:	4618      	mov	r0, r3
 8008184:	f7fd fa75 	bl	8005672 <HAL_DMA_Abort_IT>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d005      	beq.n	800819a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008192:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d016      	beq.n	80081d0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081a6:	4a0d      	ldr	r2, [pc, #52]	@ (80081dc <HAL_SPI_IRQHandler+0x1fc>)
 80081a8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7fd fa5f 	bl	8005672 <HAL_DMA_Abort_IT>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80081c6:	e003      	b.n	80081d0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 f813 	bl	80081f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80081ce:	e000      	b.n	80081d2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80081d0:	bf00      	nop
    return;
 80081d2:	bf00      	nop
  }
}
 80081d4:	3720      	adds	r7, #32
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	08008209 	.word	0x08008209

080081e0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80081e8:	bf00      	nop
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80081fc:	bf00      	nop
 80081fe:	370c      	adds	r7, #12
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008214:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f7ff ffe6 	bl	80081f4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008228:	bf00      	nop
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f103 020c 	add.w	r2, r3, #12
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008244:	7812      	ldrb	r2, [r2, #0]
 8008246:	b2d2      	uxtb	r2, r2
 8008248:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800824e:	1c5a      	adds	r2, r3, #1
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29a      	uxth	r2, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008266:	b29b      	uxth	r3, r3
 8008268:	2b00      	cmp	r3, #0
 800826a:	d10f      	bne.n	800828c <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800827a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008280:	b29b      	uxth	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d102      	bne.n	800828c <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f970 	bl	800856c <SPI_CloseRxTx_ISR>
    }
  }
}
 800828c:	bf00      	nop
 800828e:	3708      	adds	r7, #8
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	330c      	adds	r3, #12
 80082a6:	7812      	ldrb	r2, [r2, #0]
 80082a8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ae:	1c5a      	adds	r2, r3, #1
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	3b01      	subs	r3, #1
 80082bc:	b29a      	uxth	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10f      	bne.n	80082ec <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685a      	ldr	r2, [r3, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082da:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d102      	bne.n	80082ec <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f940 	bl	800856c <SPI_CloseRxTx_ISR>
    }
  }
}
 80082ec:	bf00      	nop
 80082ee:	3708      	adds	r7, #8
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68da      	ldr	r2, [r3, #12]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008306:	b292      	uxth	r2, r2
 8008308:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800830e:	1c9a      	adds	r2, r3, #2
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008318:	b29b      	uxth	r3, r3
 800831a:	3b01      	subs	r3, #1
 800831c:	b29a      	uxth	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008326:	b29b      	uxth	r3, r3
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10f      	bne.n	800834c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800833a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008340:	b29b      	uxth	r3, r3
 8008342:	2b00      	cmp	r3, #0
 8008344:	d102      	bne.n	800834c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 f910 	bl	800856c <SPI_CloseRxTx_ISR>
    }
  }
}
 800834c:	bf00      	nop
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008360:	881a      	ldrh	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800836c:	1c9a      	adds	r2, r3, #2
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b29a      	uxth	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008384:	b29b      	uxth	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d10f      	bne.n	80083aa <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	685a      	ldr	r2, [r3, #4]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008398:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800839e:	b29b      	uxth	r3, r3
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d102      	bne.n	80083aa <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 f8e1 	bl	800856c <SPI_CloseRxTx_ISR>
    }
  }
}
 80083aa:	bf00      	nop
 80083ac:	3708      	adds	r7, #8
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
	...

080083b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b088      	sub	sp, #32
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	603b      	str	r3, [r7, #0]
 80083c0:	4613      	mov	r3, r2
 80083c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80083c4:	f7fb fec4 	bl	8004150 <HAL_GetTick>
 80083c8:	4602      	mov	r2, r0
 80083ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083cc:	1a9b      	subs	r3, r3, r2
 80083ce:	683a      	ldr	r2, [r7, #0]
 80083d0:	4413      	add	r3, r2
 80083d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80083d4:	f7fb febc 	bl	8004150 <HAL_GetTick>
 80083d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80083da:	4b39      	ldr	r3, [pc, #228]	@ (80084c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	015b      	lsls	r3, r3, #5
 80083e0:	0d1b      	lsrs	r3, r3, #20
 80083e2:	69fa      	ldr	r2, [r7, #28]
 80083e4:	fb02 f303 	mul.w	r3, r2, r3
 80083e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80083ea:	e054      	b.n	8008496 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f2:	d050      	beq.n	8008496 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083f4:	f7fb feac 	bl	8004150 <HAL_GetTick>
 80083f8:	4602      	mov	r2, r0
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	429a      	cmp	r2, r3
 8008402:	d902      	bls.n	800840a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d13d      	bne.n	8008486 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	685a      	ldr	r2, [r3, #4]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008418:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008422:	d111      	bne.n	8008448 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800842c:	d004      	beq.n	8008438 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008436:	d107      	bne.n	8008448 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008446:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008450:	d10f      	bne.n	8008472 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008460:	601a      	str	r2, [r3, #0]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008470:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e017      	b.n	80084b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d101      	bne.n	8008490 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800848c:	2300      	movs	r3, #0
 800848e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	3b01      	subs	r3, #1
 8008494:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689a      	ldr	r2, [r3, #8]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4013      	ands	r3, r2
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	bf0c      	ite	eq
 80084a6:	2301      	moveq	r3, #1
 80084a8:	2300      	movne	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	79fb      	ldrb	r3, [r7, #7]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d19b      	bne.n	80083ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3720      	adds	r7, #32
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	20000020 	.word	0x20000020

080084c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b088      	sub	sp, #32
 80084c8:	af02      	add	r7, sp, #8
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2201      	movs	r2, #1
 80084d8:	2102      	movs	r1, #2
 80084da:	68f8      	ldr	r0, [r7, #12]
 80084dc:	f7ff ff6a 	bl	80083b4 <SPI_WaitFlagStateUntilTimeout>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d007      	beq.n	80084f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ea:	f043 0220 	orr.w	r2, r3, #32
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e032      	b.n	800855c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80084f6:	4b1b      	ldr	r3, [pc, #108]	@ (8008564 <SPI_EndRxTxTransaction+0xa0>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008568 <SPI_EndRxTxTransaction+0xa4>)
 80084fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008500:	0d5b      	lsrs	r3, r3, #21
 8008502:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008506:	fb02 f303 	mul.w	r3, r2, r3
 800850a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008514:	d112      	bne.n	800853c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	2200      	movs	r2, #0
 800851e:	2180      	movs	r1, #128	@ 0x80
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f7ff ff47 	bl	80083b4 <SPI_WaitFlagStateUntilTimeout>
 8008526:	4603      	mov	r3, r0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d016      	beq.n	800855a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008530:	f043 0220 	orr.w	r2, r3, #32
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008538:	2303      	movs	r3, #3
 800853a:	e00f      	b.n	800855c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d00a      	beq.n	8008558 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	3b01      	subs	r3, #1
 8008546:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008552:	2b80      	cmp	r3, #128	@ 0x80
 8008554:	d0f2      	beq.n	800853c <SPI_EndRxTxTransaction+0x78>
 8008556:	e000      	b.n	800855a <SPI_EndRxTxTransaction+0x96>
        break;
 8008558:	bf00      	nop
  }

  return HAL_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3718      	adds	r7, #24
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	20000020 	.word	0x20000020
 8008568:	165e9f81 	.word	0x165e9f81

0800856c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008574:	4b35      	ldr	r3, [pc, #212]	@ (800864c <SPI_CloseRxTx_ISR+0xe0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a35      	ldr	r2, [pc, #212]	@ (8008650 <SPI_CloseRxTx_ISR+0xe4>)
 800857a:	fba2 2303 	umull	r2, r3, r2, r3
 800857e:	0a5b      	lsrs	r3, r3, #9
 8008580:	2264      	movs	r2, #100	@ 0x64
 8008582:	fb02 f303 	mul.w	r3, r2, r3
 8008586:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008588:	f7fb fde2 	bl	8004150 <HAL_GetTick>
 800858c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	685a      	ldr	r2, [r3, #4]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f022 0220 	bic.w	r2, r2, #32
 800859c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d106      	bne.n	80085b2 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085a8:	f043 0220 	orr.w	r2, r3, #32
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80085b0:	e009      	b.n	80085c6 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	3b01      	subs	r3, #1
 80085b6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f003 0302 	and.w	r3, r3, #2
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d0eb      	beq.n	800859e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	2164      	movs	r1, #100	@ 0x64
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f7ff ff7a 	bl	80084c4 <SPI_EndRxTxTransaction>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d005      	beq.n	80085e2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085da:	f043 0220 	orr.w	r2, r3, #32
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10a      	bne.n	8008600 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085ea:	2300      	movs	r3, #0
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	60fb      	str	r3, [r7, #12]
 80085fe:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008604:	2b00      	cmp	r3, #0
 8008606:	d115      	bne.n	8008634 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b04      	cmp	r3, #4
 8008612:	d107      	bne.n	8008624 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f7ff fddf 	bl	80081e0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008622:	e00e      	b.n	8008642 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f7fa fe3e 	bl	80032ae <HAL_SPI_TxRxCpltCallback>
}
 8008632:	e006      	b.n	8008642 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7ff fdd9 	bl	80081f4 <HAL_SPI_ErrorCallback>
}
 8008642:	bf00      	nop
 8008644:	3718      	adds	r7, #24
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	20000020 	.word	0x20000020
 8008650:	057619f1 	.word	0x057619f1

08008654 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b082      	sub	sp, #8
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e041      	b.n	80086ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800866c:	b2db      	uxtb	r3, r3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d106      	bne.n	8008680 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7fb fb14 	bl	8003ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	3304      	adds	r3, #4
 8008690:	4619      	mov	r1, r3
 8008692:	4610      	mov	r0, r2
 8008694:	f000 f8f4 	bl	8008880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008706:	2b01      	cmp	r3, #1
 8008708:	d101      	bne.n	800870e <HAL_TIM_ConfigClockSource+0x1c>
 800870a:	2302      	movs	r3, #2
 800870c:	e0b4      	b.n	8008878 <HAL_TIM_ConfigClockSource+0x186>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2202      	movs	r2, #2
 800871a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800872c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008734:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008746:	d03e      	beq.n	80087c6 <HAL_TIM_ConfigClockSource+0xd4>
 8008748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800874c:	f200 8087 	bhi.w	800885e <HAL_TIM_ConfigClockSource+0x16c>
 8008750:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008754:	f000 8086 	beq.w	8008864 <HAL_TIM_ConfigClockSource+0x172>
 8008758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800875c:	d87f      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 800875e:	2b70      	cmp	r3, #112	@ 0x70
 8008760:	d01a      	beq.n	8008798 <HAL_TIM_ConfigClockSource+0xa6>
 8008762:	2b70      	cmp	r3, #112	@ 0x70
 8008764:	d87b      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 8008766:	2b60      	cmp	r3, #96	@ 0x60
 8008768:	d050      	beq.n	800880c <HAL_TIM_ConfigClockSource+0x11a>
 800876a:	2b60      	cmp	r3, #96	@ 0x60
 800876c:	d877      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 800876e:	2b50      	cmp	r3, #80	@ 0x50
 8008770:	d03c      	beq.n	80087ec <HAL_TIM_ConfigClockSource+0xfa>
 8008772:	2b50      	cmp	r3, #80	@ 0x50
 8008774:	d873      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 8008776:	2b40      	cmp	r3, #64	@ 0x40
 8008778:	d058      	beq.n	800882c <HAL_TIM_ConfigClockSource+0x13a>
 800877a:	2b40      	cmp	r3, #64	@ 0x40
 800877c:	d86f      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 800877e:	2b30      	cmp	r3, #48	@ 0x30
 8008780:	d064      	beq.n	800884c <HAL_TIM_ConfigClockSource+0x15a>
 8008782:	2b30      	cmp	r3, #48	@ 0x30
 8008784:	d86b      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 8008786:	2b20      	cmp	r3, #32
 8008788:	d060      	beq.n	800884c <HAL_TIM_ConfigClockSource+0x15a>
 800878a:	2b20      	cmp	r3, #32
 800878c:	d867      	bhi.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
 800878e:	2b00      	cmp	r3, #0
 8008790:	d05c      	beq.n	800884c <HAL_TIM_ConfigClockSource+0x15a>
 8008792:	2b10      	cmp	r3, #16
 8008794:	d05a      	beq.n	800884c <HAL_TIM_ConfigClockSource+0x15a>
 8008796:	e062      	b.n	800885e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087a8:	f000 f990 	bl	8008acc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80087ba:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	609a      	str	r2, [r3, #8]
      break;
 80087c4:	e04f      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087d6:	f000 f979 	bl	8008acc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	689a      	ldr	r2, [r3, #8]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087e8:	609a      	str	r2, [r3, #8]
      break;
 80087ea:	e03c      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087f8:	461a      	mov	r2, r3
 80087fa:	f000 f8ed 	bl	80089d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2150      	movs	r1, #80	@ 0x50
 8008804:	4618      	mov	r0, r3
 8008806:	f000 f946 	bl	8008a96 <TIM_ITRx_SetConfig>
      break;
 800880a:	e02c      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008818:	461a      	mov	r2, r3
 800881a:	f000 f90c 	bl	8008a36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2160      	movs	r1, #96	@ 0x60
 8008824:	4618      	mov	r0, r3
 8008826:	f000 f936 	bl	8008a96 <TIM_ITRx_SetConfig>
      break;
 800882a:	e01c      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008838:	461a      	mov	r2, r3
 800883a:	f000 f8cd 	bl	80089d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2140      	movs	r1, #64	@ 0x40
 8008844:	4618      	mov	r0, r3
 8008846:	f000 f926 	bl	8008a96 <TIM_ITRx_SetConfig>
      break;
 800884a:	e00c      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4619      	mov	r1, r3
 8008856:	4610      	mov	r0, r2
 8008858:	f000 f91d 	bl	8008a96 <TIM_ITRx_SetConfig>
      break;
 800885c:	e003      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	73fb      	strb	r3, [r7, #15]
      break;
 8008862:	e000      	b.n	8008866 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008864:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008876:	7bfb      	ldrb	r3, [r7, #15]
}
 8008878:	4618      	mov	r0, r3
 800887a:	3710      	adds	r7, #16
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a46      	ldr	r2, [pc, #280]	@ (80089ac <TIM_Base_SetConfig+0x12c>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d013      	beq.n	80088c0 <TIM_Base_SetConfig+0x40>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800889e:	d00f      	beq.n	80088c0 <TIM_Base_SetConfig+0x40>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a43      	ldr	r2, [pc, #268]	@ (80089b0 <TIM_Base_SetConfig+0x130>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d00b      	beq.n	80088c0 <TIM_Base_SetConfig+0x40>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a42      	ldr	r2, [pc, #264]	@ (80089b4 <TIM_Base_SetConfig+0x134>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d007      	beq.n	80088c0 <TIM_Base_SetConfig+0x40>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a41      	ldr	r2, [pc, #260]	@ (80089b8 <TIM_Base_SetConfig+0x138>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d003      	beq.n	80088c0 <TIM_Base_SetConfig+0x40>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a40      	ldr	r2, [pc, #256]	@ (80089bc <TIM_Base_SetConfig+0x13c>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d108      	bne.n	80088d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a35      	ldr	r2, [pc, #212]	@ (80089ac <TIM_Base_SetConfig+0x12c>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d02b      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e0:	d027      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a32      	ldr	r2, [pc, #200]	@ (80089b0 <TIM_Base_SetConfig+0x130>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d023      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a31      	ldr	r2, [pc, #196]	@ (80089b4 <TIM_Base_SetConfig+0x134>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d01f      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a30      	ldr	r2, [pc, #192]	@ (80089b8 <TIM_Base_SetConfig+0x138>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d01b      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a2f      	ldr	r2, [pc, #188]	@ (80089bc <TIM_Base_SetConfig+0x13c>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d017      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a2e      	ldr	r2, [pc, #184]	@ (80089c0 <TIM_Base_SetConfig+0x140>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d013      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a2d      	ldr	r2, [pc, #180]	@ (80089c4 <TIM_Base_SetConfig+0x144>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d00f      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a2c      	ldr	r2, [pc, #176]	@ (80089c8 <TIM_Base_SetConfig+0x148>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d00b      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a2b      	ldr	r2, [pc, #172]	@ (80089cc <TIM_Base_SetConfig+0x14c>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d007      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a2a      	ldr	r2, [pc, #168]	@ (80089d0 <TIM_Base_SetConfig+0x150>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d003      	beq.n	8008932 <TIM_Base_SetConfig+0xb2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a29      	ldr	r2, [pc, #164]	@ (80089d4 <TIM_Base_SetConfig+0x154>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d108      	bne.n	8008944 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	68fa      	ldr	r2, [r7, #12]
 8008940:	4313      	orrs	r3, r2
 8008942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	4313      	orrs	r3, r2
 8008950:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68fa      	ldr	r2, [r7, #12]
 8008956:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	689a      	ldr	r2, [r3, #8]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a10      	ldr	r2, [pc, #64]	@ (80089ac <TIM_Base_SetConfig+0x12c>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d003      	beq.n	8008978 <TIM_Base_SetConfig+0xf8>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a12      	ldr	r2, [pc, #72]	@ (80089bc <TIM_Base_SetConfig+0x13c>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d103      	bne.n	8008980 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	691a      	ldr	r2, [r3, #16]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	f003 0301 	and.w	r3, r3, #1
 800898e:	2b01      	cmp	r3, #1
 8008990:	d105      	bne.n	800899e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	f023 0201 	bic.w	r2, r3, #1
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	611a      	str	r2, [r3, #16]
  }
}
 800899e:	bf00      	nop
 80089a0:	3714      	adds	r7, #20
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr
 80089aa:	bf00      	nop
 80089ac:	40010000 	.word	0x40010000
 80089b0:	40000400 	.word	0x40000400
 80089b4:	40000800 	.word	0x40000800
 80089b8:	40000c00 	.word	0x40000c00
 80089bc:	40010400 	.word	0x40010400
 80089c0:	40014000 	.word	0x40014000
 80089c4:	40014400 	.word	0x40014400
 80089c8:	40014800 	.word	0x40014800
 80089cc:	40001800 	.word	0x40001800
 80089d0:	40001c00 	.word	0x40001c00
 80089d4:	40002000 	.word	0x40002000

080089d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089d8:	b480      	push	{r7}
 80089da:	b087      	sub	sp, #28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6a1b      	ldr	r3, [r3, #32]
 80089e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	f023 0201 	bic.w	r2, r3, #1
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	699b      	ldr	r3, [r3, #24]
 80089fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	011b      	lsls	r3, r3, #4
 8008a08:	693a      	ldr	r2, [r7, #16]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	f023 030a 	bic.w	r3, r3, #10
 8008a14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a16:	697a      	ldr	r2, [r7, #20]
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	693a      	ldr	r2, [r7, #16]
 8008a22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	621a      	str	r2, [r3, #32]
}
 8008a2a:	bf00      	nop
 8008a2c:	371c      	adds	r7, #28
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a34:	4770      	bx	lr

08008a36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a36:	b480      	push	{r7}
 8008a38:	b087      	sub	sp, #28
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	60f8      	str	r0, [r7, #12]
 8008a3e:	60b9      	str	r1, [r7, #8]
 8008a40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6a1b      	ldr	r3, [r3, #32]
 8008a46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6a1b      	ldr	r3, [r3, #32]
 8008a4c:	f023 0210 	bic.w	r2, r3, #16
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008a60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	031b      	lsls	r3, r3, #12
 8008a66:	693a      	ldr	r2, [r7, #16]
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008a72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	011b      	lsls	r3, r3, #4
 8008a78:	697a      	ldr	r2, [r7, #20]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	693a      	ldr	r2, [r7, #16]
 8008a82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	697a      	ldr	r2, [r7, #20]
 8008a88:	621a      	str	r2, [r3, #32]
}
 8008a8a:	bf00      	nop
 8008a8c:	371c      	adds	r7, #28
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr

08008a96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a96:	b480      	push	{r7}
 8008a98:	b085      	sub	sp, #20
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	f043 0307 	orr.w	r3, r3, #7
 8008ab8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	609a      	str	r2, [r3, #8]
}
 8008ac0:	bf00      	nop
 8008ac2:	3714      	adds	r7, #20
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b087      	sub	sp, #28
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	607a      	str	r2, [r7, #4]
 8008ad8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ae6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	021a      	lsls	r2, r3, #8
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	431a      	orrs	r2, r3
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	609a      	str	r2, [r3, #8]
}
 8008b00:	bf00      	nop
 8008b02:	371c      	adds	r7, #28
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d101      	bne.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b20:	2302      	movs	r3, #2
 8008b22:	e05a      	b.n	8008bda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a21      	ldr	r2, [pc, #132]	@ (8008be8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d022      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b70:	d01d      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a1d      	ldr	r2, [pc, #116]	@ (8008bec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d018      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a1b      	ldr	r2, [pc, #108]	@ (8008bf0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d013      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8008bf4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d00e      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a18      	ldr	r2, [pc, #96]	@ (8008bf8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d009      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a17      	ldr	r2, [pc, #92]	@ (8008bfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d004      	beq.n	8008bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a15      	ldr	r2, [pc, #84]	@ (8008c00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d10c      	bne.n	8008bc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68ba      	ldr	r2, [r7, #8]
 8008bc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	40010000 	.word	0x40010000
 8008bec:	40000400 	.word	0x40000400
 8008bf0:	40000800 	.word	0x40000800
 8008bf4:	40000c00 	.word	0x40000c00
 8008bf8:	40010400 	.word	0x40010400
 8008bfc:	40014000 	.word	0x40014000
 8008c00:	40001800 	.word	0x40001800

08008c04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c04:	b084      	sub	sp, #16
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	f107 001c 	add.w	r0, r7, #28
 8008c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d123      	bne.n	8008c66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008c46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008c4a:	2b01      	cmp	r3, #1
 8008c4c:	d105      	bne.n	8008c5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f001 fae8 	bl	800a230 <USB_CoreReset>
 8008c60:	4603      	mov	r3, r0
 8008c62:	73fb      	strb	r3, [r7, #15]
 8008c64:	e01b      	b.n	8008c9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f001 fadc 	bl	800a230 <USB_CoreReset>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008c7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d106      	bne.n	8008c92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008c90:	e005      	b.n	8008c9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008c9e:	7fbb      	ldrb	r3, [r7, #30]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d10b      	bne.n	8008cbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	f043 0206 	orr.w	r2, r3, #6
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	f043 0220 	orr.w	r2, r3, #32
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008cc8:	b004      	add	sp, #16
 8008cca:	4770      	bx	lr

08008ccc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008cda:	79fb      	ldrb	r3, [r7, #7]
 8008cdc:	2b02      	cmp	r3, #2
 8008cde:	d165      	bne.n	8008dac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	4a41      	ldr	r2, [pc, #260]	@ (8008de8 <USB_SetTurnaroundTime+0x11c>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d906      	bls.n	8008cf6 <USB_SetTurnaroundTime+0x2a>
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	4a40      	ldr	r2, [pc, #256]	@ (8008dec <USB_SetTurnaroundTime+0x120>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d202      	bcs.n	8008cf6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008cf0:	230f      	movs	r3, #15
 8008cf2:	617b      	str	r3, [r7, #20]
 8008cf4:	e062      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	4a3c      	ldr	r2, [pc, #240]	@ (8008dec <USB_SetTurnaroundTime+0x120>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d306      	bcc.n	8008d0c <USB_SetTurnaroundTime+0x40>
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	4a3b      	ldr	r2, [pc, #236]	@ (8008df0 <USB_SetTurnaroundTime+0x124>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d202      	bcs.n	8008d0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008d06:	230e      	movs	r3, #14
 8008d08:	617b      	str	r3, [r7, #20]
 8008d0a:	e057      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4a38      	ldr	r2, [pc, #224]	@ (8008df0 <USB_SetTurnaroundTime+0x124>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d306      	bcc.n	8008d22 <USB_SetTurnaroundTime+0x56>
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	4a37      	ldr	r2, [pc, #220]	@ (8008df4 <USB_SetTurnaroundTime+0x128>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d202      	bcs.n	8008d22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008d1c:	230d      	movs	r3, #13
 8008d1e:	617b      	str	r3, [r7, #20]
 8008d20:	e04c      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	4a33      	ldr	r2, [pc, #204]	@ (8008df4 <USB_SetTurnaroundTime+0x128>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d306      	bcc.n	8008d38 <USB_SetTurnaroundTime+0x6c>
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	4a32      	ldr	r2, [pc, #200]	@ (8008df8 <USB_SetTurnaroundTime+0x12c>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d802      	bhi.n	8008d38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008d32:	230c      	movs	r3, #12
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	e041      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8008df8 <USB_SetTurnaroundTime+0x12c>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d906      	bls.n	8008d4e <USB_SetTurnaroundTime+0x82>
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	4a2e      	ldr	r2, [pc, #184]	@ (8008dfc <USB_SetTurnaroundTime+0x130>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d802      	bhi.n	8008d4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008d48:	230b      	movs	r3, #11
 8008d4a:	617b      	str	r3, [r7, #20]
 8008d4c:	e036      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	4a2a      	ldr	r2, [pc, #168]	@ (8008dfc <USB_SetTurnaroundTime+0x130>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d906      	bls.n	8008d64 <USB_SetTurnaroundTime+0x98>
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	4a29      	ldr	r2, [pc, #164]	@ (8008e00 <USB_SetTurnaroundTime+0x134>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d802      	bhi.n	8008d64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008d5e:	230a      	movs	r3, #10
 8008d60:	617b      	str	r3, [r7, #20]
 8008d62:	e02b      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	4a26      	ldr	r2, [pc, #152]	@ (8008e00 <USB_SetTurnaroundTime+0x134>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d906      	bls.n	8008d7a <USB_SetTurnaroundTime+0xae>
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	4a25      	ldr	r2, [pc, #148]	@ (8008e04 <USB_SetTurnaroundTime+0x138>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d202      	bcs.n	8008d7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008d74:	2309      	movs	r3, #9
 8008d76:	617b      	str	r3, [r7, #20]
 8008d78:	e020      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	4a21      	ldr	r2, [pc, #132]	@ (8008e04 <USB_SetTurnaroundTime+0x138>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d306      	bcc.n	8008d90 <USB_SetTurnaroundTime+0xc4>
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	4a20      	ldr	r2, [pc, #128]	@ (8008e08 <USB_SetTurnaroundTime+0x13c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d802      	bhi.n	8008d90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008d8a:	2308      	movs	r3, #8
 8008d8c:	617b      	str	r3, [r7, #20]
 8008d8e:	e015      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	4a1d      	ldr	r2, [pc, #116]	@ (8008e08 <USB_SetTurnaroundTime+0x13c>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d906      	bls.n	8008da6 <USB_SetTurnaroundTime+0xda>
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008e0c <USB_SetTurnaroundTime+0x140>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d202      	bcs.n	8008da6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008da0:	2307      	movs	r3, #7
 8008da2:	617b      	str	r3, [r7, #20]
 8008da4:	e00a      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008da6:	2306      	movs	r3, #6
 8008da8:	617b      	str	r3, [r7, #20]
 8008daa:	e007      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008dac:	79fb      	ldrb	r3, [r7, #7]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d102      	bne.n	8008db8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008db2:	2309      	movs	r3, #9
 8008db4:	617b      	str	r3, [r7, #20]
 8008db6:	e001      	b.n	8008dbc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008db8:	2309      	movs	r3, #9
 8008dba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	68db      	ldr	r3, [r3, #12]
 8008dc0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	68da      	ldr	r2, [r3, #12]
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	029b      	lsls	r3, r3, #10
 8008dd0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008dd4:	431a      	orrs	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	371c      	adds	r7, #28
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr
 8008de8:	00d8acbf 	.word	0x00d8acbf
 8008dec:	00e4e1c0 	.word	0x00e4e1c0
 8008df0:	00f42400 	.word	0x00f42400
 8008df4:	01067380 	.word	0x01067380
 8008df8:	011a499f 	.word	0x011a499f
 8008dfc:	01312cff 	.word	0x01312cff
 8008e00:	014ca43f 	.word	0x014ca43f
 8008e04:	016e3600 	.word	0x016e3600
 8008e08:	01a6ab1f 	.word	0x01a6ab1f
 8008e0c:	01e84800 	.word	0x01e84800

08008e10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	f043 0201 	orr.w	r2, r3, #1
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f023 0201 	bic.w	r2, r3, #1
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	370c      	adds	r7, #12
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008e60:	2300      	movs	r3, #0
 8008e62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e70:	78fb      	ldrb	r3, [r7, #3]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d115      	bne.n	8008ea2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008e82:	200a      	movs	r0, #10
 8008e84:	f7fb f970 	bl	8004168 <HAL_Delay>
      ms += 10U;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	330a      	adds	r3, #10
 8008e8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f001 f93f 	bl	800a112 <USB_GetMode>
 8008e94:	4603      	mov	r3, r0
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d01e      	beq.n	8008ed8 <USB_SetCurrentMode+0x84>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8008e9e:	d9f0      	bls.n	8008e82 <USB_SetCurrentMode+0x2e>
 8008ea0:	e01a      	b.n	8008ed8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008ea2:	78fb      	ldrb	r3, [r7, #3]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d115      	bne.n	8008ed4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008eb4:	200a      	movs	r0, #10
 8008eb6:	f7fb f957 	bl	8004168 <HAL_Delay>
      ms += 10U;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	330a      	adds	r3, #10
 8008ebe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f001 f926 	bl	800a112 <USB_GetMode>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d005      	beq.n	8008ed8 <USB_SetCurrentMode+0x84>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2bc7      	cmp	r3, #199	@ 0xc7
 8008ed0:	d9f0      	bls.n	8008eb4 <USB_SetCurrentMode+0x60>
 8008ed2:	e001      	b.n	8008ed8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e005      	b.n	8008ee4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2bc8      	cmp	r3, #200	@ 0xc8
 8008edc:	d101      	bne.n	8008ee2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e000      	b.n	8008ee4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008eec:	b084      	sub	sp, #16
 8008eee:	b580      	push	{r7, lr}
 8008ef0:	b086      	sub	sp, #24
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
 8008ef6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008efa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008f06:	2300      	movs	r3, #0
 8008f08:	613b      	str	r3, [r7, #16]
 8008f0a:	e009      	b.n	8008f20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	3340      	adds	r3, #64	@ 0x40
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	4413      	add	r3, r2
 8008f16:	2200      	movs	r2, #0
 8008f18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	613b      	str	r3, [r7, #16]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	2b0e      	cmp	r3, #14
 8008f24:	d9f2      	bls.n	8008f0c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008f26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d11c      	bne.n	8008f68 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f3c:	f043 0302 	orr.w	r3, r3, #2
 8008f40:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f52:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	639a      	str	r2, [r3, #56]	@ 0x38
 8008f66:	e00b      	b.n	8008f80 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f78:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008f86:	461a      	mov	r2, r3
 8008f88:	2300      	movs	r3, #0
 8008f8a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f8c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d10d      	bne.n	8008fb0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d104      	bne.n	8008fa6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008f9c:	2100      	movs	r1, #0
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f000 f968 	bl	8009274 <USB_SetDevSpeed>
 8008fa4:	e008      	b.n	8008fb8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008fa6:	2101      	movs	r1, #1
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f963 	bl	8009274 <USB_SetDevSpeed>
 8008fae:	e003      	b.n	8008fb8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008fb0:	2103      	movs	r1, #3
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f95e 	bl	8009274 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008fb8:	2110      	movs	r1, #16
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f8fa 	bl	80091b4 <USB_FlushTxFifo>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d001      	beq.n	8008fca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 f924 	bl	8009218 <USB_FlushRxFifo>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d001      	beq.n	8008fda <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fec:	461a      	mov	r2, r3
 8008fee:	2300      	movs	r3, #0
 8008ff0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ffe:	2300      	movs	r3, #0
 8009000:	613b      	str	r3, [r7, #16]
 8009002:	e043      	b.n	800908c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	015a      	lsls	r2, r3, #5
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	4413      	add	r3, r2
 800900c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800901a:	d118      	bne.n	800904e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10a      	bne.n	8009038 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	015a      	lsls	r2, r3, #5
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	4413      	add	r3, r2
 800902a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800902e:	461a      	mov	r2, r3
 8009030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	e013      	b.n	8009060 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	015a      	lsls	r2, r3, #5
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	4413      	add	r3, r2
 8009040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009044:	461a      	mov	r2, r3
 8009046:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800904a:	6013      	str	r3, [r2, #0]
 800904c:	e008      	b.n	8009060 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	015a      	lsls	r2, r3, #5
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	4413      	add	r3, r2
 8009056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800905a:	461a      	mov	r2, r3
 800905c:	2300      	movs	r3, #0
 800905e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	015a      	lsls	r2, r3, #5
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	4413      	add	r3, r2
 8009068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800906c:	461a      	mov	r2, r3
 800906e:	2300      	movs	r3, #0
 8009070:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	015a      	lsls	r2, r3, #5
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	4413      	add	r3, r2
 800907a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907e:	461a      	mov	r2, r3
 8009080:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009084:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009086:	693b      	ldr	r3, [r7, #16]
 8009088:	3301      	adds	r3, #1
 800908a:	613b      	str	r3, [r7, #16]
 800908c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009090:	461a      	mov	r2, r3
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	4293      	cmp	r3, r2
 8009096:	d3b5      	bcc.n	8009004 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009098:	2300      	movs	r3, #0
 800909a:	613b      	str	r3, [r7, #16]
 800909c:	e043      	b.n	8009126 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	015a      	lsls	r2, r3, #5
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	4413      	add	r3, r2
 80090a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090b4:	d118      	bne.n	80090e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10a      	bne.n	80090d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090c8:	461a      	mov	r2, r3
 80090ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80090ce:	6013      	str	r3, [r2, #0]
 80090d0:	e013      	b.n	80090fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	015a      	lsls	r2, r3, #5
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	4413      	add	r3, r2
 80090da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090de:	461a      	mov	r2, r3
 80090e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80090e4:	6013      	str	r3, [r2, #0]
 80090e6:	e008      	b.n	80090fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	015a      	lsls	r2, r3, #5
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4413      	add	r3, r2
 80090f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f4:	461a      	mov	r2, r3
 80090f6:	2300      	movs	r3, #0
 80090f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	015a      	lsls	r2, r3, #5
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	4413      	add	r3, r2
 8009102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009106:	461a      	mov	r2, r3
 8009108:	2300      	movs	r3, #0
 800910a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	015a      	lsls	r2, r3, #5
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	4413      	add	r3, r2
 8009114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009118:	461a      	mov	r2, r3
 800911a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800911e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	3301      	adds	r3, #1
 8009124:	613b      	str	r3, [r7, #16]
 8009126:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800912a:	461a      	mov	r2, r3
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	4293      	cmp	r3, r2
 8009130:	d3b5      	bcc.n	800909e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	68fa      	ldr	r2, [r7, #12]
 800913c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009144:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009152:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009154:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009158:	2b00      	cmp	r3, #0
 800915a:	d105      	bne.n	8009168 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	699b      	ldr	r3, [r3, #24]
 8009160:	f043 0210 	orr.w	r2, r3, #16
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	699a      	ldr	r2, [r3, #24]
 800916c:	4b10      	ldr	r3, [pc, #64]	@ (80091b0 <USB_DevInit+0x2c4>)
 800916e:	4313      	orrs	r3, r2
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009174:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009178:	2b00      	cmp	r3, #0
 800917a:	d005      	beq.n	8009188 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	f043 0208 	orr.w	r2, r3, #8
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009188:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800918c:	2b01      	cmp	r3, #1
 800918e:	d107      	bne.n	80091a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	699b      	ldr	r3, [r3, #24]
 8009194:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009198:	f043 0304 	orr.w	r3, r3, #4
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80091a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3718      	adds	r7, #24
 80091a6:	46bd      	mov	sp, r7
 80091a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091ac:	b004      	add	sp, #16
 80091ae:	4770      	bx	lr
 80091b0:	803c3800 	.word	0x803c3800

080091b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80091be:	2300      	movs	r3, #0
 80091c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	3301      	adds	r3, #1
 80091c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80091ce:	d901      	bls.n	80091d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80091d0:	2303      	movs	r3, #3
 80091d2:	e01b      	b.n	800920c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	daf2      	bge.n	80091c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80091dc:	2300      	movs	r3, #0
 80091de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	019b      	lsls	r3, r3, #6
 80091e4:	f043 0220 	orr.w	r2, r3, #32
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	3301      	adds	r3, #1
 80091f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80091f8:	d901      	bls.n	80091fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80091fa:	2303      	movs	r3, #3
 80091fc:	e006      	b.n	800920c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	691b      	ldr	r3, [r3, #16]
 8009202:	f003 0320 	and.w	r3, r3, #32
 8009206:	2b20      	cmp	r3, #32
 8009208:	d0f0      	beq.n	80091ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009220:	2300      	movs	r3, #0
 8009222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	3301      	adds	r3, #1
 8009228:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009230:	d901      	bls.n	8009236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e018      	b.n	8009268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	2b00      	cmp	r3, #0
 800923c:	daf2      	bge.n	8009224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800923e:	2300      	movs	r3, #0
 8009240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2210      	movs	r2, #16
 8009246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	3301      	adds	r3, #1
 800924c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009254:	d901      	bls.n	800925a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009256:	2303      	movs	r3, #3
 8009258:	e006      	b.n	8009268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f003 0310 	and.w	r3, r3, #16
 8009262:	2b10      	cmp	r3, #16
 8009264:	d0f0      	beq.n	8009248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3714      	adds	r7, #20
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	460b      	mov	r3, r1
 800927e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	78fb      	ldrb	r3, [r7, #3]
 800928e:	68f9      	ldr	r1, [r7, #12]
 8009290:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009294:	4313      	orrs	r3, r2
 8009296:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3714      	adds	r7, #20
 800929e:	46bd      	mov	sp, r7
 80092a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a4:	4770      	bx	lr

080092a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b087      	sub	sp, #28
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f003 0306 	and.w	r3, r3, #6
 80092be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d102      	bne.n	80092cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80092c6:	2300      	movs	r3, #0
 80092c8:	75fb      	strb	r3, [r7, #23]
 80092ca:	e00a      	b.n	80092e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d002      	beq.n	80092d8 <USB_GetDevSpeed+0x32>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2b06      	cmp	r3, #6
 80092d6:	d102      	bne.n	80092de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80092d8:	2302      	movs	r3, #2
 80092da:	75fb      	strb	r3, [r7, #23]
 80092dc:	e001      	b.n	80092e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80092de:	230f      	movs	r3, #15
 80092e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80092e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	371c      	adds	r7, #28
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	785b      	ldrb	r3, [r3, #1]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d13a      	bne.n	8009382 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009312:	69da      	ldr	r2, [r3, #28]
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	f003 030f 	and.w	r3, r3, #15
 800931c:	2101      	movs	r1, #1
 800931e:	fa01 f303 	lsl.w	r3, r1, r3
 8009322:	b29b      	uxth	r3, r3
 8009324:	68f9      	ldr	r1, [r7, #12]
 8009326:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800932a:	4313      	orrs	r3, r2
 800932c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	015a      	lsls	r2, r3, #5
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	4413      	add	r3, r2
 8009336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009340:	2b00      	cmp	r3, #0
 8009342:	d155      	bne.n	80093f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4413      	add	r3, r2
 800934c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009350:	681a      	ldr	r2, [r3, #0]
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	791b      	ldrb	r3, [r3, #4]
 800935e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009360:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	059b      	lsls	r3, r3, #22
 8009366:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009368:	4313      	orrs	r3, r2
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	0151      	lsls	r1, r2, #5
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	440a      	add	r2, r1
 8009372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800937a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800937e:	6013      	str	r3, [r2, #0]
 8009380:	e036      	b.n	80093f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009388:	69da      	ldr	r2, [r3, #28]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	f003 030f 	and.w	r3, r3, #15
 8009392:	2101      	movs	r1, #1
 8009394:	fa01 f303 	lsl.w	r3, r1, r3
 8009398:	041b      	lsls	r3, r3, #16
 800939a:	68f9      	ldr	r1, [r7, #12]
 800939c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093a0:	4313      	orrs	r3, r2
 80093a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d11a      	bne.n	80093f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	015a      	lsls	r2, r3, #5
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	4413      	add	r3, r2
 80093c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	791b      	ldrb	r3, [r3, #4]
 80093d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093d6:	430b      	orrs	r3, r1
 80093d8:	4313      	orrs	r3, r2
 80093da:	68ba      	ldr	r2, [r7, #8]
 80093dc:	0151      	lsls	r1, r2, #5
 80093de:	68fa      	ldr	r2, [r7, #12]
 80093e0:	440a      	add	r2, r1
 80093e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3714      	adds	r7, #20
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
	...

08009400 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009400:	b480      	push	{r7}
 8009402:	b085      	sub	sp, #20
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	785b      	ldrb	r3, [r3, #1]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d161      	bne.n	80094e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	015a      	lsls	r2, r3, #5
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	4413      	add	r3, r2
 8009424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800942e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009432:	d11f      	bne.n	8009474 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	015a      	lsls	r2, r3, #5
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	4413      	add	r3, r2
 800943c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68ba      	ldr	r2, [r7, #8]
 8009444:	0151      	lsls	r1, r2, #5
 8009446:	68fa      	ldr	r2, [r7, #12]
 8009448:	440a      	add	r2, r1
 800944a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800944e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009452:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	015a      	lsls	r2, r3, #5
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	4413      	add	r3, r2
 800945c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68ba      	ldr	r2, [r7, #8]
 8009464:	0151      	lsls	r1, r2, #5
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	440a      	add	r2, r1
 800946a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800946e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009472:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800947a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	f003 030f 	and.w	r3, r3, #15
 8009484:	2101      	movs	r1, #1
 8009486:	fa01 f303 	lsl.w	r3, r1, r3
 800948a:	b29b      	uxth	r3, r3
 800948c:	43db      	mvns	r3, r3
 800948e:	68f9      	ldr	r1, [r7, #12]
 8009490:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009494:	4013      	ands	r3, r2
 8009496:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800949e:	69da      	ldr	r2, [r3, #28]
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 030f 	and.w	r3, r3, #15
 80094a8:	2101      	movs	r1, #1
 80094aa:	fa01 f303 	lsl.w	r3, r1, r3
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	43db      	mvns	r3, r3
 80094b2:	68f9      	ldr	r1, [r7, #12]
 80094b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094b8:	4013      	ands	r3, r2
 80094ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	0159      	lsls	r1, r3, #5
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	440b      	add	r3, r1
 80094d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d6:	4619      	mov	r1, r3
 80094d8:	4b35      	ldr	r3, [pc, #212]	@ (80095b0 <USB_DeactivateEndpoint+0x1b0>)
 80094da:	4013      	ands	r3, r2
 80094dc:	600b      	str	r3, [r1, #0]
 80094de:	e060      	b.n	80095a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094f6:	d11f      	bne.n	8009538 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	015a      	lsls	r2, r3, #5
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	4413      	add	r3, r2
 8009500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68ba      	ldr	r2, [r7, #8]
 8009508:	0151      	lsls	r1, r2, #5
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	440a      	add	r2, r1
 800950e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009516:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	015a      	lsls	r2, r3, #5
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	4413      	add	r3, r2
 8009520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68ba      	ldr	r2, [r7, #8]
 8009528:	0151      	lsls	r1, r2, #5
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	440a      	add	r2, r1
 800952e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800953e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	f003 030f 	and.w	r3, r3, #15
 8009548:	2101      	movs	r1, #1
 800954a:	fa01 f303 	lsl.w	r3, r1, r3
 800954e:	041b      	lsls	r3, r3, #16
 8009550:	43db      	mvns	r3, r3
 8009552:	68f9      	ldr	r1, [r7, #12]
 8009554:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009558:	4013      	ands	r3, r2
 800955a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009562:	69da      	ldr	r2, [r3, #28]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	f003 030f 	and.w	r3, r3, #15
 800956c:	2101      	movs	r1, #1
 800956e:	fa01 f303 	lsl.w	r3, r1, r3
 8009572:	041b      	lsls	r3, r3, #16
 8009574:	43db      	mvns	r3, r3
 8009576:	68f9      	ldr	r1, [r7, #12]
 8009578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800957c:	4013      	ands	r3, r2
 800957e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	015a      	lsls	r2, r3, #5
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	4413      	add	r3, r2
 8009588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	0159      	lsls	r1, r3, #5
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	440b      	add	r3, r1
 8009596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800959a:	4619      	mov	r1, r3
 800959c:	4b05      	ldr	r3, [pc, #20]	@ (80095b4 <USB_DeactivateEndpoint+0x1b4>)
 800959e:	4013      	ands	r3, r2
 80095a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3714      	adds	r7, #20
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	ec337800 	.word	0xec337800
 80095b4:	eff37800 	.word	0xeff37800

080095b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b08a      	sub	sp, #40	@ 0x28
 80095bc:	af02      	add	r7, sp, #8
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	4613      	mov	r3, r2
 80095c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	785b      	ldrb	r3, [r3, #1]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	f040 817f 	bne.w	80098d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	691b      	ldr	r3, [r3, #16]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d132      	bne.n	8009648 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	69ba      	ldr	r2, [r7, #24]
 80095f2:	0151      	lsls	r1, r2, #5
 80095f4:	69fa      	ldr	r2, [r7, #28]
 80095f6:	440a      	add	r2, r1
 80095f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009600:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009604:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	69ba      	ldr	r2, [r7, #24]
 8009616:	0151      	lsls	r1, r2, #5
 8009618:	69fa      	ldr	r2, [r7, #28]
 800961a:	440a      	add	r2, r1
 800961c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009620:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	015a      	lsls	r2, r3, #5
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	4413      	add	r3, r2
 800962e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009632:	691b      	ldr	r3, [r3, #16]
 8009634:	69ba      	ldr	r2, [r7, #24]
 8009636:	0151      	lsls	r1, r2, #5
 8009638:	69fa      	ldr	r2, [r7, #28]
 800963a:	440a      	add	r2, r1
 800963c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009640:	0cdb      	lsrs	r3, r3, #19
 8009642:	04db      	lsls	r3, r3, #19
 8009644:	6113      	str	r3, [r2, #16]
 8009646:	e097      	b.n	8009778 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	015a      	lsls	r2, r3, #5
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	4413      	add	r3, r2
 8009650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009654:	691b      	ldr	r3, [r3, #16]
 8009656:	69ba      	ldr	r2, [r7, #24]
 8009658:	0151      	lsls	r1, r2, #5
 800965a:	69fa      	ldr	r2, [r7, #28]
 800965c:	440a      	add	r2, r1
 800965e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009662:	0cdb      	lsrs	r3, r3, #19
 8009664:	04db      	lsls	r3, r3, #19
 8009666:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	015a      	lsls	r2, r3, #5
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	4413      	add	r3, r2
 8009670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	69ba      	ldr	r2, [r7, #24]
 8009678:	0151      	lsls	r1, r2, #5
 800967a:	69fa      	ldr	r2, [r7, #28]
 800967c:	440a      	add	r2, r1
 800967e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009682:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009686:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800968a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d11a      	bne.n	80096c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	691a      	ldr	r2, [r3, #16]
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	429a      	cmp	r2, r3
 800969c:	d903      	bls.n	80096a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	689a      	ldr	r2, [r3, #8]
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	015a      	lsls	r2, r3, #5
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	4413      	add	r3, r2
 80096ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096b2:	691b      	ldr	r3, [r3, #16]
 80096b4:	69ba      	ldr	r2, [r7, #24]
 80096b6:	0151      	lsls	r1, r2, #5
 80096b8:	69fa      	ldr	r2, [r7, #28]
 80096ba:	440a      	add	r2, r1
 80096bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096c4:	6113      	str	r3, [r2, #16]
 80096c6:	e044      	b.n	8009752 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	691a      	ldr	r2, [r3, #16]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	4413      	add	r3, r2
 80096d2:	1e5a      	subs	r2, r3, #1
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80096dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	015a      	lsls	r2, r3, #5
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	4413      	add	r3, r2
 80096e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096ea:	691a      	ldr	r2, [r3, #16]
 80096ec:	8afb      	ldrh	r3, [r7, #22]
 80096ee:	04d9      	lsls	r1, r3, #19
 80096f0:	4ba4      	ldr	r3, [pc, #656]	@ (8009984 <USB_EPStartXfer+0x3cc>)
 80096f2:	400b      	ands	r3, r1
 80096f4:	69b9      	ldr	r1, [r7, #24]
 80096f6:	0148      	lsls	r0, r1, #5
 80096f8:	69f9      	ldr	r1, [r7, #28]
 80096fa:	4401      	add	r1, r0
 80096fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009700:	4313      	orrs	r3, r2
 8009702:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	791b      	ldrb	r3, [r3, #4]
 8009708:	2b01      	cmp	r3, #1
 800970a:	d122      	bne.n	8009752 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	015a      	lsls	r2, r3, #5
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	4413      	add	r3, r2
 8009714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009718:	691b      	ldr	r3, [r3, #16]
 800971a:	69ba      	ldr	r2, [r7, #24]
 800971c:	0151      	lsls	r1, r2, #5
 800971e:	69fa      	ldr	r2, [r7, #28]
 8009720:	440a      	add	r2, r1
 8009722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009726:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800972a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	015a      	lsls	r2, r3, #5
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	4413      	add	r3, r2
 8009734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009738:	691a      	ldr	r2, [r3, #16]
 800973a:	8afb      	ldrh	r3, [r7, #22]
 800973c:	075b      	lsls	r3, r3, #29
 800973e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009742:	69b9      	ldr	r1, [r7, #24]
 8009744:	0148      	lsls	r0, r1, #5
 8009746:	69f9      	ldr	r1, [r7, #28]
 8009748:	4401      	add	r1, r0
 800974a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800974e:	4313      	orrs	r3, r2
 8009750:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	015a      	lsls	r2, r3, #5
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	4413      	add	r3, r2
 800975a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800975e:	691a      	ldr	r2, [r3, #16]
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009768:	69b9      	ldr	r1, [r7, #24]
 800976a:	0148      	lsls	r0, r1, #5
 800976c:	69f9      	ldr	r1, [r7, #28]
 800976e:	4401      	add	r1, r0
 8009770:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009774:	4313      	orrs	r3, r2
 8009776:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009778:	79fb      	ldrb	r3, [r7, #7]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d14b      	bne.n	8009816 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	69db      	ldr	r3, [r3, #28]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d009      	beq.n	800979a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	69fb      	ldr	r3, [r7, #28]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009792:	461a      	mov	r2, r3
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	69db      	ldr	r3, [r3, #28]
 8009798:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	791b      	ldrb	r3, [r3, #4]
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d128      	bne.n	80097f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d110      	bne.n	80097d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097b2:	69bb      	ldr	r3, [r7, #24]
 80097b4:	015a      	lsls	r2, r3, #5
 80097b6:	69fb      	ldr	r3, [r7, #28]
 80097b8:	4413      	add	r3, r2
 80097ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	69ba      	ldr	r2, [r7, #24]
 80097c2:	0151      	lsls	r1, r2, #5
 80097c4:	69fa      	ldr	r2, [r7, #28]
 80097c6:	440a      	add	r2, r1
 80097c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80097d0:	6013      	str	r3, [r2, #0]
 80097d2:	e00f      	b.n	80097f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	015a      	lsls	r2, r3, #5
 80097d8:	69fb      	ldr	r3, [r7, #28]
 80097da:	4413      	add	r3, r2
 80097dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	69ba      	ldr	r2, [r7, #24]
 80097e4:	0151      	lsls	r1, r2, #5
 80097e6:	69fa      	ldr	r2, [r7, #28]
 80097e8:	440a      	add	r2, r1
 80097ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	015a      	lsls	r2, r3, #5
 80097f8:	69fb      	ldr	r3, [r7, #28]
 80097fa:	4413      	add	r3, r2
 80097fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	69ba      	ldr	r2, [r7, #24]
 8009804:	0151      	lsls	r1, r2, #5
 8009806:	69fa      	ldr	r2, [r7, #28]
 8009808:	440a      	add	r2, r1
 800980a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800980e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009812:	6013      	str	r3, [r2, #0]
 8009814:	e166      	b.n	8009ae4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	015a      	lsls	r2, r3, #5
 800981a:	69fb      	ldr	r3, [r7, #28]
 800981c:	4413      	add	r3, r2
 800981e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	69ba      	ldr	r2, [r7, #24]
 8009826:	0151      	lsls	r1, r2, #5
 8009828:	69fa      	ldr	r2, [r7, #28]
 800982a:	440a      	add	r2, r1
 800982c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009830:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009834:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	791b      	ldrb	r3, [r3, #4]
 800983a:	2b01      	cmp	r3, #1
 800983c:	d015      	beq.n	800986a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	691b      	ldr	r3, [r3, #16]
 8009842:	2b00      	cmp	r3, #0
 8009844:	f000 814e 	beq.w	8009ae4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800984e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	f003 030f 	and.w	r3, r3, #15
 8009858:	2101      	movs	r1, #1
 800985a:	fa01 f303 	lsl.w	r3, r1, r3
 800985e:	69f9      	ldr	r1, [r7, #28]
 8009860:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009864:	4313      	orrs	r3, r2
 8009866:	634b      	str	r3, [r1, #52]	@ 0x34
 8009868:	e13c      	b.n	8009ae4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009876:	2b00      	cmp	r3, #0
 8009878:	d110      	bne.n	800989c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	015a      	lsls	r2, r3, #5
 800987e:	69fb      	ldr	r3, [r7, #28]
 8009880:	4413      	add	r3, r2
 8009882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	69ba      	ldr	r2, [r7, #24]
 800988a:	0151      	lsls	r1, r2, #5
 800988c:	69fa      	ldr	r2, [r7, #28]
 800988e:	440a      	add	r2, r1
 8009890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009894:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009898:	6013      	str	r3, [r2, #0]
 800989a:	e00f      	b.n	80098bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	015a      	lsls	r2, r3, #5
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	4413      	add	r3, r2
 80098a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	69ba      	ldr	r2, [r7, #24]
 80098ac:	0151      	lsls	r1, r2, #5
 80098ae:	69fa      	ldr	r2, [r7, #28]
 80098b0:	440a      	add	r2, r1
 80098b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	68d9      	ldr	r1, [r3, #12]
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	781a      	ldrb	r2, [r3, #0]
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	691b      	ldr	r3, [r3, #16]
 80098c8:	b298      	uxth	r0, r3
 80098ca:	79fb      	ldrb	r3, [r7, #7]
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	4603      	mov	r3, r0
 80098d0:	68f8      	ldr	r0, [r7, #12]
 80098d2:	f000 f9b9 	bl	8009c48 <USB_WritePacket>
 80098d6:	e105      	b.n	8009ae4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	015a      	lsls	r2, r3, #5
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098e4:	691b      	ldr	r3, [r3, #16]
 80098e6:	69ba      	ldr	r2, [r7, #24]
 80098e8:	0151      	lsls	r1, r2, #5
 80098ea:	69fa      	ldr	r2, [r7, #28]
 80098ec:	440a      	add	r2, r1
 80098ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098f2:	0cdb      	lsrs	r3, r3, #19
 80098f4:	04db      	lsls	r3, r3, #19
 80098f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	015a      	lsls	r2, r3, #5
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	4413      	add	r3, r2
 8009900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009904:	691b      	ldr	r3, [r3, #16]
 8009906:	69ba      	ldr	r2, [r7, #24]
 8009908:	0151      	lsls	r1, r2, #5
 800990a:	69fa      	ldr	r2, [r7, #28]
 800990c:	440a      	add	r2, r1
 800990e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009912:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009916:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800991a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d132      	bne.n	8009988 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d003      	beq.n	8009932 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	689a      	ldr	r2, [r3, #8]
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	689a      	ldr	r2, [r3, #8]
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	015a      	lsls	r2, r3, #5
 800993e:	69fb      	ldr	r3, [r7, #28]
 8009940:	4413      	add	r3, r2
 8009942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009946:	691a      	ldr	r2, [r3, #16]
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	6a1b      	ldr	r3, [r3, #32]
 800994c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009950:	69b9      	ldr	r1, [r7, #24]
 8009952:	0148      	lsls	r0, r1, #5
 8009954:	69f9      	ldr	r1, [r7, #28]
 8009956:	4401      	add	r1, r0
 8009958:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800995c:	4313      	orrs	r3, r2
 800995e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800996c:	691b      	ldr	r3, [r3, #16]
 800996e:	69ba      	ldr	r2, [r7, #24]
 8009970:	0151      	lsls	r1, r2, #5
 8009972:	69fa      	ldr	r2, [r7, #28]
 8009974:	440a      	add	r2, r1
 8009976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800997a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800997e:	6113      	str	r3, [r2, #16]
 8009980:	e062      	b.n	8009a48 <USB_EPStartXfer+0x490>
 8009982:	bf00      	nop
 8009984:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	691b      	ldr	r3, [r3, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d123      	bne.n	80099d8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	015a      	lsls	r2, r3, #5
 8009994:	69fb      	ldr	r3, [r7, #28]
 8009996:	4413      	add	r3, r2
 8009998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800999c:	691a      	ldr	r2, [r3, #16]
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099a6:	69b9      	ldr	r1, [r7, #24]
 80099a8:	0148      	lsls	r0, r1, #5
 80099aa:	69f9      	ldr	r1, [r7, #28]
 80099ac:	4401      	add	r1, r0
 80099ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80099b2:	4313      	orrs	r3, r2
 80099b4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	69ba      	ldr	r2, [r7, #24]
 80099c6:	0151      	lsls	r1, r2, #5
 80099c8:	69fa      	ldr	r2, [r7, #28]
 80099ca:	440a      	add	r2, r1
 80099cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80099d4:	6113      	str	r3, [r2, #16]
 80099d6:	e037      	b.n	8009a48 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	691a      	ldr	r2, [r3, #16]
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	689b      	ldr	r3, [r3, #8]
 80099e0:	4413      	add	r3, r2
 80099e2:	1e5a      	subs	r2, r3, #1
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	8afa      	ldrh	r2, [r7, #22]
 80099f4:	fb03 f202 	mul.w	r2, r3, r2
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	015a      	lsls	r2, r3, #5
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a08:	691a      	ldr	r2, [r3, #16]
 8009a0a:	8afb      	ldrh	r3, [r7, #22]
 8009a0c:	04d9      	lsls	r1, r3, #19
 8009a0e:	4b38      	ldr	r3, [pc, #224]	@ (8009af0 <USB_EPStartXfer+0x538>)
 8009a10:	400b      	ands	r3, r1
 8009a12:	69b9      	ldr	r1, [r7, #24]
 8009a14:	0148      	lsls	r0, r1, #5
 8009a16:	69f9      	ldr	r1, [r7, #28]
 8009a18:	4401      	add	r1, r0
 8009a1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	015a      	lsls	r2, r3, #5
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	4413      	add	r3, r2
 8009a2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a2e:	691a      	ldr	r2, [r3, #16]
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	6a1b      	ldr	r3, [r3, #32]
 8009a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a38:	69b9      	ldr	r1, [r7, #24]
 8009a3a:	0148      	lsls	r0, r1, #5
 8009a3c:	69f9      	ldr	r1, [r7, #28]
 8009a3e:	4401      	add	r1, r0
 8009a40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009a44:	4313      	orrs	r3, r2
 8009a46:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009a48:	79fb      	ldrb	r3, [r7, #7]
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d10d      	bne.n	8009a6a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d009      	beq.n	8009a6a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	68d9      	ldr	r1, [r3, #12]
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	015a      	lsls	r2, r3, #5
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	4413      	add	r3, r2
 8009a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a66:	460a      	mov	r2, r1
 8009a68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	791b      	ldrb	r3, [r3, #4]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d128      	bne.n	8009ac4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d110      	bne.n	8009aa4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	015a      	lsls	r2, r3, #5
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	4413      	add	r3, r2
 8009a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	69ba      	ldr	r2, [r7, #24]
 8009a92:	0151      	lsls	r1, r2, #5
 8009a94:	69fa      	ldr	r2, [r7, #28]
 8009a96:	440a      	add	r2, r1
 8009a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009aa0:	6013      	str	r3, [r2, #0]
 8009aa2:	e00f      	b.n	8009ac4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	015a      	lsls	r2, r3, #5
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	4413      	add	r3, r2
 8009aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	69ba      	ldr	r2, [r7, #24]
 8009ab4:	0151      	lsls	r1, r2, #5
 8009ab6:	69fa      	ldr	r2, [r7, #28]
 8009ab8:	440a      	add	r2, r1
 8009aba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ac2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	015a      	lsls	r2, r3, #5
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	4413      	add	r3, r2
 8009acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	69ba      	ldr	r2, [r7, #24]
 8009ad4:	0151      	lsls	r1, r2, #5
 8009ad6:	69fa      	ldr	r2, [r7, #28]
 8009ad8:	440a      	add	r2, r1
 8009ada:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ade:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009ae2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3720      	adds	r7, #32
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop
 8009af0:	1ff80000 	.word	0x1ff80000

08009af4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009afe:	2300      	movs	r3, #0
 8009b00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009b02:	2300      	movs	r3, #0
 8009b04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	785b      	ldrb	r3, [r3, #1]
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d14a      	bne.n	8009ba8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	015a      	lsls	r2, r3, #5
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	4413      	add	r3, r2
 8009b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b2a:	f040 8086 	bne.w	8009c3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	015a      	lsls	r2, r3, #5
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	4413      	add	r3, r2
 8009b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	683a      	ldr	r2, [r7, #0]
 8009b40:	7812      	ldrb	r2, [r2, #0]
 8009b42:	0151      	lsls	r1, r2, #5
 8009b44:	693a      	ldr	r2, [r7, #16]
 8009b46:	440a      	add	r2, r1
 8009b48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	781b      	ldrb	r3, [r3, #0]
 8009b56:	015a      	lsls	r2, r3, #5
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	4413      	add	r3, r2
 8009b5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	683a      	ldr	r2, [r7, #0]
 8009b64:	7812      	ldrb	r2, [r2, #0]
 8009b66:	0151      	lsls	r1, r2, #5
 8009b68:	693a      	ldr	r2, [r7, #16]
 8009b6a:	440a      	add	r2, r1
 8009b6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d902      	bls.n	8009b8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	75fb      	strb	r3, [r7, #23]
          break;
 8009b8a:	e056      	b.n	8009c3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	015a      	lsls	r2, r3, #5
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	4413      	add	r3, r2
 8009b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ba0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ba4:	d0e7      	beq.n	8009b76 <USB_EPStopXfer+0x82>
 8009ba6:	e048      	b.n	8009c3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	015a      	lsls	r2, r3, #5
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	4413      	add	r3, r2
 8009bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bc0:	d13b      	bne.n	8009c3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	015a      	lsls	r2, r3, #5
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	4413      	add	r3, r2
 8009bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	683a      	ldr	r2, [r7, #0]
 8009bd4:	7812      	ldrb	r2, [r2, #0]
 8009bd6:	0151      	lsls	r1, r2, #5
 8009bd8:	693a      	ldr	r2, [r7, #16]
 8009bda:	440a      	add	r2, r1
 8009bdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009be0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009be4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	015a      	lsls	r2, r3, #5
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	4413      	add	r3, r2
 8009bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	683a      	ldr	r2, [r7, #0]
 8009bf8:	7812      	ldrb	r2, [r2, #0]
 8009bfa:	0151      	lsls	r1, r2, #5
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	440a      	add	r2, r1
 8009c00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009c08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d902      	bls.n	8009c20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	75fb      	strb	r3, [r7, #23]
          break;
 8009c1e:	e00c      	b.n	8009c3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	015a      	lsls	r2, r3, #5
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	4413      	add	r3, r2
 8009c2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c38:	d0e7      	beq.n	8009c0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	371c      	adds	r7, #28
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b089      	sub	sp, #36	@ 0x24
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	4611      	mov	r1, r2
 8009c54:	461a      	mov	r2, r3
 8009c56:	460b      	mov	r3, r1
 8009c58:	71fb      	strb	r3, [r7, #7]
 8009c5a:	4613      	mov	r3, r2
 8009c5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009c66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d123      	bne.n	8009cb6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009c6e:	88bb      	ldrh	r3, [r7, #4]
 8009c70:	3303      	adds	r3, #3
 8009c72:	089b      	lsrs	r3, r3, #2
 8009c74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009c76:	2300      	movs	r3, #0
 8009c78:	61bb      	str	r3, [r7, #24]
 8009c7a:	e018      	b.n	8009cae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009c7c:	79fb      	ldrb	r3, [r7, #7]
 8009c7e:	031a      	lsls	r2, r3, #12
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	4413      	add	r3, r2
 8009c84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c88:	461a      	mov	r2, r3
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	3301      	adds	r3, #1
 8009c94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009ca8:	69bb      	ldr	r3, [r7, #24]
 8009caa:	3301      	adds	r3, #1
 8009cac:	61bb      	str	r3, [r7, #24]
 8009cae:	69ba      	ldr	r2, [r7, #24]
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d3e2      	bcc.n	8009c7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009cb6:	2300      	movs	r3, #0
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3724      	adds	r7, #36	@ 0x24
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc2:	4770      	bx	lr

08009cc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b08b      	sub	sp, #44	@ 0x2c
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009cda:	88fb      	ldrh	r3, [r7, #6]
 8009cdc:	089b      	lsrs	r3, r3, #2
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009ce2:	88fb      	ldrh	r3, [r7, #6]
 8009ce4:	f003 0303 	and.w	r3, r3, #3
 8009ce8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009cea:	2300      	movs	r3, #0
 8009cec:	623b      	str	r3, [r7, #32]
 8009cee:	e014      	b.n	8009d1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009cf0:	69bb      	ldr	r3, [r7, #24]
 8009cf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfa:	601a      	str	r2, [r3, #0]
    pDest++;
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfe:	3301      	adds	r3, #1
 8009d00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d04:	3301      	adds	r3, #1
 8009d06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d10:	3301      	adds	r3, #1
 8009d12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009d14:	6a3b      	ldr	r3, [r7, #32]
 8009d16:	3301      	adds	r3, #1
 8009d18:	623b      	str	r3, [r7, #32]
 8009d1a:	6a3a      	ldr	r2, [r7, #32]
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d3e6      	bcc.n	8009cf0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009d22:	8bfb      	ldrh	r3, [r7, #30]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d01e      	beq.n	8009d66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009d28:	2300      	movs	r3, #0
 8009d2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009d32:	461a      	mov	r2, r3
 8009d34:	f107 0310 	add.w	r3, r7, #16
 8009d38:	6812      	ldr	r2, [r2, #0]
 8009d3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009d3c:	693a      	ldr	r2, [r7, #16]
 8009d3e:	6a3b      	ldr	r3, [r7, #32]
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	00db      	lsls	r3, r3, #3
 8009d44:	fa22 f303 	lsr.w	r3, r2, r3
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4c:	701a      	strb	r2, [r3, #0]
      i++;
 8009d4e:	6a3b      	ldr	r3, [r7, #32]
 8009d50:	3301      	adds	r3, #1
 8009d52:	623b      	str	r3, [r7, #32]
      pDest++;
 8009d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d56:	3301      	adds	r3, #1
 8009d58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009d5a:	8bfb      	ldrh	r3, [r7, #30]
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009d60:	8bfb      	ldrh	r3, [r7, #30]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1ea      	bne.n	8009d3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	372c      	adds	r7, #44	@ 0x2c
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	785b      	ldrb	r3, [r3, #1]
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d12c      	bne.n	8009dea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	015a      	lsls	r2, r3, #5
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	4413      	add	r3, r2
 8009d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	db12      	blt.n	8009dc8 <USB_EPSetStall+0x54>
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00f      	beq.n	8009dc8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	015a      	lsls	r2, r3, #5
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	4413      	add	r3, r2
 8009db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	0151      	lsls	r1, r2, #5
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	440a      	add	r2, r1
 8009dbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009dc6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	015a      	lsls	r2, r3, #5
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	4413      	add	r3, r2
 8009dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68ba      	ldr	r2, [r7, #8]
 8009dd8:	0151      	lsls	r1, r2, #5
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	440a      	add	r2, r1
 8009dde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009de2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009de6:	6013      	str	r3, [r2, #0]
 8009de8:	e02b      	b.n	8009e42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	015a      	lsls	r2, r3, #5
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	4413      	add	r3, r2
 8009df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	db12      	blt.n	8009e22 <USB_EPSetStall+0xae>
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d00f      	beq.n	8009e22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	0151      	lsls	r1, r2, #5
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	440a      	add	r2, r1
 8009e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009e20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	015a      	lsls	r2, r3, #5
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	4413      	add	r3, r2
 8009e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	0151      	lsls	r1, r2, #5
 8009e34:	68fa      	ldr	r2, [r7, #12]
 8009e36:	440a      	add	r2, r1
 8009e38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009e40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3714      	adds	r7, #20
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b085      	sub	sp, #20
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	785b      	ldrb	r3, [r3, #1]
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d128      	bne.n	8009ebe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	015a      	lsls	r2, r3, #5
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	4413      	add	r3, r2
 8009e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	0151      	lsls	r1, r2, #5
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	440a      	add	r2, r1
 8009e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	791b      	ldrb	r3, [r3, #4]
 8009e90:	2b03      	cmp	r3, #3
 8009e92:	d003      	beq.n	8009e9c <USB_EPClearStall+0x4c>
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	791b      	ldrb	r3, [r3, #4]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d138      	bne.n	8009f0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	015a      	lsls	r2, r3, #5
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	68ba      	ldr	r2, [r7, #8]
 8009eac:	0151      	lsls	r1, r2, #5
 8009eae:	68fa      	ldr	r2, [r7, #12]
 8009eb0:	440a      	add	r2, r1
 8009eb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009eba:	6013      	str	r3, [r2, #0]
 8009ebc:	e027      	b.n	8009f0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	015a      	lsls	r2, r3, #5
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	4413      	add	r3, r2
 8009ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	0151      	lsls	r1, r2, #5
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	440a      	add	r2, r1
 8009ed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ed8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009edc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	791b      	ldrb	r3, [r3, #4]
 8009ee2:	2b03      	cmp	r3, #3
 8009ee4:	d003      	beq.n	8009eee <USB_EPClearStall+0x9e>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	791b      	ldrb	r3, [r3, #4]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d10f      	bne.n	8009f0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	015a      	lsls	r2, r3, #5
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68ba      	ldr	r2, [r7, #8]
 8009efe:	0151      	lsls	r1, r2, #5
 8009f00:	68fa      	ldr	r2, [r7, #12]
 8009f02:	440a      	add	r2, r1
 8009f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3714      	adds	r7, #20
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr

08009f1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	460b      	mov	r3, r1
 8009f26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	68fa      	ldr	r2, [r7, #12]
 8009f36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f3a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009f3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	78fb      	ldrb	r3, [r7, #3]
 8009f4a:	011b      	lsls	r3, r3, #4
 8009f4c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009f50:	68f9      	ldr	r1, [r7, #12]
 8009f52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f56:	4313      	orrs	r3, r2
 8009f58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3714      	adds	r7, #20
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b085      	sub	sp, #20
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68fa      	ldr	r2, [r7, #12]
 8009f7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f82:	f023 0303 	bic.w	r3, r3, #3
 8009f86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f96:	f023 0302 	bic.w	r3, r3, #2
 8009f9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3714      	adds	r7, #20
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr

08009faa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009faa:	b480      	push	{r7}
 8009fac:	b085      	sub	sp, #20
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	68fa      	ldr	r2, [r7, #12]
 8009fc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009fc4:	f023 0303 	bic.w	r3, r3, #3
 8009fc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	68fa      	ldr	r2, [r7, #12]
 8009fd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009fd8:	f043 0302 	orr.w	r3, r3, #2
 8009fdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3714      	adds	r7, #20
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	695b      	ldr	r3, [r3, #20]
 8009ff8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	68fa      	ldr	r2, [r7, #12]
 800a000:	4013      	ands	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a004:	68fb      	ldr	r3, [r7, #12]
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr

0800a012 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a012:	b480      	push	{r7}
 800a014:	b085      	sub	sp, #20
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a024:	699b      	ldr	r3, [r3, #24]
 800a026:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a02e:	69db      	ldr	r3, [r3, #28]
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	4013      	ands	r3, r2
 800a034:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	0c1b      	lsrs	r3, r3, #16
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3714      	adds	r7, #20
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr

0800a046 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a046:	b480      	push	{r7}
 800a048:	b085      	sub	sp, #20
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a058:	699b      	ldr	r3, [r3, #24]
 800a05a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a062:	69db      	ldr	r3, [r3, #28]
 800a064:	68ba      	ldr	r2, [r7, #8]
 800a066:	4013      	ands	r3, r2
 800a068:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	b29b      	uxth	r3, r3
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3714      	adds	r7, #20
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr

0800a07a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b085      	sub	sp, #20
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	460b      	mov	r3, r1
 800a084:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a08a:	78fb      	ldrb	r3, [r7, #3]
 800a08c:	015a      	lsls	r2, r3, #5
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	4413      	add	r3, r2
 800a092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	68ba      	ldr	r2, [r7, #8]
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0a8:	68bb      	ldr	r3, [r7, #8]
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3714      	adds	r7, #20
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b087      	sub	sp, #28
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a0d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a0da:	78fb      	ldrb	r3, [r7, #3]
 800a0dc:	f003 030f 	and.w	r3, r3, #15
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a0e6:	01db      	lsls	r3, r3, #7
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	693a      	ldr	r2, [r7, #16]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a0f0:	78fb      	ldrb	r3, [r7, #3]
 800a0f2:	015a      	lsls	r2, r3, #5
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	693a      	ldr	r2, [r7, #16]
 800a100:	4013      	ands	r3, r2
 800a102:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a104:	68bb      	ldr	r3, [r7, #8]
}
 800a106:	4618      	mov	r0, r3
 800a108:	371c      	adds	r7, #28
 800a10a:	46bd      	mov	sp, r7
 800a10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a110:	4770      	bx	lr

0800a112 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a112:	b480      	push	{r7}
 800a114:	b083      	sub	sp, #12
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	695b      	ldr	r3, [r3, #20]
 800a11e:	f003 0301 	and.w	r3, r3, #1
}
 800a122:	4618      	mov	r0, r3
 800a124:	370c      	adds	r7, #12
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr

0800a12e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a12e:	b480      	push	{r7}
 800a130:	b085      	sub	sp, #20
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a148:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a14c:	f023 0307 	bic.w	r3, r3, #7
 800a150:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a164:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a166:	2300      	movs	r3, #0
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3714      	adds	r7, #20
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a174:	b480      	push	{r7}
 800a176:	b087      	sub	sp, #28
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	460b      	mov	r3, r1
 800a17e:	607a      	str	r2, [r7, #4]
 800a180:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	333c      	adds	r3, #60	@ 0x3c
 800a18a:	3304      	adds	r3, #4
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	4a26      	ldr	r2, [pc, #152]	@ (800a22c <USB_EP0_OutStart+0xb8>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d90a      	bls.n	800a1ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1a8:	d101      	bne.n	800a1ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	e037      	b.n	800a21e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	697a      	ldr	r2, [r7, #20]
 800a1c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a1cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	697a      	ldr	r2, [r7, #20]
 800a1d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1dc:	f043 0318 	orr.w	r3, r3, #24
 800a1e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	697a      	ldr	r2, [r7, #20]
 800a1ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a1f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a1f6:	7afb      	ldrb	r3, [r7, #11]
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d10f      	bne.n	800a21c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a202:	461a      	mov	r2, r3
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	697a      	ldr	r2, [r7, #20]
 800a212:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a216:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a21a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a21c:	2300      	movs	r3, #0
}
 800a21e:	4618      	mov	r0, r3
 800a220:	371c      	adds	r7, #28
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr
 800a22a:	bf00      	nop
 800a22c:	4f54300a 	.word	0x4f54300a

0800a230 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	3301      	adds	r3, #1
 800a240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a248:	d901      	bls.n	800a24e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a24a:	2303      	movs	r3, #3
 800a24c:	e01b      	b.n	800a286 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	2b00      	cmp	r3, #0
 800a254:	daf2      	bge.n	800a23c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a256:	2300      	movs	r3, #0
 800a258:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	691b      	ldr	r3, [r3, #16]
 800a25e:	f043 0201 	orr.w	r2, r3, #1
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	3301      	adds	r3, #1
 800a26a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a272:	d901      	bls.n	800a278 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a274:	2303      	movs	r3, #3
 800a276:	e006      	b.n	800a286 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	691b      	ldr	r3, [r3, #16]
 800a27c:	f003 0301 	and.w	r3, r3, #1
 800a280:	2b01      	cmp	r3, #1
 800a282:	d0f0      	beq.n	800a266 <USB_CoreReset+0x36>

  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3714      	adds	r7, #20
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
	...

0800a294 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	460b      	mov	r3, r1
 800a29e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a2a0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a2a4:	f002 fc38 	bl	800cb18 <USBD_static_malloc>
 800a2a8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d109      	bne.n	800a2c4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	32b0      	adds	r2, #176	@ 0xb0
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a2c0:	2302      	movs	r3, #2
 800a2c2:	e0d4      	b.n	800a46e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a2c4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	f003 fb86 	bl	800d9dc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	32b0      	adds	r2, #176	@ 0xb0
 800a2da:	68f9      	ldr	r1, [r7, #12]
 800a2dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	32b0      	adds	r2, #176	@ 0xb0
 800a2ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	7c1b      	ldrb	r3, [r3, #16]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d138      	bne.n	800a36e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a2fc:	4b5e      	ldr	r3, [pc, #376]	@ (800a478 <USBD_CDC_Init+0x1e4>)
 800a2fe:	7819      	ldrb	r1, [r3, #0]
 800a300:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a304:	2202      	movs	r2, #2
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f002 fae3 	bl	800c8d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a30c:	4b5a      	ldr	r3, [pc, #360]	@ (800a478 <USBD_CDC_Init+0x1e4>)
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	f003 020f 	and.w	r2, r3, #15
 800a314:	6879      	ldr	r1, [r7, #4]
 800a316:	4613      	mov	r3, r2
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	4413      	add	r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	440b      	add	r3, r1
 800a320:	3324      	adds	r3, #36	@ 0x24
 800a322:	2201      	movs	r2, #1
 800a324:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a326:	4b55      	ldr	r3, [pc, #340]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a328:	7819      	ldrb	r1, [r3, #0]
 800a32a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a32e:	2202      	movs	r2, #2
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f002 face 	bl	800c8d2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a336:	4b51      	ldr	r3, [pc, #324]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	f003 020f 	and.w	r2, r3, #15
 800a33e:	6879      	ldr	r1, [r7, #4]
 800a340:	4613      	mov	r3, r2
 800a342:	009b      	lsls	r3, r3, #2
 800a344:	4413      	add	r3, r2
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	440b      	add	r3, r1
 800a34a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a34e:	2201      	movs	r2, #1
 800a350:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a352:	4b4b      	ldr	r3, [pc, #300]	@ (800a480 <USBD_CDC_Init+0x1ec>)
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	f003 020f 	and.w	r2, r3, #15
 800a35a:	6879      	ldr	r1, [r7, #4]
 800a35c:	4613      	mov	r3, r2
 800a35e:	009b      	lsls	r3, r3, #2
 800a360:	4413      	add	r3, r2
 800a362:	009b      	lsls	r3, r3, #2
 800a364:	440b      	add	r3, r1
 800a366:	3326      	adds	r3, #38	@ 0x26
 800a368:	2210      	movs	r2, #16
 800a36a:	801a      	strh	r2, [r3, #0]
 800a36c:	e035      	b.n	800a3da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a36e:	4b42      	ldr	r3, [pc, #264]	@ (800a478 <USBD_CDC_Init+0x1e4>)
 800a370:	7819      	ldrb	r1, [r3, #0]
 800a372:	2340      	movs	r3, #64	@ 0x40
 800a374:	2202      	movs	r2, #2
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f002 faab 	bl	800c8d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a37c:	4b3e      	ldr	r3, [pc, #248]	@ (800a478 <USBD_CDC_Init+0x1e4>)
 800a37e:	781b      	ldrb	r3, [r3, #0]
 800a380:	f003 020f 	and.w	r2, r3, #15
 800a384:	6879      	ldr	r1, [r7, #4]
 800a386:	4613      	mov	r3, r2
 800a388:	009b      	lsls	r3, r3, #2
 800a38a:	4413      	add	r3, r2
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	440b      	add	r3, r1
 800a390:	3324      	adds	r3, #36	@ 0x24
 800a392:	2201      	movs	r2, #1
 800a394:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a396:	4b39      	ldr	r3, [pc, #228]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a398:	7819      	ldrb	r1, [r3, #0]
 800a39a:	2340      	movs	r3, #64	@ 0x40
 800a39c:	2202      	movs	r2, #2
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f002 fa97 	bl	800c8d2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a3a4:	4b35      	ldr	r3, [pc, #212]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a3a6:	781b      	ldrb	r3, [r3, #0]
 800a3a8:	f003 020f 	and.w	r2, r3, #15
 800a3ac:	6879      	ldr	r1, [r7, #4]
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	4413      	add	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	440b      	add	r3, r1
 800a3b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a3bc:	2201      	movs	r2, #1
 800a3be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a3c0:	4b2f      	ldr	r3, [pc, #188]	@ (800a480 <USBD_CDC_Init+0x1ec>)
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	f003 020f 	and.w	r2, r3, #15
 800a3c8:	6879      	ldr	r1, [r7, #4]
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4413      	add	r3, r2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	440b      	add	r3, r1
 800a3d4:	3326      	adds	r3, #38	@ 0x26
 800a3d6:	2210      	movs	r2, #16
 800a3d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a3da:	4b29      	ldr	r3, [pc, #164]	@ (800a480 <USBD_CDC_Init+0x1ec>)
 800a3dc:	7819      	ldrb	r1, [r3, #0]
 800a3de:	2308      	movs	r3, #8
 800a3e0:	2203      	movs	r2, #3
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f002 fa75 	bl	800c8d2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a3e8:	4b25      	ldr	r3, [pc, #148]	@ (800a480 <USBD_CDC_Init+0x1ec>)
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	f003 020f 	and.w	r2, r3, #15
 800a3f0:	6879      	ldr	r1, [r7, #4]
 800a3f2:	4613      	mov	r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	4413      	add	r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	440b      	add	r3, r1
 800a3fc:	3324      	adds	r3, #36	@ 0x24
 800a3fe:	2201      	movs	r2, #1
 800a400:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	33b0      	adds	r3, #176	@ 0xb0
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a434:	2b00      	cmp	r3, #0
 800a436:	d101      	bne.n	800a43c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a438:	2302      	movs	r3, #2
 800a43a:	e018      	b.n	800a46e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	7c1b      	ldrb	r3, [r3, #16]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10a      	bne.n	800a45a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a444:	4b0d      	ldr	r3, [pc, #52]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a446:	7819      	ldrb	r1, [r3, #0]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a44e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f002 fb2c 	bl	800cab0 <USBD_LL_PrepareReceive>
 800a458:	e008      	b.n	800a46c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a45a:	4b08      	ldr	r3, [pc, #32]	@ (800a47c <USBD_CDC_Init+0x1e8>)
 800a45c:	7819      	ldrb	r1, [r3, #0]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a464:	2340      	movs	r3, #64	@ 0x40
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f002 fb22 	bl	800cab0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a46c:	2300      	movs	r3, #0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	200000b3 	.word	0x200000b3
 800a47c:	200000b4 	.word	0x200000b4
 800a480:	200000b5 	.word	0x200000b5

0800a484 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b082      	sub	sp, #8
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
 800a48c:	460b      	mov	r3, r1
 800a48e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a490:	4b3a      	ldr	r3, [pc, #232]	@ (800a57c <USBD_CDC_DeInit+0xf8>)
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f002 fa41 	bl	800c91e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a49c:	4b37      	ldr	r3, [pc, #220]	@ (800a57c <USBD_CDC_DeInit+0xf8>)
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	f003 020f 	and.w	r2, r3, #15
 800a4a4:	6879      	ldr	r1, [r7, #4]
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	4413      	add	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	440b      	add	r3, r1
 800a4b0:	3324      	adds	r3, #36	@ 0x24
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a4b6:	4b32      	ldr	r3, [pc, #200]	@ (800a580 <USBD_CDC_DeInit+0xfc>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f002 fa2e 	bl	800c91e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a4c2:	4b2f      	ldr	r3, [pc, #188]	@ (800a580 <USBD_CDC_DeInit+0xfc>)
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	f003 020f 	and.w	r2, r3, #15
 800a4ca:	6879      	ldr	r1, [r7, #4]
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	009b      	lsls	r3, r3, #2
 800a4d0:	4413      	add	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	440b      	add	r3, r1
 800a4d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a4da:	2200      	movs	r2, #0
 800a4dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a4de:	4b29      	ldr	r3, [pc, #164]	@ (800a584 <USBD_CDC_DeInit+0x100>)
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f002 fa1a 	bl	800c91e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a4ea:	4b26      	ldr	r3, [pc, #152]	@ (800a584 <USBD_CDC_DeInit+0x100>)
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	f003 020f 	and.w	r2, r3, #15
 800a4f2:	6879      	ldr	r1, [r7, #4]
 800a4f4:	4613      	mov	r3, r2
 800a4f6:	009b      	lsls	r3, r3, #2
 800a4f8:	4413      	add	r3, r2
 800a4fa:	009b      	lsls	r3, r3, #2
 800a4fc:	440b      	add	r3, r1
 800a4fe:	3324      	adds	r3, #36	@ 0x24
 800a500:	2200      	movs	r2, #0
 800a502:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a504:	4b1f      	ldr	r3, [pc, #124]	@ (800a584 <USBD_CDC_DeInit+0x100>)
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	f003 020f 	and.w	r2, r3, #15
 800a50c:	6879      	ldr	r1, [r7, #4]
 800a50e:	4613      	mov	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	440b      	add	r3, r1
 800a518:	3326      	adds	r3, #38	@ 0x26
 800a51a:	2200      	movs	r2, #0
 800a51c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	32b0      	adds	r2, #176	@ 0xb0
 800a528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d01f      	beq.n	800a570 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	33b0      	adds	r3, #176	@ 0xb0
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	4413      	add	r3, r2
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	32b0      	adds	r2, #176	@ 0xb0
 800a54e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a552:	4618      	mov	r0, r3
 800a554:	f002 faee 	bl	800cb34 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	32b0      	adds	r2, #176	@ 0xb0
 800a562:	2100      	movs	r1, #0
 800a564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2200      	movs	r2, #0
 800a56c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a570:	2300      	movs	r3, #0
}
 800a572:	4618      	mov	r0, r3
 800a574:	3708      	adds	r7, #8
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	200000b3 	.word	0x200000b3
 800a580:	200000b4 	.word	0x200000b4
 800a584:	200000b5 	.word	0x200000b5

0800a588 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b086      	sub	sp, #24
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	32b0      	adds	r2, #176	@ 0xb0
 800a59c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5a0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a5b4:	2303      	movs	r3, #3
 800a5b6:	e0bf      	b.n	800a738 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d050      	beq.n	800a666 <USBD_CDC_Setup+0xde>
 800a5c4:	2b20      	cmp	r3, #32
 800a5c6:	f040 80af 	bne.w	800a728 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	88db      	ldrh	r3, [r3, #6]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d03a      	beq.n	800a648 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	781b      	ldrb	r3, [r3, #0]
 800a5d6:	b25b      	sxtb	r3, r3
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	da1b      	bge.n	800a614 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	33b0      	adds	r3, #176	@ 0xb0
 800a5e6:	009b      	lsls	r3, r3, #2
 800a5e8:	4413      	add	r3, r2
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	683a      	ldr	r2, [r7, #0]
 800a5f0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a5f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a5f4:	683a      	ldr	r2, [r7, #0]
 800a5f6:	88d2      	ldrh	r2, [r2, #6]
 800a5f8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	88db      	ldrh	r3, [r3, #6]
 800a5fe:	2b07      	cmp	r3, #7
 800a600:	bf28      	it	cs
 800a602:	2307      	movcs	r3, #7
 800a604:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	89fa      	ldrh	r2, [r7, #14]
 800a60a:	4619      	mov	r1, r3
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f001 fd53 	bl	800c0b8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a612:	e090      	b.n	800a736 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	785a      	ldrb	r2, [r3, #1]
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	88db      	ldrh	r3, [r3, #6]
 800a622:	2b3f      	cmp	r3, #63	@ 0x3f
 800a624:	d803      	bhi.n	800a62e <USBD_CDC_Setup+0xa6>
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	88db      	ldrh	r3, [r3, #6]
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	e000      	b.n	800a630 <USBD_CDC_Setup+0xa8>
 800a62e:	2240      	movs	r2, #64	@ 0x40
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a636:	6939      	ldr	r1, [r7, #16]
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a63e:	461a      	mov	r2, r3
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f001 fd65 	bl	800c110 <USBD_CtlPrepareRx>
      break;
 800a646:	e076      	b.n	800a736 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a64e:	687a      	ldr	r2, [r7, #4]
 800a650:	33b0      	adds	r3, #176	@ 0xb0
 800a652:	009b      	lsls	r3, r3, #2
 800a654:	4413      	add	r3, r2
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	683a      	ldr	r2, [r7, #0]
 800a65c:	7850      	ldrb	r0, [r2, #1]
 800a65e:	2200      	movs	r2, #0
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	4798      	blx	r3
      break;
 800a664:	e067      	b.n	800a736 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	785b      	ldrb	r3, [r3, #1]
 800a66a:	2b0b      	cmp	r3, #11
 800a66c:	d851      	bhi.n	800a712 <USBD_CDC_Setup+0x18a>
 800a66e:	a201      	add	r2, pc, #4	@ (adr r2, 800a674 <USBD_CDC_Setup+0xec>)
 800a670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a674:	0800a6a5 	.word	0x0800a6a5
 800a678:	0800a721 	.word	0x0800a721
 800a67c:	0800a713 	.word	0x0800a713
 800a680:	0800a713 	.word	0x0800a713
 800a684:	0800a713 	.word	0x0800a713
 800a688:	0800a713 	.word	0x0800a713
 800a68c:	0800a713 	.word	0x0800a713
 800a690:	0800a713 	.word	0x0800a713
 800a694:	0800a713 	.word	0x0800a713
 800a698:	0800a713 	.word	0x0800a713
 800a69c:	0800a6cf 	.word	0x0800a6cf
 800a6a0:	0800a6f9 	.word	0x0800a6f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	2b03      	cmp	r3, #3
 800a6ae:	d107      	bne.n	800a6c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a6b0:	f107 030a 	add.w	r3, r7, #10
 800a6b4:	2202      	movs	r2, #2
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f001 fcfd 	bl	800c0b8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a6be:	e032      	b.n	800a726 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a6c0:	6839      	ldr	r1, [r7, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f001 fc7b 	bl	800bfbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	75fb      	strb	r3, [r7, #23]
          break;
 800a6cc:	e02b      	b.n	800a726 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d107      	bne.n	800a6ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a6da:	f107 030d 	add.w	r3, r7, #13
 800a6de:	2201      	movs	r2, #1
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f001 fce8 	bl	800c0b8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a6e8:	e01d      	b.n	800a726 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a6ea:	6839      	ldr	r1, [r7, #0]
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f001 fc66 	bl	800bfbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a6f2:	2303      	movs	r3, #3
 800a6f4:	75fb      	strb	r3, [r7, #23]
          break;
 800a6f6:	e016      	b.n	800a726 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	2b03      	cmp	r3, #3
 800a702:	d00f      	beq.n	800a724 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a704:	6839      	ldr	r1, [r7, #0]
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f001 fc59 	bl	800bfbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a70c:	2303      	movs	r3, #3
 800a70e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a710:	e008      	b.n	800a724 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a712:	6839      	ldr	r1, [r7, #0]
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f001 fc52 	bl	800bfbe <USBD_CtlError>
          ret = USBD_FAIL;
 800a71a:	2303      	movs	r3, #3
 800a71c:	75fb      	strb	r3, [r7, #23]
          break;
 800a71e:	e002      	b.n	800a726 <USBD_CDC_Setup+0x19e>
          break;
 800a720:	bf00      	nop
 800a722:	e008      	b.n	800a736 <USBD_CDC_Setup+0x1ae>
          break;
 800a724:	bf00      	nop
      }
      break;
 800a726:	e006      	b.n	800a736 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a728:	6839      	ldr	r1, [r7, #0]
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f001 fc47 	bl	800bfbe <USBD_CtlError>
      ret = USBD_FAIL;
 800a730:	2303      	movs	r3, #3
 800a732:	75fb      	strb	r3, [r7, #23]
      break;
 800a734:	bf00      	nop
  }

  return (uint8_t)ret;
 800a736:	7dfb      	ldrb	r3, [r7, #23]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3718      	adds	r7, #24
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b084      	sub	sp, #16
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a752:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	32b0      	adds	r2, #176	@ 0xb0
 800a75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d101      	bne.n	800a76a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a766:	2303      	movs	r3, #3
 800a768:	e065      	b.n	800a836 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	32b0      	adds	r2, #176	@ 0xb0
 800a774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a778:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a77a:	78fb      	ldrb	r3, [r7, #3]
 800a77c:	f003 020f 	and.w	r2, r3, #15
 800a780:	6879      	ldr	r1, [r7, #4]
 800a782:	4613      	mov	r3, r2
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4413      	add	r3, r2
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	440b      	add	r3, r1
 800a78c:	3318      	adds	r3, #24
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d02f      	beq.n	800a7f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a794:	78fb      	ldrb	r3, [r7, #3]
 800a796:	f003 020f 	and.w	r2, r3, #15
 800a79a:	6879      	ldr	r1, [r7, #4]
 800a79c:	4613      	mov	r3, r2
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	4413      	add	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	440b      	add	r3, r1
 800a7a6:	3318      	adds	r3, #24
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	78fb      	ldrb	r3, [r7, #3]
 800a7ac:	f003 010f 	and.w	r1, r3, #15
 800a7b0:	68f8      	ldr	r0, [r7, #12]
 800a7b2:	460b      	mov	r3, r1
 800a7b4:	00db      	lsls	r3, r3, #3
 800a7b6:	440b      	add	r3, r1
 800a7b8:	009b      	lsls	r3, r3, #2
 800a7ba:	4403      	add	r3, r0
 800a7bc:	331c      	adds	r3, #28
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a7c4:	fb01 f303 	mul.w	r3, r1, r3
 800a7c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d112      	bne.n	800a7f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a7ce:	78fb      	ldrb	r3, [r7, #3]
 800a7d0:	f003 020f 	and.w	r2, r3, #15
 800a7d4:	6879      	ldr	r1, [r7, #4]
 800a7d6:	4613      	mov	r3, r2
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	4413      	add	r3, r2
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	440b      	add	r3, r1
 800a7e0:	3318      	adds	r3, #24
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a7e6:	78f9      	ldrb	r1, [r7, #3]
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f002 f93e 	bl	800ca6e <USBD_LL_Transmit>
 800a7f2:	e01f      	b.n	800a834 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	33b0      	adds	r3, #176	@ 0xb0
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4413      	add	r3, r2
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	691b      	ldr	r3, [r3, #16]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d010      	beq.n	800a834 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	33b0      	adds	r3, #176	@ 0xb0
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	4413      	add	r3, r2
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	68ba      	ldr	r2, [r7, #8]
 800a826:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a82a:	68ba      	ldr	r2, [r7, #8]
 800a82c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a830:	78fa      	ldrb	r2, [r7, #3]
 800a832:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a834:	2300      	movs	r3, #0
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a83e:	b580      	push	{r7, lr}
 800a840:	b084      	sub	sp, #16
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
 800a846:	460b      	mov	r3, r1
 800a848:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	32b0      	adds	r2, #176	@ 0xb0
 800a854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a858:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	32b0      	adds	r2, #176	@ 0xb0
 800a864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d101      	bne.n	800a870 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a86c:	2303      	movs	r3, #3
 800a86e:	e01a      	b.n	800a8a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a870:	78fb      	ldrb	r3, [r7, #3]
 800a872:	4619      	mov	r1, r3
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f002 f93c 	bl	800caf2 <USBD_LL_GetRxDataSize>
 800a87a:	4602      	mov	r2, r0
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	33b0      	adds	r3, #176	@ 0xb0
 800a88c:	009b      	lsls	r3, r3, #2
 800a88e:	4413      	add	r3, r2
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	68fa      	ldr	r2, [r7, #12]
 800a896:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a89a:	68fa      	ldr	r2, [r7, #12]
 800a89c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a8a0:	4611      	mov	r1, r2
 800a8a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3710      	adds	r7, #16
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b084      	sub	sp, #16
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	32b0      	adds	r2, #176	@ 0xb0
 800a8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d101      	bne.n	800a8d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e024      	b.n	800a91a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	33b0      	adds	r3, #176	@ 0xb0
 800a8da:	009b      	lsls	r3, r3, #2
 800a8dc:	4413      	add	r3, r2
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d019      	beq.n	800a918 <USBD_CDC_EP0_RxReady+0x6a>
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a8ea:	2bff      	cmp	r3, #255	@ 0xff
 800a8ec:	d014      	beq.n	800a918 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	33b0      	adds	r3, #176	@ 0xb0
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4413      	add	r3, r2
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	68fa      	ldr	r2, [r7, #12]
 800a902:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a906:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a908:	68fa      	ldr	r2, [r7, #12]
 800a90a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a90e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	22ff      	movs	r2, #255	@ 0xff
 800a914:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3710      	adds	r7, #16
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
	...

0800a924 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b086      	sub	sp, #24
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a92c:	2182      	movs	r1, #130	@ 0x82
 800a92e:	4818      	ldr	r0, [pc, #96]	@ (800a990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a930:	f000 fd0f 	bl	800b352 <USBD_GetEpDesc>
 800a934:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a936:	2101      	movs	r1, #1
 800a938:	4815      	ldr	r0, [pc, #84]	@ (800a990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a93a:	f000 fd0a 	bl	800b352 <USBD_GetEpDesc>
 800a93e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a940:	2181      	movs	r1, #129	@ 0x81
 800a942:	4813      	ldr	r0, [pc, #76]	@ (800a990 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a944:	f000 fd05 	bl	800b352 <USBD_GetEpDesc>
 800a948:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d002      	beq.n	800a956 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	2210      	movs	r2, #16
 800a954:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d006      	beq.n	800a96a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	2200      	movs	r2, #0
 800a960:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a964:	711a      	strb	r2, [r3, #4]
 800a966:	2200      	movs	r2, #0
 800a968:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d006      	beq.n	800a97e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	2200      	movs	r2, #0
 800a974:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a978:	711a      	strb	r2, [r3, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2243      	movs	r2, #67	@ 0x43
 800a982:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a984:	4b02      	ldr	r3, [pc, #8]	@ (800a990 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a986:	4618      	mov	r0, r3
 800a988:	3718      	adds	r7, #24
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}
 800a98e:	bf00      	nop
 800a990:	20000070 	.word	0x20000070

0800a994 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b086      	sub	sp, #24
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a99c:	2182      	movs	r1, #130	@ 0x82
 800a99e:	4818      	ldr	r0, [pc, #96]	@ (800aa00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9a0:	f000 fcd7 	bl	800b352 <USBD_GetEpDesc>
 800a9a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a9a6:	2101      	movs	r1, #1
 800a9a8:	4815      	ldr	r0, [pc, #84]	@ (800aa00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9aa:	f000 fcd2 	bl	800b352 <USBD_GetEpDesc>
 800a9ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a9b0:	2181      	movs	r1, #129	@ 0x81
 800a9b2:	4813      	ldr	r0, [pc, #76]	@ (800aa00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a9b4:	f000 fccd 	bl	800b352 <USBD_GetEpDesc>
 800a9b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d002      	beq.n	800a9c6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	2210      	movs	r2, #16
 800a9c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d006      	beq.n	800a9da <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	711a      	strb	r2, [r3, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f042 0202 	orr.w	r2, r2, #2
 800a9d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d006      	beq.n	800a9ee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	711a      	strb	r2, [r3, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	f042 0202 	orr.w	r2, r2, #2
 800a9ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2243      	movs	r2, #67	@ 0x43
 800a9f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a9f4:	4b02      	ldr	r3, [pc, #8]	@ (800aa00 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3718      	adds	r7, #24
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}
 800a9fe:	bf00      	nop
 800aa00:	20000070 	.word	0x20000070

0800aa04 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b086      	sub	sp, #24
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aa0c:	2182      	movs	r1, #130	@ 0x82
 800aa0e:	4818      	ldr	r0, [pc, #96]	@ (800aa70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa10:	f000 fc9f 	bl	800b352 <USBD_GetEpDesc>
 800aa14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aa16:	2101      	movs	r1, #1
 800aa18:	4815      	ldr	r0, [pc, #84]	@ (800aa70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa1a:	f000 fc9a 	bl	800b352 <USBD_GetEpDesc>
 800aa1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aa20:	2181      	movs	r1, #129	@ 0x81
 800aa22:	4813      	ldr	r0, [pc, #76]	@ (800aa70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aa24:	f000 fc95 	bl	800b352 <USBD_GetEpDesc>
 800aa28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d002      	beq.n	800aa36 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	2210      	movs	r2, #16
 800aa34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa36:	693b      	ldr	r3, [r7, #16]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d006      	beq.n	800aa4a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa44:	711a      	strb	r2, [r3, #4]
 800aa46:	2200      	movs	r2, #0
 800aa48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d006      	beq.n	800aa5e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2200      	movs	r2, #0
 800aa54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa58:	711a      	strb	r2, [r3, #4]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2243      	movs	r2, #67	@ 0x43
 800aa62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aa64:	4b02      	ldr	r3, [pc, #8]	@ (800aa70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3718      	adds	r7, #24
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	20000070 	.word	0x20000070

0800aa74 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aa74:	b480      	push	{r7}
 800aa76:	b083      	sub	sp, #12
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	220a      	movs	r2, #10
 800aa80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800aa82:	4b03      	ldr	r3, [pc, #12]	@ (800aa90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	370c      	adds	r7, #12
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	2000002c 	.word	0x2000002c

0800aa94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800aaa4:	2303      	movs	r3, #3
 800aaa6:	e009      	b.n	800aabc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	33b0      	adds	r3, #176	@ 0xb0
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	4413      	add	r3, r2
 800aab6:	683a      	ldr	r2, [r7, #0]
 800aab8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800aaba:	2300      	movs	r3, #0
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b087      	sub	sp, #28
 800aacc:	af00      	add	r7, sp, #0
 800aace:	60f8      	str	r0, [r7, #12]
 800aad0:	60b9      	str	r1, [r7, #8]
 800aad2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	32b0      	adds	r2, #176	@ 0xb0
 800aade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aae2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d101      	bne.n	800aaee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e008      	b.n	800ab00 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	68ba      	ldr	r2, [r7, #8]
 800aaf2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800aafe:	2300      	movs	r3, #0
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	371c      	adds	r7, #28
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b085      	sub	sp, #20
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	32b0      	adds	r2, #176	@ 0xb0
 800ab20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d101      	bne.n	800ab30 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ab2c:	2303      	movs	r3, #3
 800ab2e:	e004      	b.n	800ab3a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	683a      	ldr	r2, [r7, #0]
 800ab34:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3714      	adds	r7, #20
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab44:	4770      	bx	lr
	...

0800ab48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	32b0      	adds	r2, #176	@ 0xb0
 800ab5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab5e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	32b0      	adds	r2, #176	@ 0xb0
 800ab6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d101      	bne.n	800ab76 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ab72:	2303      	movs	r3, #3
 800ab74:	e018      	b.n	800aba8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	7c1b      	ldrb	r3, [r3, #16]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d10a      	bne.n	800ab94 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab7e:	4b0c      	ldr	r3, [pc, #48]	@ (800abb0 <USBD_CDC_ReceivePacket+0x68>)
 800ab80:	7819      	ldrb	r1, [r3, #0]
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f001 ff8f 	bl	800cab0 <USBD_LL_PrepareReceive>
 800ab92:	e008      	b.n	800aba6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab94:	4b06      	ldr	r3, [pc, #24]	@ (800abb0 <USBD_CDC_ReceivePacket+0x68>)
 800ab96:	7819      	ldrb	r1, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab9e:	2340      	movs	r3, #64	@ 0x40
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f001 ff85 	bl	800cab0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aba6:	2300      	movs	r3, #0
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3710      	adds	r7, #16
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}
 800abb0:	200000b4 	.word	0x200000b4

0800abb4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b086      	sub	sp, #24
 800abb8:	af00      	add	r7, sp, #0
 800abba:	60f8      	str	r0, [r7, #12]
 800abbc:	60b9      	str	r1, [r7, #8]
 800abbe:	4613      	mov	r3, r2
 800abc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d101      	bne.n	800abcc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800abc8:	2303      	movs	r3, #3
 800abca:	e01f      	b.n	800ac0c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2200      	movs	r2, #0
 800abe0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d003      	beq.n	800abf2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2201      	movs	r2, #1
 800abf6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	79fa      	ldrb	r2, [r7, #7]
 800abfe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ac00:	68f8      	ldr	r0, [r7, #12]
 800ac02:	f001 fdff 	bl	800c804 <USBD_LL_Init>
 800ac06:	4603      	mov	r3, r0
 800ac08:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ac0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3718      	adds	r7, #24
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d101      	bne.n	800ac2c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e025      	b.n	800ac78 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	683a      	ldr	r2, [r7, #0]
 800ac30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	32ae      	adds	r2, #174	@ 0xae
 800ac3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00f      	beq.n	800ac68 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	32ae      	adds	r2, #174	@ 0xae
 800ac52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac58:	f107 020e 	add.w	r2, r7, #14
 800ac5c:	4610      	mov	r0, r2
 800ac5e:	4798      	blx	r3
 800ac60:	4602      	mov	r2, r0
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ac6e:	1c5a      	adds	r2, r3, #1
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ac76:	2300      	movs	r3, #0
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3710      	adds	r7, #16
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f001 fe07 	bl	800c89c <USBD_LL_Start>
 800ac8e:	4603      	mov	r3, r0
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aca0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	370c      	adds	r7, #12
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b084      	sub	sp, #16
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	460b      	mov	r3, r1
 800acb8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800acba:	2300      	movs	r3, #0
 800acbc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d009      	beq.n	800acdc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	78fa      	ldrb	r2, [r7, #3]
 800acd2:	4611      	mov	r1, r2
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	4798      	blx	r3
 800acd8:	4603      	mov	r3, r0
 800acda:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800acdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b084      	sub	sp, #16
 800acea:	af00      	add	r7, sp, #0
 800acec:	6078      	str	r0, [r7, #4]
 800acee:	460b      	mov	r3, r1
 800acf0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800acf2:	2300      	movs	r3, #0
 800acf4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	78fa      	ldrb	r2, [r7, #3]
 800ad00:	4611      	mov	r1, r2
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	4798      	blx	r3
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b084      	sub	sp, #16
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
 800ad22:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad2a:	6839      	ldr	r1, [r7, #0]
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f001 f90c 	bl	800bf4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ad40:	461a      	mov	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad4e:	f003 031f 	and.w	r3, r3, #31
 800ad52:	2b02      	cmp	r3, #2
 800ad54:	d01a      	beq.n	800ad8c <USBD_LL_SetupStage+0x72>
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d822      	bhi.n	800ada0 <USBD_LL_SetupStage+0x86>
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d002      	beq.n	800ad64 <USBD_LL_SetupStage+0x4a>
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d00a      	beq.n	800ad78 <USBD_LL_SetupStage+0x5e>
 800ad62:	e01d      	b.n	800ada0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f000 fb63 	bl	800b438 <USBD_StdDevReq>
 800ad72:	4603      	mov	r3, r0
 800ad74:	73fb      	strb	r3, [r7, #15]
      break;
 800ad76:	e020      	b.n	800adba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad7e:	4619      	mov	r1, r3
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 fbcb 	bl	800b51c <USBD_StdItfReq>
 800ad86:	4603      	mov	r3, r0
 800ad88:	73fb      	strb	r3, [r7, #15]
      break;
 800ad8a:	e016      	b.n	800adba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad92:	4619      	mov	r1, r3
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 fc2d 	bl	800b5f4 <USBD_StdEPReq>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ad9e:	e00c      	b.n	800adba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ada6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	4619      	mov	r1, r3
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f001 fdd4 	bl	800c95c <USBD_LL_StallEP>
 800adb4:	4603      	mov	r3, r0
 800adb6:	73fb      	strb	r3, [r7, #15]
      break;
 800adb8:	bf00      	nop
  }

  return ret;
 800adba:	7bfb      	ldrb	r3, [r7, #15]
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3710      	adds	r7, #16
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b086      	sub	sp, #24
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	460b      	mov	r3, r1
 800adce:	607a      	str	r2, [r7, #4]
 800add0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800add6:	7afb      	ldrb	r3, [r7, #11]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d16e      	bne.n	800aeba <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ade2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800adea:	2b03      	cmp	r3, #3
 800adec:	f040 8098 	bne.w	800af20 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	689a      	ldr	r2, [r3, #8]
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	68db      	ldr	r3, [r3, #12]
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d913      	bls.n	800ae24 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	689a      	ldr	r2, [r3, #8]
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	1ad2      	subs	r2, r2, r3
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	68da      	ldr	r2, [r3, #12]
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	4293      	cmp	r3, r2
 800ae14:	bf28      	it	cs
 800ae16:	4613      	movcs	r3, r2
 800ae18:	461a      	mov	r2, r3
 800ae1a:	6879      	ldr	r1, [r7, #4]
 800ae1c:	68f8      	ldr	r0, [r7, #12]
 800ae1e:	f001 f994 	bl	800c14a <USBD_CtlContinueRx>
 800ae22:	e07d      	b.n	800af20 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ae2a:	f003 031f 	and.w	r3, r3, #31
 800ae2e:	2b02      	cmp	r3, #2
 800ae30:	d014      	beq.n	800ae5c <USBD_LL_DataOutStage+0x98>
 800ae32:	2b02      	cmp	r3, #2
 800ae34:	d81d      	bhi.n	800ae72 <USBD_LL_DataOutStage+0xae>
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d002      	beq.n	800ae40 <USBD_LL_DataOutStage+0x7c>
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d003      	beq.n	800ae46 <USBD_LL_DataOutStage+0x82>
 800ae3e:	e018      	b.n	800ae72 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ae40:	2300      	movs	r3, #0
 800ae42:	75bb      	strb	r3, [r7, #22]
            break;
 800ae44:	e018      	b.n	800ae78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	4619      	mov	r1, r3
 800ae50:	68f8      	ldr	r0, [r7, #12]
 800ae52:	f000 fa64 	bl	800b31e <USBD_CoreFindIF>
 800ae56:	4603      	mov	r3, r0
 800ae58:	75bb      	strb	r3, [r7, #22]
            break;
 800ae5a:	e00d      	b.n	800ae78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	4619      	mov	r1, r3
 800ae66:	68f8      	ldr	r0, [r7, #12]
 800ae68:	f000 fa66 	bl	800b338 <USBD_CoreFindEP>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	75bb      	strb	r3, [r7, #22]
            break;
 800ae70:	e002      	b.n	800ae78 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ae72:	2300      	movs	r3, #0
 800ae74:	75bb      	strb	r3, [r7, #22]
            break;
 800ae76:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ae78:	7dbb      	ldrb	r3, [r7, #22]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d119      	bne.n	800aeb2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d113      	bne.n	800aeb2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ae8a:	7dba      	ldrb	r2, [r7, #22]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	32ae      	adds	r2, #174	@ 0xae
 800ae90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae94:	691b      	ldr	r3, [r3, #16]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d00b      	beq.n	800aeb2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ae9a:	7dba      	ldrb	r2, [r7, #22]
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800aea2:	7dba      	ldrb	r2, [r7, #22]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	32ae      	adds	r2, #174	@ 0xae
 800aea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeac:	691b      	ldr	r3, [r3, #16]
 800aeae:	68f8      	ldr	r0, [r7, #12]
 800aeb0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800aeb2:	68f8      	ldr	r0, [r7, #12]
 800aeb4:	f001 f95a 	bl	800c16c <USBD_CtlSendStatus>
 800aeb8:	e032      	b.n	800af20 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800aeba:	7afb      	ldrb	r3, [r7, #11]
 800aebc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	4619      	mov	r1, r3
 800aec4:	68f8      	ldr	r0, [r7, #12]
 800aec6:	f000 fa37 	bl	800b338 <USBD_CoreFindEP>
 800aeca:	4603      	mov	r3, r0
 800aecc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aece:	7dbb      	ldrb	r3, [r7, #22]
 800aed0:	2bff      	cmp	r3, #255	@ 0xff
 800aed2:	d025      	beq.n	800af20 <USBD_LL_DataOutStage+0x15c>
 800aed4:	7dbb      	ldrb	r3, [r7, #22]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d122      	bne.n	800af20 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b03      	cmp	r3, #3
 800aee4:	d117      	bne.n	800af16 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800aee6:	7dba      	ldrb	r2, [r7, #22]
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	32ae      	adds	r2, #174	@ 0xae
 800aeec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aef0:	699b      	ldr	r3, [r3, #24]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d00f      	beq.n	800af16 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800aef6:	7dba      	ldrb	r2, [r7, #22]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800aefe:	7dba      	ldrb	r2, [r7, #22]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	32ae      	adds	r2, #174	@ 0xae
 800af04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af08:	699b      	ldr	r3, [r3, #24]
 800af0a:	7afa      	ldrb	r2, [r7, #11]
 800af0c:	4611      	mov	r1, r2
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	4798      	blx	r3
 800af12:	4603      	mov	r3, r0
 800af14:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800af16:	7dfb      	ldrb	r3, [r7, #23]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d001      	beq.n	800af20 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800af1c:	7dfb      	ldrb	r3, [r7, #23]
 800af1e:	e000      	b.n	800af22 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3718      	adds	r7, #24
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b086      	sub	sp, #24
 800af2e:	af00      	add	r7, sp, #0
 800af30:	60f8      	str	r0, [r7, #12]
 800af32:	460b      	mov	r3, r1
 800af34:	607a      	str	r2, [r7, #4]
 800af36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800af38:	7afb      	ldrb	r3, [r7, #11]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d16f      	bne.n	800b01e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	3314      	adds	r3, #20
 800af42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800af4a:	2b02      	cmp	r3, #2
 800af4c:	d15a      	bne.n	800b004 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	689a      	ldr	r2, [r3, #8]
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	68db      	ldr	r3, [r3, #12]
 800af56:	429a      	cmp	r2, r3
 800af58:	d914      	bls.n	800af84 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	689a      	ldr	r2, [r3, #8]
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	1ad2      	subs	r2, r2, r3
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	461a      	mov	r2, r3
 800af6e:	6879      	ldr	r1, [r7, #4]
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f001 f8bc 	bl	800c0ee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af76:	2300      	movs	r3, #0
 800af78:	2200      	movs	r2, #0
 800af7a:	2100      	movs	r1, #0
 800af7c:	68f8      	ldr	r0, [r7, #12]
 800af7e:	f001 fd97 	bl	800cab0 <USBD_LL_PrepareReceive>
 800af82:	e03f      	b.n	800b004 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	68da      	ldr	r2, [r3, #12]
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	689b      	ldr	r3, [r3, #8]
 800af8c:	429a      	cmp	r2, r3
 800af8e:	d11c      	bne.n	800afca <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	685a      	ldr	r2, [r3, #4]
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800af98:	429a      	cmp	r2, r3
 800af9a:	d316      	bcc.n	800afca <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	685a      	ldr	r2, [r3, #4]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d20f      	bcs.n	800afca <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800afaa:	2200      	movs	r2, #0
 800afac:	2100      	movs	r1, #0
 800afae:	68f8      	ldr	r0, [r7, #12]
 800afb0:	f001 f89d 	bl	800c0ee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2200      	movs	r2, #0
 800afb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800afbc:	2300      	movs	r3, #0
 800afbe:	2200      	movs	r2, #0
 800afc0:	2100      	movs	r1, #0
 800afc2:	68f8      	ldr	r0, [r7, #12]
 800afc4:	f001 fd74 	bl	800cab0 <USBD_LL_PrepareReceive>
 800afc8:	e01c      	b.n	800b004 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d10f      	bne.n	800aff6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d009      	beq.n	800aff6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2200      	movs	r2, #0
 800afe6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	68f8      	ldr	r0, [r7, #12]
 800aff4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aff6:	2180      	movs	r1, #128	@ 0x80
 800aff8:	68f8      	ldr	r0, [r7, #12]
 800affa:	f001 fcaf 	bl	800c95c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f001 f8c7 	bl	800c192 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d03a      	beq.n	800b084 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b00e:	68f8      	ldr	r0, [r7, #12]
 800b010:	f7ff fe42 	bl	800ac98 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2200      	movs	r2, #0
 800b018:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b01c:	e032      	b.n	800b084 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b01e:	7afb      	ldrb	r3, [r7, #11]
 800b020:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b024:	b2db      	uxtb	r3, r3
 800b026:	4619      	mov	r1, r3
 800b028:	68f8      	ldr	r0, [r7, #12]
 800b02a:	f000 f985 	bl	800b338 <USBD_CoreFindEP>
 800b02e:	4603      	mov	r3, r0
 800b030:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b032:	7dfb      	ldrb	r3, [r7, #23]
 800b034:	2bff      	cmp	r3, #255	@ 0xff
 800b036:	d025      	beq.n	800b084 <USBD_LL_DataInStage+0x15a>
 800b038:	7dfb      	ldrb	r3, [r7, #23]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d122      	bne.n	800b084 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b044:	b2db      	uxtb	r3, r3
 800b046:	2b03      	cmp	r3, #3
 800b048:	d11c      	bne.n	800b084 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b04a:	7dfa      	ldrb	r2, [r7, #23]
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	32ae      	adds	r2, #174	@ 0xae
 800b050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b054:	695b      	ldr	r3, [r3, #20]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d014      	beq.n	800b084 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b05a:	7dfa      	ldrb	r2, [r7, #23]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b062:	7dfa      	ldrb	r2, [r7, #23]
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	32ae      	adds	r2, #174	@ 0xae
 800b068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b06c:	695b      	ldr	r3, [r3, #20]
 800b06e:	7afa      	ldrb	r2, [r7, #11]
 800b070:	4611      	mov	r1, r2
 800b072:	68f8      	ldr	r0, [r7, #12]
 800b074:	4798      	blx	r3
 800b076:	4603      	mov	r3, r0
 800b078:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b07a:	7dbb      	ldrb	r3, [r7, #22]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d001      	beq.n	800b084 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b080:	7dbb      	ldrb	r3, [r7, #22]
 800b082:	e000      	b.n	800b086 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3718      	adds	r7, #24
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b084      	sub	sp, #16
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b096:	2300      	movs	r3, #0
 800b098:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2201      	movs	r2, #1
 800b09e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d014      	beq.n	800b0f4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d00e      	beq.n	800b0f4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	6852      	ldr	r2, [r2, #4]
 800b0e2:	b2d2      	uxtb	r2, r2
 800b0e4:	4611      	mov	r1, r2
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	4798      	blx	r3
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d001      	beq.n	800b0f4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b0f0:	2303      	movs	r3, #3
 800b0f2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b0f4:	2340      	movs	r3, #64	@ 0x40
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	2100      	movs	r1, #0
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f001 fbe9 	bl	800c8d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2201      	movs	r2, #1
 800b104:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2240      	movs	r2, #64	@ 0x40
 800b10c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b110:	2340      	movs	r3, #64	@ 0x40
 800b112:	2200      	movs	r2, #0
 800b114:	2180      	movs	r1, #128	@ 0x80
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f001 fbdb 	bl	800c8d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2201      	movs	r2, #1
 800b120:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2240      	movs	r2, #64	@ 0x40
 800b126:	621a      	str	r2, [r3, #32]

  return ret;
 800b128:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b132:	b480      	push	{r7}
 800b134:	b083      	sub	sp, #12
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	460b      	mov	r3, r1
 800b13c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	78fa      	ldrb	r2, [r7, #3]
 800b142:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b144:	2300      	movs	r3, #0
}
 800b146:	4618      	mov	r0, r3
 800b148:	370c      	adds	r7, #12
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr

0800b152 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b152:	b480      	push	{r7}
 800b154:	b083      	sub	sp, #12
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b04      	cmp	r3, #4
 800b164:	d006      	beq.n	800b174 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b16c:	b2da      	uxtb	r2, r3
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2204      	movs	r2, #4
 800b178:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b17c:	2300      	movs	r3, #0
}
 800b17e:	4618      	mov	r0, r3
 800b180:	370c      	adds	r7, #12
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr

0800b18a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b18a:	b480      	push	{r7}
 800b18c:	b083      	sub	sp, #12
 800b18e:	af00      	add	r7, sp, #0
 800b190:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	2b04      	cmp	r3, #4
 800b19c:	d106      	bne.n	800b1ac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b1a4:	b2da      	uxtb	r2, r3
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	370c      	adds	r7, #12
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr

0800b1ba <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b082      	sub	sp, #8
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b03      	cmp	r3, #3
 800b1cc:	d110      	bne.n	800b1f0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d00b      	beq.n	800b1f0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1de:	69db      	ldr	r3, [r3, #28]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d005      	beq.n	800b1f0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1ea:	69db      	ldr	r3, [r3, #28]
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b1f0:	2300      	movs	r3, #0
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b082      	sub	sp, #8
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
 800b202:	460b      	mov	r3, r1
 800b204:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	32ae      	adds	r2, #174	@ 0xae
 800b210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d101      	bne.n	800b21c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b218:	2303      	movs	r3, #3
 800b21a:	e01c      	b.n	800b256 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b222:	b2db      	uxtb	r3, r3
 800b224:	2b03      	cmp	r3, #3
 800b226:	d115      	bne.n	800b254 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	32ae      	adds	r2, #174	@ 0xae
 800b232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b236:	6a1b      	ldr	r3, [r3, #32]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00b      	beq.n	800b254 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	32ae      	adds	r2, #174	@ 0xae
 800b246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b24a:	6a1b      	ldr	r3, [r3, #32]
 800b24c:	78fa      	ldrb	r2, [r7, #3]
 800b24e:	4611      	mov	r1, r2
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3708      	adds	r7, #8
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}

0800b25e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b25e:	b580      	push	{r7, lr}
 800b260:	b082      	sub	sp, #8
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
 800b266:	460b      	mov	r3, r1
 800b268:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	32ae      	adds	r2, #174	@ 0xae
 800b274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d101      	bne.n	800b280 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b27c:	2303      	movs	r3, #3
 800b27e:	e01c      	b.n	800b2ba <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b286:	b2db      	uxtb	r3, r3
 800b288:	2b03      	cmp	r3, #3
 800b28a:	d115      	bne.n	800b2b8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	32ae      	adds	r2, #174	@ 0xae
 800b296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b29a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d00b      	beq.n	800b2b8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	32ae      	adds	r2, #174	@ 0xae
 800b2aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2b0:	78fa      	ldrb	r2, [r7, #3]
 800b2b2:	4611      	mov	r1, r2
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3708      	adds	r7, #8
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}

0800b2c2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b2c2:	b480      	push	{r7}
 800b2c4:	b083      	sub	sp, #12
 800b2c6:	af00      	add	r7, sp, #0
 800b2c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d00e      	beq.n	800b314 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	6852      	ldr	r2, [r2, #4]
 800b302:	b2d2      	uxtb	r2, r2
 800b304:	4611      	mov	r1, r2
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	4798      	blx	r3
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d001      	beq.n	800b314 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b310:	2303      	movs	r3, #3
 800b312:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b314:	7bfb      	ldrb	r3, [r7, #15]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}

0800b31e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b31e:	b480      	push	{r7}
 800b320:	b083      	sub	sp, #12
 800b322:	af00      	add	r7, sp, #0
 800b324:	6078      	str	r0, [r7, #4]
 800b326:	460b      	mov	r3, r1
 800b328:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b32a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	460b      	mov	r3, r1
 800b342:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b344:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b346:	4618      	mov	r0, r3
 800b348:	370c      	adds	r7, #12
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr

0800b352 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b352:	b580      	push	{r7, lr}
 800b354:	b086      	sub	sp, #24
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
 800b35a:	460b      	mov	r3, r1
 800b35c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b366:	2300      	movs	r3, #0
 800b368:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	885b      	ldrh	r3, [r3, #2]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	7812      	ldrb	r2, [r2, #0]
 800b374:	4293      	cmp	r3, r2
 800b376:	d91f      	bls.n	800b3b8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b37e:	e013      	b.n	800b3a8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b380:	f107 030a 	add.w	r3, r7, #10
 800b384:	4619      	mov	r1, r3
 800b386:	6978      	ldr	r0, [r7, #20]
 800b388:	f000 f81b 	bl	800b3c2 <USBD_GetNextDesc>
 800b38c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	785b      	ldrb	r3, [r3, #1]
 800b392:	2b05      	cmp	r3, #5
 800b394:	d108      	bne.n	800b3a8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	789b      	ldrb	r3, [r3, #2]
 800b39e:	78fa      	ldrb	r2, [r7, #3]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d008      	beq.n	800b3b6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	885b      	ldrh	r3, [r3, #2]
 800b3ac:	b29a      	uxth	r2, r3
 800b3ae:	897b      	ldrh	r3, [r7, #10]
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d8e5      	bhi.n	800b380 <USBD_GetEpDesc+0x2e>
 800b3b4:	e000      	b.n	800b3b8 <USBD_GetEpDesc+0x66>
          break;
 800b3b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b3b8:	693b      	ldr	r3, [r7, #16]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b3c2:	b480      	push	{r7}
 800b3c4:	b085      	sub	sp, #20
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	6078      	str	r0, [r7, #4]
 800b3ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	881b      	ldrh	r3, [r3, #0]
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	7812      	ldrb	r2, [r2, #0]
 800b3d8:	4413      	add	r3, r2
 800b3da:	b29a      	uxth	r2, r3
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	4413      	add	r3, r2
 800b3ea:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3714      	adds	r7, #20
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr

0800b3fa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b3fa:	b480      	push	{r7}
 800b3fc:	b087      	sub	sp, #28
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	3301      	adds	r3, #1
 800b410:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b418:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b41c:	021b      	lsls	r3, r3, #8
 800b41e:	b21a      	sxth	r2, r3
 800b420:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b424:	4313      	orrs	r3, r2
 800b426:	b21b      	sxth	r3, r3
 800b428:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b42a:	89fb      	ldrh	r3, [r7, #14]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	371c      	adds	r7, #28
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b084      	sub	sp, #16
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b442:	2300      	movs	r3, #0
 800b444:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b44e:	2b40      	cmp	r3, #64	@ 0x40
 800b450:	d005      	beq.n	800b45e <USBD_StdDevReq+0x26>
 800b452:	2b40      	cmp	r3, #64	@ 0x40
 800b454:	d857      	bhi.n	800b506 <USBD_StdDevReq+0xce>
 800b456:	2b00      	cmp	r3, #0
 800b458:	d00f      	beq.n	800b47a <USBD_StdDevReq+0x42>
 800b45a:	2b20      	cmp	r3, #32
 800b45c:	d153      	bne.n	800b506 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	32ae      	adds	r2, #174	@ 0xae
 800b468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	6839      	ldr	r1, [r7, #0]
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	4798      	blx	r3
 800b474:	4603      	mov	r3, r0
 800b476:	73fb      	strb	r3, [r7, #15]
      break;
 800b478:	e04a      	b.n	800b510 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	785b      	ldrb	r3, [r3, #1]
 800b47e:	2b09      	cmp	r3, #9
 800b480:	d83b      	bhi.n	800b4fa <USBD_StdDevReq+0xc2>
 800b482:	a201      	add	r2, pc, #4	@ (adr r2, 800b488 <USBD_StdDevReq+0x50>)
 800b484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b488:	0800b4dd 	.word	0x0800b4dd
 800b48c:	0800b4f1 	.word	0x0800b4f1
 800b490:	0800b4fb 	.word	0x0800b4fb
 800b494:	0800b4e7 	.word	0x0800b4e7
 800b498:	0800b4fb 	.word	0x0800b4fb
 800b49c:	0800b4bb 	.word	0x0800b4bb
 800b4a0:	0800b4b1 	.word	0x0800b4b1
 800b4a4:	0800b4fb 	.word	0x0800b4fb
 800b4a8:	0800b4d3 	.word	0x0800b4d3
 800b4ac:	0800b4c5 	.word	0x0800b4c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b4b0:	6839      	ldr	r1, [r7, #0]
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fa3c 	bl	800b930 <USBD_GetDescriptor>
          break;
 800b4b8:	e024      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b4ba:	6839      	ldr	r1, [r7, #0]
 800b4bc:	6878      	ldr	r0, [r7, #4]
 800b4be:	f000 fba1 	bl	800bc04 <USBD_SetAddress>
          break;
 800b4c2:	e01f      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 fbe0 	bl	800bc8c <USBD_SetConfig>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]
          break;
 800b4d0:	e018      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b4d2:	6839      	ldr	r1, [r7, #0]
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f000 fc83 	bl	800bde0 <USBD_GetConfig>
          break;
 800b4da:	e013      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b4dc:	6839      	ldr	r1, [r7, #0]
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 fcb4 	bl	800be4c <USBD_GetStatus>
          break;
 800b4e4:	e00e      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b4e6:	6839      	ldr	r1, [r7, #0]
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f000 fce3 	bl	800beb4 <USBD_SetFeature>
          break;
 800b4ee:	e009      	b.n	800b504 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b4f0:	6839      	ldr	r1, [r7, #0]
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 fd07 	bl	800bf06 <USBD_ClrFeature>
          break;
 800b4f8:	e004      	b.n	800b504 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 fd5e 	bl	800bfbe <USBD_CtlError>
          break;
 800b502:	bf00      	nop
      }
      break;
 800b504:	e004      	b.n	800b510 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b506:	6839      	ldr	r1, [r7, #0]
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 fd58 	bl	800bfbe <USBD_CtlError>
      break;
 800b50e:	bf00      	nop
  }

  return ret;
 800b510:	7bfb      	ldrb	r3, [r7, #15]
}
 800b512:	4618      	mov	r0, r3
 800b514:	3710      	adds	r7, #16
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop

0800b51c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b526:	2300      	movs	r3, #0
 800b528:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b532:	2b40      	cmp	r3, #64	@ 0x40
 800b534:	d005      	beq.n	800b542 <USBD_StdItfReq+0x26>
 800b536:	2b40      	cmp	r3, #64	@ 0x40
 800b538:	d852      	bhi.n	800b5e0 <USBD_StdItfReq+0xc4>
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d001      	beq.n	800b542 <USBD_StdItfReq+0x26>
 800b53e:	2b20      	cmp	r3, #32
 800b540:	d14e      	bne.n	800b5e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b548:	b2db      	uxtb	r3, r3
 800b54a:	3b01      	subs	r3, #1
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d840      	bhi.n	800b5d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	889b      	ldrh	r3, [r3, #4]
 800b554:	b2db      	uxtb	r3, r3
 800b556:	2b01      	cmp	r3, #1
 800b558:	d836      	bhi.n	800b5c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	889b      	ldrh	r3, [r3, #4]
 800b55e:	b2db      	uxtb	r3, r3
 800b560:	4619      	mov	r1, r3
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f7ff fedb 	bl	800b31e <USBD_CoreFindIF>
 800b568:	4603      	mov	r3, r0
 800b56a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b56c:	7bbb      	ldrb	r3, [r7, #14]
 800b56e:	2bff      	cmp	r3, #255	@ 0xff
 800b570:	d01d      	beq.n	800b5ae <USBD_StdItfReq+0x92>
 800b572:	7bbb      	ldrb	r3, [r7, #14]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d11a      	bne.n	800b5ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b578:	7bba      	ldrb	r2, [r7, #14]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	32ae      	adds	r2, #174	@ 0xae
 800b57e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b582:	689b      	ldr	r3, [r3, #8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d00f      	beq.n	800b5a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b588:	7bba      	ldrb	r2, [r7, #14]
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b590:	7bba      	ldrb	r2, [r7, #14]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	32ae      	adds	r2, #174	@ 0xae
 800b596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b59a:	689b      	ldr	r3, [r3, #8]
 800b59c:	6839      	ldr	r1, [r7, #0]
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	4798      	blx	r3
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b5a6:	e004      	b.n	800b5b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b5a8:	2303      	movs	r3, #3
 800b5aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b5ac:	e001      	b.n	800b5b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	88db      	ldrh	r3, [r3, #6]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d110      	bne.n	800b5dc <USBD_StdItfReq+0xc0>
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10d      	bne.n	800b5dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 fdd3 	bl	800c16c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b5c6:	e009      	b.n	800b5dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b5c8:	6839      	ldr	r1, [r7, #0]
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 fcf7 	bl	800bfbe <USBD_CtlError>
          break;
 800b5d0:	e004      	b.n	800b5dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b5d2:	6839      	ldr	r1, [r7, #0]
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 fcf2 	bl	800bfbe <USBD_CtlError>
          break;
 800b5da:	e000      	b.n	800b5de <USBD_StdItfReq+0xc2>
          break;
 800b5dc:	bf00      	nop
      }
      break;
 800b5de:	e004      	b.n	800b5ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b5e0:	6839      	ldr	r1, [r7, #0]
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f000 fceb 	bl	800bfbe <USBD_CtlError>
      break;
 800b5e8:	bf00      	nop
  }

  return ret;
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
 800b5fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b5fe:	2300      	movs	r3, #0
 800b600:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	889b      	ldrh	r3, [r3, #4]
 800b606:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b610:	2b40      	cmp	r3, #64	@ 0x40
 800b612:	d007      	beq.n	800b624 <USBD_StdEPReq+0x30>
 800b614:	2b40      	cmp	r3, #64	@ 0x40
 800b616:	f200 817f 	bhi.w	800b918 <USBD_StdEPReq+0x324>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d02a      	beq.n	800b674 <USBD_StdEPReq+0x80>
 800b61e:	2b20      	cmp	r3, #32
 800b620:	f040 817a 	bne.w	800b918 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	4619      	mov	r1, r3
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f7ff fe85 	bl	800b338 <USBD_CoreFindEP>
 800b62e:	4603      	mov	r3, r0
 800b630:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b632:	7b7b      	ldrb	r3, [r7, #13]
 800b634:	2bff      	cmp	r3, #255	@ 0xff
 800b636:	f000 8174 	beq.w	800b922 <USBD_StdEPReq+0x32e>
 800b63a:	7b7b      	ldrb	r3, [r7, #13]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f040 8170 	bne.w	800b922 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b642:	7b7a      	ldrb	r2, [r7, #13]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b64a:	7b7a      	ldrb	r2, [r7, #13]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	32ae      	adds	r2, #174	@ 0xae
 800b650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	2b00      	cmp	r3, #0
 800b658:	f000 8163 	beq.w	800b922 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b65c:	7b7a      	ldrb	r2, [r7, #13]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	32ae      	adds	r2, #174	@ 0xae
 800b662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	6839      	ldr	r1, [r7, #0]
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	4798      	blx	r3
 800b66e:	4603      	mov	r3, r0
 800b670:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b672:	e156      	b.n	800b922 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	785b      	ldrb	r3, [r3, #1]
 800b678:	2b03      	cmp	r3, #3
 800b67a:	d008      	beq.n	800b68e <USBD_StdEPReq+0x9a>
 800b67c:	2b03      	cmp	r3, #3
 800b67e:	f300 8145 	bgt.w	800b90c <USBD_StdEPReq+0x318>
 800b682:	2b00      	cmp	r3, #0
 800b684:	f000 809b 	beq.w	800b7be <USBD_StdEPReq+0x1ca>
 800b688:	2b01      	cmp	r3, #1
 800b68a:	d03c      	beq.n	800b706 <USBD_StdEPReq+0x112>
 800b68c:	e13e      	b.n	800b90c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b694:	b2db      	uxtb	r3, r3
 800b696:	2b02      	cmp	r3, #2
 800b698:	d002      	beq.n	800b6a0 <USBD_StdEPReq+0xac>
 800b69a:	2b03      	cmp	r3, #3
 800b69c:	d016      	beq.n	800b6cc <USBD_StdEPReq+0xd8>
 800b69e:	e02c      	b.n	800b6fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6a0:	7bbb      	ldrb	r3, [r7, #14]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d00d      	beq.n	800b6c2 <USBD_StdEPReq+0xce>
 800b6a6:	7bbb      	ldrb	r3, [r7, #14]
 800b6a8:	2b80      	cmp	r3, #128	@ 0x80
 800b6aa:	d00a      	beq.n	800b6c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b6ac:	7bbb      	ldrb	r3, [r7, #14]
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f001 f953 	bl	800c95c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6b6:	2180      	movs	r1, #128	@ 0x80
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f001 f94f 	bl	800c95c <USBD_LL_StallEP>
 800b6be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b6c0:	e020      	b.n	800b704 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b6c2:	6839      	ldr	r1, [r7, #0]
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f000 fc7a 	bl	800bfbe <USBD_CtlError>
              break;
 800b6ca:	e01b      	b.n	800b704 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	885b      	ldrh	r3, [r3, #2]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d10e      	bne.n	800b6f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b6d4:	7bbb      	ldrb	r3, [r7, #14]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00b      	beq.n	800b6f2 <USBD_StdEPReq+0xfe>
 800b6da:	7bbb      	ldrb	r3, [r7, #14]
 800b6dc:	2b80      	cmp	r3, #128	@ 0x80
 800b6de:	d008      	beq.n	800b6f2 <USBD_StdEPReq+0xfe>
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	88db      	ldrh	r3, [r3, #6]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d104      	bne.n	800b6f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b6e8:	7bbb      	ldrb	r3, [r7, #14]
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f001 f935 	bl	800c95c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 fd3a 	bl	800c16c <USBD_CtlSendStatus>

              break;
 800b6f8:	e004      	b.n	800b704 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b6fa:	6839      	ldr	r1, [r7, #0]
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f000 fc5e 	bl	800bfbe <USBD_CtlError>
              break;
 800b702:	bf00      	nop
          }
          break;
 800b704:	e107      	b.n	800b916 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	2b02      	cmp	r3, #2
 800b710:	d002      	beq.n	800b718 <USBD_StdEPReq+0x124>
 800b712:	2b03      	cmp	r3, #3
 800b714:	d016      	beq.n	800b744 <USBD_StdEPReq+0x150>
 800b716:	e04b      	b.n	800b7b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b718:	7bbb      	ldrb	r3, [r7, #14]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d00d      	beq.n	800b73a <USBD_StdEPReq+0x146>
 800b71e:	7bbb      	ldrb	r3, [r7, #14]
 800b720:	2b80      	cmp	r3, #128	@ 0x80
 800b722:	d00a      	beq.n	800b73a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b724:	7bbb      	ldrb	r3, [r7, #14]
 800b726:	4619      	mov	r1, r3
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f001 f917 	bl	800c95c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b72e:	2180      	movs	r1, #128	@ 0x80
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f001 f913 	bl	800c95c <USBD_LL_StallEP>
 800b736:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b738:	e040      	b.n	800b7bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b73a:	6839      	ldr	r1, [r7, #0]
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fc3e 	bl	800bfbe <USBD_CtlError>
              break;
 800b742:	e03b      	b.n	800b7bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	885b      	ldrh	r3, [r3, #2]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d136      	bne.n	800b7ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b74c:	7bbb      	ldrb	r3, [r7, #14]
 800b74e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b752:	2b00      	cmp	r3, #0
 800b754:	d004      	beq.n	800b760 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b756:	7bbb      	ldrb	r3, [r7, #14]
 800b758:	4619      	mov	r1, r3
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f001 f91d 	bl	800c99a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 fd03 	bl	800c16c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b766:	7bbb      	ldrb	r3, [r7, #14]
 800b768:	4619      	mov	r1, r3
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f7ff fde4 	bl	800b338 <USBD_CoreFindEP>
 800b770:	4603      	mov	r3, r0
 800b772:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b774:	7b7b      	ldrb	r3, [r7, #13]
 800b776:	2bff      	cmp	r3, #255	@ 0xff
 800b778:	d01f      	beq.n	800b7ba <USBD_StdEPReq+0x1c6>
 800b77a:	7b7b      	ldrb	r3, [r7, #13]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d11c      	bne.n	800b7ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b780:	7b7a      	ldrb	r2, [r7, #13]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b788:	7b7a      	ldrb	r2, [r7, #13]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	32ae      	adds	r2, #174	@ 0xae
 800b78e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d010      	beq.n	800b7ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b798:	7b7a      	ldrb	r2, [r7, #13]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	32ae      	adds	r2, #174	@ 0xae
 800b79e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	6839      	ldr	r1, [r7, #0]
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	4798      	blx	r3
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b7ae:	e004      	b.n	800b7ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b7b0:	6839      	ldr	r1, [r7, #0]
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f000 fc03 	bl	800bfbe <USBD_CtlError>
              break;
 800b7b8:	e000      	b.n	800b7bc <USBD_StdEPReq+0x1c8>
              break;
 800b7ba:	bf00      	nop
          }
          break;
 800b7bc:	e0ab      	b.n	800b916 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	2b02      	cmp	r3, #2
 800b7c8:	d002      	beq.n	800b7d0 <USBD_StdEPReq+0x1dc>
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	d032      	beq.n	800b834 <USBD_StdEPReq+0x240>
 800b7ce:	e097      	b.n	800b900 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7d0:	7bbb      	ldrb	r3, [r7, #14]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <USBD_StdEPReq+0x1f2>
 800b7d6:	7bbb      	ldrb	r3, [r7, #14]
 800b7d8:	2b80      	cmp	r3, #128	@ 0x80
 800b7da:	d004      	beq.n	800b7e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b7dc:	6839      	ldr	r1, [r7, #0]
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 fbed 	bl	800bfbe <USBD_CtlError>
                break;
 800b7e4:	e091      	b.n	800b90a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	da0b      	bge.n	800b806 <USBD_StdEPReq+0x212>
 800b7ee:	7bbb      	ldrb	r3, [r7, #14]
 800b7f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b7f4:	4613      	mov	r3, r2
 800b7f6:	009b      	lsls	r3, r3, #2
 800b7f8:	4413      	add	r3, r2
 800b7fa:	009b      	lsls	r3, r3, #2
 800b7fc:	3310      	adds	r3, #16
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	4413      	add	r3, r2
 800b802:	3304      	adds	r3, #4
 800b804:	e00b      	b.n	800b81e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b806:	7bbb      	ldrb	r3, [r7, #14]
 800b808:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b80c:	4613      	mov	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	4413      	add	r3, r2
 800b81c:	3304      	adds	r3, #4
 800b81e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	2200      	movs	r2, #0
 800b824:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	2202      	movs	r2, #2
 800b82a:	4619      	mov	r1, r3
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 fc43 	bl	800c0b8 <USBD_CtlSendData>
              break;
 800b832:	e06a      	b.n	800b90a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b834:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	da11      	bge.n	800b860 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b83c:	7bbb      	ldrb	r3, [r7, #14]
 800b83e:	f003 020f 	and.w	r2, r3, #15
 800b842:	6879      	ldr	r1, [r7, #4]
 800b844:	4613      	mov	r3, r2
 800b846:	009b      	lsls	r3, r3, #2
 800b848:	4413      	add	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	440b      	add	r3, r1
 800b84e:	3324      	adds	r3, #36	@ 0x24
 800b850:	881b      	ldrh	r3, [r3, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d117      	bne.n	800b886 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b856:	6839      	ldr	r1, [r7, #0]
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 fbb0 	bl	800bfbe <USBD_CtlError>
                  break;
 800b85e:	e054      	b.n	800b90a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b860:	7bbb      	ldrb	r3, [r7, #14]
 800b862:	f003 020f 	and.w	r2, r3, #15
 800b866:	6879      	ldr	r1, [r7, #4]
 800b868:	4613      	mov	r3, r2
 800b86a:	009b      	lsls	r3, r3, #2
 800b86c:	4413      	add	r3, r2
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	440b      	add	r3, r1
 800b872:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b876:	881b      	ldrh	r3, [r3, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d104      	bne.n	800b886 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b87c:	6839      	ldr	r1, [r7, #0]
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 fb9d 	bl	800bfbe <USBD_CtlError>
                  break;
 800b884:	e041      	b.n	800b90a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b886:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	da0b      	bge.n	800b8a6 <USBD_StdEPReq+0x2b2>
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b894:	4613      	mov	r3, r2
 800b896:	009b      	lsls	r3, r3, #2
 800b898:	4413      	add	r3, r2
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	3310      	adds	r3, #16
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	3304      	adds	r3, #4
 800b8a4:	e00b      	b.n	800b8be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b8a6:	7bbb      	ldrb	r3, [r7, #14]
 800b8a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b8ac:	4613      	mov	r3, r2
 800b8ae:	009b      	lsls	r3, r3, #2
 800b8b0:	4413      	add	r3, r2
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	4413      	add	r3, r2
 800b8bc:	3304      	adds	r3, #4
 800b8be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b8c0:	7bbb      	ldrb	r3, [r7, #14]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d002      	beq.n	800b8cc <USBD_StdEPReq+0x2d8>
 800b8c6:	7bbb      	ldrb	r3, [r7, #14]
 800b8c8:	2b80      	cmp	r3, #128	@ 0x80
 800b8ca:	d103      	bne.n	800b8d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	601a      	str	r2, [r3, #0]
 800b8d2:	e00e      	b.n	800b8f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b8d4:	7bbb      	ldrb	r3, [r7, #14]
 800b8d6:	4619      	mov	r1, r3
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	f001 f87d 	bl	800c9d8 <USBD_LL_IsStallEP>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d003      	beq.n	800b8ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	2201      	movs	r2, #1
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	e002      	b.n	800b8f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	2202      	movs	r2, #2
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 fbdd 	bl	800c0b8 <USBD_CtlSendData>
              break;
 800b8fe:	e004      	b.n	800b90a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b900:	6839      	ldr	r1, [r7, #0]
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f000 fb5b 	bl	800bfbe <USBD_CtlError>
              break;
 800b908:	bf00      	nop
          }
          break;
 800b90a:	e004      	b.n	800b916 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b90c:	6839      	ldr	r1, [r7, #0]
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f000 fb55 	bl	800bfbe <USBD_CtlError>
          break;
 800b914:	bf00      	nop
      }
      break;
 800b916:	e005      	b.n	800b924 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b918:	6839      	ldr	r1, [r7, #0]
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 fb4f 	bl	800bfbe <USBD_CtlError>
      break;
 800b920:	e000      	b.n	800b924 <USBD_StdEPReq+0x330>
      break;
 800b922:	bf00      	nop
  }

  return ret;
 800b924:	7bfb      	ldrb	r3, [r7, #15]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b93a:	2300      	movs	r3, #0
 800b93c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b93e:	2300      	movs	r3, #0
 800b940:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b942:	2300      	movs	r3, #0
 800b944:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	885b      	ldrh	r3, [r3, #2]
 800b94a:	0a1b      	lsrs	r3, r3, #8
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	3b01      	subs	r3, #1
 800b950:	2b06      	cmp	r3, #6
 800b952:	f200 8128 	bhi.w	800bba6 <USBD_GetDescriptor+0x276>
 800b956:	a201      	add	r2, pc, #4	@ (adr r2, 800b95c <USBD_GetDescriptor+0x2c>)
 800b958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95c:	0800b979 	.word	0x0800b979
 800b960:	0800b991 	.word	0x0800b991
 800b964:	0800b9d1 	.word	0x0800b9d1
 800b968:	0800bba7 	.word	0x0800bba7
 800b96c:	0800bba7 	.word	0x0800bba7
 800b970:	0800bb47 	.word	0x0800bb47
 800b974:	0800bb73 	.word	0x0800bb73
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	7c12      	ldrb	r2, [r2, #16]
 800b984:	f107 0108 	add.w	r1, r7, #8
 800b988:	4610      	mov	r0, r2
 800b98a:	4798      	blx	r3
 800b98c:	60f8      	str	r0, [r7, #12]
      break;
 800b98e:	e112      	b.n	800bbb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	7c1b      	ldrb	r3, [r3, #16]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d10d      	bne.n	800b9b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9a0:	f107 0208 	add.w	r2, r7, #8
 800b9a4:	4610      	mov	r0, r2
 800b9a6:	4798      	blx	r3
 800b9a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	2202      	movs	r2, #2
 800b9b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b9b2:	e100      	b.n	800bbb6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9bc:	f107 0208 	add.w	r2, r7, #8
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	4798      	blx	r3
 800b9c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	2202      	movs	r2, #2
 800b9cc:	701a      	strb	r2, [r3, #0]
      break;
 800b9ce:	e0f2      	b.n	800bbb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	885b      	ldrh	r3, [r3, #2]
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	2b05      	cmp	r3, #5
 800b9d8:	f200 80ac 	bhi.w	800bb34 <USBD_GetDescriptor+0x204>
 800b9dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b9e4 <USBD_GetDescriptor+0xb4>)
 800b9de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9e2:	bf00      	nop
 800b9e4:	0800b9fd 	.word	0x0800b9fd
 800b9e8:	0800ba31 	.word	0x0800ba31
 800b9ec:	0800ba65 	.word	0x0800ba65
 800b9f0:	0800ba99 	.word	0x0800ba99
 800b9f4:	0800bacd 	.word	0x0800bacd
 800b9f8:	0800bb01 	.word	0x0800bb01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00b      	beq.n	800ba20 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba0e:	685b      	ldr	r3, [r3, #4]
 800ba10:	687a      	ldr	r2, [r7, #4]
 800ba12:	7c12      	ldrb	r2, [r2, #16]
 800ba14:	f107 0108 	add.w	r1, r7, #8
 800ba18:	4610      	mov	r0, r2
 800ba1a:	4798      	blx	r3
 800ba1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba1e:	e091      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba20:	6839      	ldr	r1, [r7, #0]
 800ba22:	6878      	ldr	r0, [r7, #4]
 800ba24:	f000 facb 	bl	800bfbe <USBD_CtlError>
            err++;
 800ba28:	7afb      	ldrb	r3, [r7, #11]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba2e:	e089      	b.n	800bb44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba36:	689b      	ldr	r3, [r3, #8]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00b      	beq.n	800ba54 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba42:	689b      	ldr	r3, [r3, #8]
 800ba44:	687a      	ldr	r2, [r7, #4]
 800ba46:	7c12      	ldrb	r2, [r2, #16]
 800ba48:	f107 0108 	add.w	r1, r7, #8
 800ba4c:	4610      	mov	r0, r2
 800ba4e:	4798      	blx	r3
 800ba50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba52:	e077      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba54:	6839      	ldr	r1, [r7, #0]
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f000 fab1 	bl	800bfbe <USBD_CtlError>
            err++;
 800ba5c:	7afb      	ldrb	r3, [r7, #11]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	72fb      	strb	r3, [r7, #11]
          break;
 800ba62:	e06f      	b.n	800bb44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba6a:	68db      	ldr	r3, [r3, #12]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d00b      	beq.n	800ba88 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba76:	68db      	ldr	r3, [r3, #12]
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	7c12      	ldrb	r2, [r2, #16]
 800ba7c:	f107 0108 	add.w	r1, r7, #8
 800ba80:	4610      	mov	r0, r2
 800ba82:	4798      	blx	r3
 800ba84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba86:	e05d      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba88:	6839      	ldr	r1, [r7, #0]
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 fa97 	bl	800bfbe <USBD_CtlError>
            err++;
 800ba90:	7afb      	ldrb	r3, [r7, #11]
 800ba92:	3301      	adds	r3, #1
 800ba94:	72fb      	strb	r3, [r7, #11]
          break;
 800ba96:	e055      	b.n	800bb44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba9e:	691b      	ldr	r3, [r3, #16]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d00b      	beq.n	800babc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	687a      	ldr	r2, [r7, #4]
 800baae:	7c12      	ldrb	r2, [r2, #16]
 800bab0:	f107 0108 	add.w	r1, r7, #8
 800bab4:	4610      	mov	r0, r2
 800bab6:	4798      	blx	r3
 800bab8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800baba:	e043      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800babc:	6839      	ldr	r1, [r7, #0]
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 fa7d 	bl	800bfbe <USBD_CtlError>
            err++;
 800bac4:	7afb      	ldrb	r3, [r7, #11]
 800bac6:	3301      	adds	r3, #1
 800bac8:	72fb      	strb	r3, [r7, #11]
          break;
 800baca:	e03b      	b.n	800bb44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bad2:	695b      	ldr	r3, [r3, #20]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d00b      	beq.n	800baf0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bade:	695b      	ldr	r3, [r3, #20]
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	7c12      	ldrb	r2, [r2, #16]
 800bae4:	f107 0108 	add.w	r1, r7, #8
 800bae8:	4610      	mov	r0, r2
 800baea:	4798      	blx	r3
 800baec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800baee:	e029      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800baf0:	6839      	ldr	r1, [r7, #0]
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	f000 fa63 	bl	800bfbe <USBD_CtlError>
            err++;
 800baf8:	7afb      	ldrb	r3, [r7, #11]
 800bafa:	3301      	adds	r3, #1
 800bafc:	72fb      	strb	r3, [r7, #11]
          break;
 800bafe:	e021      	b.n	800bb44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb06:	699b      	ldr	r3, [r3, #24]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d00b      	beq.n	800bb24 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb12:	699b      	ldr	r3, [r3, #24]
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	7c12      	ldrb	r2, [r2, #16]
 800bb18:	f107 0108 	add.w	r1, r7, #8
 800bb1c:	4610      	mov	r0, r2
 800bb1e:	4798      	blx	r3
 800bb20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb22:	e00f      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f000 fa49 	bl	800bfbe <USBD_CtlError>
            err++;
 800bb2c:	7afb      	ldrb	r3, [r7, #11]
 800bb2e:	3301      	adds	r3, #1
 800bb30:	72fb      	strb	r3, [r7, #11]
          break;
 800bb32:	e007      	b.n	800bb44 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bb34:	6839      	ldr	r1, [r7, #0]
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 fa41 	bl	800bfbe <USBD_CtlError>
          err++;
 800bb3c:	7afb      	ldrb	r3, [r7, #11]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bb42:	bf00      	nop
      }
      break;
 800bb44:	e037      	b.n	800bbb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	7c1b      	ldrb	r3, [r3, #16]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d109      	bne.n	800bb62 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb56:	f107 0208 	add.w	r2, r7, #8
 800bb5a:	4610      	mov	r0, r2
 800bb5c:	4798      	blx	r3
 800bb5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb60:	e029      	b.n	800bbb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bb62:	6839      	ldr	r1, [r7, #0]
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fa2a 	bl	800bfbe <USBD_CtlError>
        err++;
 800bb6a:	7afb      	ldrb	r3, [r7, #11]
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	72fb      	strb	r3, [r7, #11]
      break;
 800bb70:	e021      	b.n	800bbb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	7c1b      	ldrb	r3, [r3, #16]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d10d      	bne.n	800bb96 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb82:	f107 0208 	add.w	r2, r7, #8
 800bb86:	4610      	mov	r0, r2
 800bb88:	4798      	blx	r3
 800bb8a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	3301      	adds	r3, #1
 800bb90:	2207      	movs	r2, #7
 800bb92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb94:	e00f      	b.n	800bbb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bb96:	6839      	ldr	r1, [r7, #0]
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f000 fa10 	bl	800bfbe <USBD_CtlError>
        err++;
 800bb9e:	7afb      	ldrb	r3, [r7, #11]
 800bba0:	3301      	adds	r3, #1
 800bba2:	72fb      	strb	r3, [r7, #11]
      break;
 800bba4:	e007      	b.n	800bbb6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bba6:	6839      	ldr	r1, [r7, #0]
 800bba8:	6878      	ldr	r0, [r7, #4]
 800bbaa:	f000 fa08 	bl	800bfbe <USBD_CtlError>
      err++;
 800bbae:	7afb      	ldrb	r3, [r7, #11]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	72fb      	strb	r3, [r7, #11]
      break;
 800bbb4:	bf00      	nop
  }

  if (err != 0U)
 800bbb6:	7afb      	ldrb	r3, [r7, #11]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d11e      	bne.n	800bbfa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	88db      	ldrh	r3, [r3, #6]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d016      	beq.n	800bbf2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bbc4:	893b      	ldrh	r3, [r7, #8]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d00e      	beq.n	800bbe8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	88da      	ldrh	r2, [r3, #6]
 800bbce:	893b      	ldrh	r3, [r7, #8]
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	bf28      	it	cs
 800bbd4:	4613      	movcs	r3, r2
 800bbd6:	b29b      	uxth	r3, r3
 800bbd8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bbda:	893b      	ldrh	r3, [r7, #8]
 800bbdc:	461a      	mov	r2, r3
 800bbde:	68f9      	ldr	r1, [r7, #12]
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 fa69 	bl	800c0b8 <USBD_CtlSendData>
 800bbe6:	e009      	b.n	800bbfc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bbe8:	6839      	ldr	r1, [r7, #0]
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f9e7 	bl	800bfbe <USBD_CtlError>
 800bbf0:	e004      	b.n	800bbfc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f000 faba 	bl	800c16c <USBD_CtlSendStatus>
 800bbf8:	e000      	b.n	800bbfc <USBD_GetDescriptor+0x2cc>
    return;
 800bbfa:	bf00      	nop
  }
}
 800bbfc:	3710      	adds	r7, #16
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	bd80      	pop	{r7, pc}
 800bc02:	bf00      	nop

0800bc04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b084      	sub	sp, #16
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	889b      	ldrh	r3, [r3, #4]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d131      	bne.n	800bc7a <USBD_SetAddress+0x76>
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	88db      	ldrh	r3, [r3, #6]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d12d      	bne.n	800bc7a <USBD_SetAddress+0x76>
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	885b      	ldrh	r3, [r3, #2]
 800bc22:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc24:	d829      	bhi.n	800bc7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	885b      	ldrh	r3, [r3, #2]
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc38:	b2db      	uxtb	r3, r3
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	d104      	bne.n	800bc48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bc3e:	6839      	ldr	r1, [r7, #0]
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f000 f9bc 	bl	800bfbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc46:	e01d      	b.n	800bc84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	7bfa      	ldrb	r2, [r7, #15]
 800bc4c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bc50:	7bfb      	ldrb	r3, [r7, #15]
 800bc52:	4619      	mov	r1, r3
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f000 feeb 	bl	800ca30 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 fa86 	bl	800c16c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d004      	beq.n	800bc70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2202      	movs	r2, #2
 800bc6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc6e:	e009      	b.n	800bc84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc78:	e004      	b.n	800bc84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bc7a:	6839      	ldr	r1, [r7, #0]
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f99e 	bl	800bfbe <USBD_CtlError>
  }
}
 800bc82:	bf00      	nop
 800bc84:	bf00      	nop
 800bc86:	3710      	adds	r7, #16
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}

0800bc8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc96:	2300      	movs	r3, #0
 800bc98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	885b      	ldrh	r3, [r3, #2]
 800bc9e:	b2da      	uxtb	r2, r3
 800bca0:	4b4e      	ldr	r3, [pc, #312]	@ (800bddc <USBD_SetConfig+0x150>)
 800bca2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bca4:	4b4d      	ldr	r3, [pc, #308]	@ (800bddc <USBD_SetConfig+0x150>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	d905      	bls.n	800bcb8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bcac:	6839      	ldr	r1, [r7, #0]
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f000 f985 	bl	800bfbe <USBD_CtlError>
    return USBD_FAIL;
 800bcb4:	2303      	movs	r3, #3
 800bcb6:	e08c      	b.n	800bdd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	2b02      	cmp	r3, #2
 800bcc2:	d002      	beq.n	800bcca <USBD_SetConfig+0x3e>
 800bcc4:	2b03      	cmp	r3, #3
 800bcc6:	d029      	beq.n	800bd1c <USBD_SetConfig+0x90>
 800bcc8:	e075      	b.n	800bdb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bcca:	4b44      	ldr	r3, [pc, #272]	@ (800bddc <USBD_SetConfig+0x150>)
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d020      	beq.n	800bd14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bcd2:	4b42      	ldr	r3, [pc, #264]	@ (800bddc <USBD_SetConfig+0x150>)
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bcdc:	4b3f      	ldr	r3, [pc, #252]	@ (800bddc <USBD_SetConfig+0x150>)
 800bcde:	781b      	ldrb	r3, [r3, #0]
 800bce0:	4619      	mov	r1, r3
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f7fe ffe3 	bl	800acae <USBD_SetClassConfig>
 800bce8:	4603      	mov	r3, r0
 800bcea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bcec:	7bfb      	ldrb	r3, [r7, #15]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d008      	beq.n	800bd04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bcf2:	6839      	ldr	r1, [r7, #0]
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f000 f962 	bl	800bfbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2202      	movs	r2, #2
 800bcfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bd02:	e065      	b.n	800bdd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 fa31 	bl	800c16c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2203      	movs	r2, #3
 800bd0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bd12:	e05d      	b.n	800bdd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f000 fa29 	bl	800c16c <USBD_CtlSendStatus>
      break;
 800bd1a:	e059      	b.n	800bdd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bd1c:	4b2f      	ldr	r3, [pc, #188]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d112      	bne.n	800bd4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2202      	movs	r2, #2
 800bd28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bd2c:	4b2b      	ldr	r3, [pc, #172]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	461a      	mov	r2, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd36:	4b29      	ldr	r3, [pc, #164]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd38:	781b      	ldrb	r3, [r3, #0]
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f7fe ffd2 	bl	800ace6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f000 fa12 	bl	800c16c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bd48:	e042      	b.n	800bdd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bd4a:	4b24      	ldr	r3, [pc, #144]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd4c:	781b      	ldrb	r3, [r3, #0]
 800bd4e:	461a      	mov	r2, r3
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d02a      	beq.n	800bdae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	685b      	ldr	r3, [r3, #4]
 800bd5c:	b2db      	uxtb	r3, r3
 800bd5e:	4619      	mov	r1, r3
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f7fe ffc0 	bl	800ace6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bd66:	4b1d      	ldr	r3, [pc, #116]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bd70:	4b1a      	ldr	r3, [pc, #104]	@ (800bddc <USBD_SetConfig+0x150>)
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	4619      	mov	r1, r3
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f7fe ff99 	bl	800acae <USBD_SetClassConfig>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d00f      	beq.n	800bda6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bd86:	6839      	ldr	r1, [r7, #0]
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f000 f918 	bl	800bfbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	4619      	mov	r1, r3
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f7fe ffa5 	bl	800ace6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2202      	movs	r2, #2
 800bda0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bda4:	e014      	b.n	800bdd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	f000 f9e0 	bl	800c16c <USBD_CtlSendStatus>
      break;
 800bdac:	e010      	b.n	800bdd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 f9dc 	bl	800c16c <USBD_CtlSendStatus>
      break;
 800bdb4:	e00c      	b.n	800bdd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 f900 	bl	800bfbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bdbe:	4b07      	ldr	r3, [pc, #28]	@ (800bddc <USBD_SetConfig+0x150>)
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f7fe ff8e 	bl	800ace6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	73fb      	strb	r3, [r7, #15]
      break;
 800bdce:	bf00      	nop
  }

  return ret;
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	200006ac 	.word	0x200006ac

0800bde0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	88db      	ldrh	r3, [r3, #6]
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d004      	beq.n	800bdfc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bdf2:	6839      	ldr	r1, [r7, #0]
 800bdf4:	6878      	ldr	r0, [r7, #4]
 800bdf6:	f000 f8e2 	bl	800bfbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bdfa:	e023      	b.n	800be44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be02:	b2db      	uxtb	r3, r3
 800be04:	2b02      	cmp	r3, #2
 800be06:	dc02      	bgt.n	800be0e <USBD_GetConfig+0x2e>
 800be08:	2b00      	cmp	r3, #0
 800be0a:	dc03      	bgt.n	800be14 <USBD_GetConfig+0x34>
 800be0c:	e015      	b.n	800be3a <USBD_GetConfig+0x5a>
 800be0e:	2b03      	cmp	r3, #3
 800be10:	d00b      	beq.n	800be2a <USBD_GetConfig+0x4a>
 800be12:	e012      	b.n	800be3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2200      	movs	r2, #0
 800be18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	3308      	adds	r3, #8
 800be1e:	2201      	movs	r2, #1
 800be20:	4619      	mov	r1, r3
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 f948 	bl	800c0b8 <USBD_CtlSendData>
        break;
 800be28:	e00c      	b.n	800be44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	3304      	adds	r3, #4
 800be2e:	2201      	movs	r2, #1
 800be30:	4619      	mov	r1, r3
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f000 f940 	bl	800c0b8 <USBD_CtlSendData>
        break;
 800be38:	e004      	b.n	800be44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800be3a:	6839      	ldr	r1, [r7, #0]
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f000 f8be 	bl	800bfbe <USBD_CtlError>
        break;
 800be42:	bf00      	nop
}
 800be44:	bf00      	nop
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	3b01      	subs	r3, #1
 800be60:	2b02      	cmp	r3, #2
 800be62:	d81e      	bhi.n	800bea2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	88db      	ldrh	r3, [r3, #6]
 800be68:	2b02      	cmp	r3, #2
 800be6a:	d004      	beq.n	800be76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800be6c:	6839      	ldr	r1, [r7, #0]
 800be6e:	6878      	ldr	r0, [r7, #4]
 800be70:	f000 f8a5 	bl	800bfbe <USBD_CtlError>
        break;
 800be74:	e01a      	b.n	800beac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2201      	movs	r2, #1
 800be7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800be82:	2b00      	cmp	r3, #0
 800be84:	d005      	beq.n	800be92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	68db      	ldr	r3, [r3, #12]
 800be8a:	f043 0202 	orr.w	r2, r3, #2
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	330c      	adds	r3, #12
 800be96:	2202      	movs	r2, #2
 800be98:	4619      	mov	r1, r3
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f000 f90c 	bl	800c0b8 <USBD_CtlSendData>
      break;
 800bea0:	e004      	b.n	800beac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bea2:	6839      	ldr	r1, [r7, #0]
 800bea4:	6878      	ldr	r0, [r7, #4]
 800bea6:	f000 f88a 	bl	800bfbe <USBD_CtlError>
      break;
 800beaa:	bf00      	nop
  }
}
 800beac:	bf00      	nop
 800beae:	3708      	adds	r7, #8
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	885b      	ldrh	r3, [r3, #2]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d107      	bne.n	800bed6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2201      	movs	r2, #1
 800beca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f000 f94c 	bl	800c16c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bed4:	e013      	b.n	800befe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	885b      	ldrh	r3, [r3, #2]
 800beda:	2b02      	cmp	r3, #2
 800bedc:	d10b      	bne.n	800bef6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	889b      	ldrh	r3, [r3, #4]
 800bee2:	0a1b      	lsrs	r3, r3, #8
 800bee4:	b29b      	uxth	r3, r3
 800bee6:	b2da      	uxtb	r2, r3
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f000 f93c 	bl	800c16c <USBD_CtlSendStatus>
}
 800bef4:	e003      	b.n	800befe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bef6:	6839      	ldr	r1, [r7, #0]
 800bef8:	6878      	ldr	r0, [r7, #4]
 800befa:	f000 f860 	bl	800bfbe <USBD_CtlError>
}
 800befe:	bf00      	nop
 800bf00:	3708      	adds	r7, #8
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}

0800bf06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf06:	b580      	push	{r7, lr}
 800bf08:	b082      	sub	sp, #8
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
 800bf0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	3b01      	subs	r3, #1
 800bf1a:	2b02      	cmp	r3, #2
 800bf1c:	d80b      	bhi.n	800bf36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	885b      	ldrh	r3, [r3, #2]
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d10c      	bne.n	800bf40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 f91c 	bl	800c16c <USBD_CtlSendStatus>
      }
      break;
 800bf34:	e004      	b.n	800bf40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bf36:	6839      	ldr	r1, [r7, #0]
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f000 f840 	bl	800bfbe <USBD_CtlError>
      break;
 800bf3e:	e000      	b.n	800bf42 <USBD_ClrFeature+0x3c>
      break;
 800bf40:	bf00      	nop
  }
}
 800bf42:	bf00      	nop
 800bf44:	3708      	adds	r7, #8
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}

0800bf4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
 800bf52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	781a      	ldrb	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	3301      	adds	r3, #1
 800bf64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	781a      	ldrb	r2, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	3301      	adds	r3, #1
 800bf72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bf74:	68f8      	ldr	r0, [r7, #12]
 800bf76:	f7ff fa40 	bl	800b3fa <SWAPBYTE>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	3301      	adds	r3, #1
 800bf86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bf8e:	68f8      	ldr	r0, [r7, #12]
 800bf90:	f7ff fa33 	bl	800b3fa <SWAPBYTE>
 800bf94:	4603      	mov	r3, r0
 800bf96:	461a      	mov	r2, r3
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bfa8:	68f8      	ldr	r0, [r7, #12]
 800bfaa:	f7ff fa26 	bl	800b3fa <SWAPBYTE>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	80da      	strh	r2, [r3, #6]
}
 800bfb6:	bf00      	nop
 800bfb8:	3710      	adds	r7, #16
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}

0800bfbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfbe:	b580      	push	{r7, lr}
 800bfc0:	b082      	sub	sp, #8
 800bfc2:	af00      	add	r7, sp, #0
 800bfc4:	6078      	str	r0, [r7, #4]
 800bfc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfc8:	2180      	movs	r1, #128	@ 0x80
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f000 fcc6 	bl	800c95c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bfd0:	2100      	movs	r1, #0
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 fcc2 	bl	800c95c <USBD_LL_StallEP>
}
 800bfd8:	bf00      	nop
 800bfda:	3708      	adds	r7, #8
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b086      	sub	sp, #24
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	60f8      	str	r0, [r7, #12]
 800bfe8:	60b9      	str	r1, [r7, #8]
 800bfea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bfec:	2300      	movs	r3, #0
 800bfee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d042      	beq.n	800c07c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bffa:	6938      	ldr	r0, [r7, #16]
 800bffc:	f000 f842 	bl	800c084 <USBD_GetLen>
 800c000:	4603      	mov	r3, r0
 800c002:	3301      	adds	r3, #1
 800c004:	005b      	lsls	r3, r3, #1
 800c006:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c00a:	d808      	bhi.n	800c01e <USBD_GetString+0x3e>
 800c00c:	6938      	ldr	r0, [r7, #16]
 800c00e:	f000 f839 	bl	800c084 <USBD_GetLen>
 800c012:	4603      	mov	r3, r0
 800c014:	3301      	adds	r3, #1
 800c016:	b29b      	uxth	r3, r3
 800c018:	005b      	lsls	r3, r3, #1
 800c01a:	b29a      	uxth	r2, r3
 800c01c:	e001      	b.n	800c022 <USBD_GetString+0x42>
 800c01e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c026:	7dfb      	ldrb	r3, [r7, #23]
 800c028:	68ba      	ldr	r2, [r7, #8]
 800c02a:	4413      	add	r3, r2
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	7812      	ldrb	r2, [r2, #0]
 800c030:	701a      	strb	r2, [r3, #0]
  idx++;
 800c032:	7dfb      	ldrb	r3, [r7, #23]
 800c034:	3301      	adds	r3, #1
 800c036:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c038:	7dfb      	ldrb	r3, [r7, #23]
 800c03a:	68ba      	ldr	r2, [r7, #8]
 800c03c:	4413      	add	r3, r2
 800c03e:	2203      	movs	r2, #3
 800c040:	701a      	strb	r2, [r3, #0]
  idx++;
 800c042:	7dfb      	ldrb	r3, [r7, #23]
 800c044:	3301      	adds	r3, #1
 800c046:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c048:	e013      	b.n	800c072 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c04a:	7dfb      	ldrb	r3, [r7, #23]
 800c04c:	68ba      	ldr	r2, [r7, #8]
 800c04e:	4413      	add	r3, r2
 800c050:	693a      	ldr	r2, [r7, #16]
 800c052:	7812      	ldrb	r2, [r2, #0]
 800c054:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	3301      	adds	r3, #1
 800c05a:	613b      	str	r3, [r7, #16]
    idx++;
 800c05c:	7dfb      	ldrb	r3, [r7, #23]
 800c05e:	3301      	adds	r3, #1
 800c060:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c062:	7dfb      	ldrb	r3, [r7, #23]
 800c064:	68ba      	ldr	r2, [r7, #8]
 800c066:	4413      	add	r3, r2
 800c068:	2200      	movs	r2, #0
 800c06a:	701a      	strb	r2, [r3, #0]
    idx++;
 800c06c:	7dfb      	ldrb	r3, [r7, #23]
 800c06e:	3301      	adds	r3, #1
 800c070:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d1e7      	bne.n	800c04a <USBD_GetString+0x6a>
 800c07a:	e000      	b.n	800c07e <USBD_GetString+0x9e>
    return;
 800c07c:	bf00      	nop
  }
}
 800c07e:	3718      	adds	r7, #24
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c084:	b480      	push	{r7}
 800c086:	b085      	sub	sp, #20
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c08c:	2300      	movs	r3, #0
 800c08e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c094:	e005      	b.n	800c0a2 <USBD_GetLen+0x1e>
  {
    len++;
 800c096:	7bfb      	ldrb	r3, [r7, #15]
 800c098:	3301      	adds	r3, #1
 800c09a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d1f5      	bne.n	800c096 <USBD_GetLen+0x12>
  }

  return len;
 800c0aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3714      	adds	r7, #20
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr

0800c0b8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b084      	sub	sp, #16
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	60f8      	str	r0, [r7, #12]
 800c0c0:	60b9      	str	r1, [r7, #8]
 800c0c2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2202      	movs	r2, #2
 800c0c8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	68ba      	ldr	r2, [r7, #8]
 800c0dc:	2100      	movs	r1, #0
 800c0de:	68f8      	ldr	r0, [r7, #12]
 800c0e0:	f000 fcc5 	bl	800ca6e <USBD_LL_Transmit>

  return USBD_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b084      	sub	sp, #16
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	60f8      	str	r0, [r7, #12]
 800c0f6:	60b9      	str	r1, [r7, #8]
 800c0f8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	68ba      	ldr	r2, [r7, #8]
 800c0fe:	2100      	movs	r1, #0
 800c100:	68f8      	ldr	r0, [r7, #12]
 800c102:	f000 fcb4 	bl	800ca6e <USBD_LL_Transmit>

  return USBD_OK;
 800c106:	2300      	movs	r3, #0
}
 800c108:	4618      	mov	r0, r3
 800c10a:	3710      	adds	r7, #16
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd80      	pop	{r7, pc}

0800c110 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2203      	movs	r2, #3
 800c120:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	68ba      	ldr	r2, [r7, #8]
 800c138:	2100      	movs	r1, #0
 800c13a:	68f8      	ldr	r0, [r7, #12]
 800c13c:	f000 fcb8 	bl	800cab0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	3710      	adds	r7, #16
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c14a:	b580      	push	{r7, lr}
 800c14c:	b084      	sub	sp, #16
 800c14e:	af00      	add	r7, sp, #0
 800c150:	60f8      	str	r0, [r7, #12]
 800c152:	60b9      	str	r1, [r7, #8]
 800c154:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	68ba      	ldr	r2, [r7, #8]
 800c15a:	2100      	movs	r1, #0
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f000 fca7 	bl	800cab0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2204      	movs	r2, #4
 800c178:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c17c:	2300      	movs	r3, #0
 800c17e:	2200      	movs	r2, #0
 800c180:	2100      	movs	r1, #0
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f000 fc73 	bl	800ca6e <USBD_LL_Transmit>

  return USBD_OK;
 800c188:	2300      	movs	r3, #0
}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3708      	adds	r7, #8
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}

0800c192 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c192:	b580      	push	{r7, lr}
 800c194:	b082      	sub	sp, #8
 800c196:	af00      	add	r7, sp, #0
 800c198:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2205      	movs	r2, #5
 800c19e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 fc81 	bl	800cab0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c1ae:	2300      	movs	r3, #0
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3708      	adds	r7, #8
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c1bc:	2200      	movs	r2, #0
 800c1be:	4912      	ldr	r1, [pc, #72]	@ (800c208 <MX_USB_DEVICE_Init+0x50>)
 800c1c0:	4812      	ldr	r0, [pc, #72]	@ (800c20c <MX_USB_DEVICE_Init+0x54>)
 800c1c2:	f7fe fcf7 	bl	800abb4 <USBD_Init>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d001      	beq.n	800c1d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c1cc:	f7f7 fb22 	bl	8003814 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c1d0:	490f      	ldr	r1, [pc, #60]	@ (800c210 <MX_USB_DEVICE_Init+0x58>)
 800c1d2:	480e      	ldr	r0, [pc, #56]	@ (800c20c <MX_USB_DEVICE_Init+0x54>)
 800c1d4:	f7fe fd1e 	bl	800ac14 <USBD_RegisterClass>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d001      	beq.n	800c1e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c1de:	f7f7 fb19 	bl	8003814 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c1e2:	490c      	ldr	r1, [pc, #48]	@ (800c214 <MX_USB_DEVICE_Init+0x5c>)
 800c1e4:	4809      	ldr	r0, [pc, #36]	@ (800c20c <MX_USB_DEVICE_Init+0x54>)
 800c1e6:	f7fe fc55 	bl	800aa94 <USBD_CDC_RegisterInterface>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d001      	beq.n	800c1f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c1f0:	f7f7 fb10 	bl	8003814 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c1f4:	4805      	ldr	r0, [pc, #20]	@ (800c20c <MX_USB_DEVICE_Init+0x54>)
 800c1f6:	f7fe fd43 	bl	800ac80 <USBD_Start>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d001      	beq.n	800c204 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c200:	f7f7 fb08 	bl	8003814 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c204:	bf00      	nop
 800c206:	bd80      	pop	{r7, pc}
 800c208:	200000cc 	.word	0x200000cc
 800c20c:	200006b0 	.word	0x200006b0
 800c210:	20000038 	.word	0x20000038
 800c214:	200000b8 	.word	0x200000b8

0800c218 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c21c:	2200      	movs	r2, #0
 800c21e:	4905      	ldr	r1, [pc, #20]	@ (800c234 <CDC_Init_FS+0x1c>)
 800c220:	4805      	ldr	r0, [pc, #20]	@ (800c238 <CDC_Init_FS+0x20>)
 800c222:	f7fe fc51 	bl	800aac8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c226:	4905      	ldr	r1, [pc, #20]	@ (800c23c <CDC_Init_FS+0x24>)
 800c228:	4803      	ldr	r0, [pc, #12]	@ (800c238 <CDC_Init_FS+0x20>)
 800c22a:	f7fe fc6f 	bl	800ab0c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c22e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c230:	4618      	mov	r0, r3
 800c232:	bd80      	pop	{r7, pc}
 800c234:	2000118c 	.word	0x2000118c
 800c238:	200006b0 	.word	0x200006b0
 800c23c:	2000098c 	.word	0x2000098c

0800c240 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c240:	b480      	push	{r7}
 800c242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c244:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c246:	4618      	mov	r0, r3
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr

0800c250 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
 800c256:	4603      	mov	r3, r0
 800c258:	6039      	str	r1, [r7, #0]
 800c25a:	71fb      	strb	r3, [r7, #7]
 800c25c:	4613      	mov	r3, r2
 800c25e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c260:	79fb      	ldrb	r3, [r7, #7]
 800c262:	2b23      	cmp	r3, #35	@ 0x23
 800c264:	d84a      	bhi.n	800c2fc <CDC_Control_FS+0xac>
 800c266:	a201      	add	r2, pc, #4	@ (adr r2, 800c26c <CDC_Control_FS+0x1c>)
 800c268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c26c:	0800c2fd 	.word	0x0800c2fd
 800c270:	0800c2fd 	.word	0x0800c2fd
 800c274:	0800c2fd 	.word	0x0800c2fd
 800c278:	0800c2fd 	.word	0x0800c2fd
 800c27c:	0800c2fd 	.word	0x0800c2fd
 800c280:	0800c2fd 	.word	0x0800c2fd
 800c284:	0800c2fd 	.word	0x0800c2fd
 800c288:	0800c2fd 	.word	0x0800c2fd
 800c28c:	0800c2fd 	.word	0x0800c2fd
 800c290:	0800c2fd 	.word	0x0800c2fd
 800c294:	0800c2fd 	.word	0x0800c2fd
 800c298:	0800c2fd 	.word	0x0800c2fd
 800c29c:	0800c2fd 	.word	0x0800c2fd
 800c2a0:	0800c2fd 	.word	0x0800c2fd
 800c2a4:	0800c2fd 	.word	0x0800c2fd
 800c2a8:	0800c2fd 	.word	0x0800c2fd
 800c2ac:	0800c2fd 	.word	0x0800c2fd
 800c2b0:	0800c2fd 	.word	0x0800c2fd
 800c2b4:	0800c2fd 	.word	0x0800c2fd
 800c2b8:	0800c2fd 	.word	0x0800c2fd
 800c2bc:	0800c2fd 	.word	0x0800c2fd
 800c2c0:	0800c2fd 	.word	0x0800c2fd
 800c2c4:	0800c2fd 	.word	0x0800c2fd
 800c2c8:	0800c2fd 	.word	0x0800c2fd
 800c2cc:	0800c2fd 	.word	0x0800c2fd
 800c2d0:	0800c2fd 	.word	0x0800c2fd
 800c2d4:	0800c2fd 	.word	0x0800c2fd
 800c2d8:	0800c2fd 	.word	0x0800c2fd
 800c2dc:	0800c2fd 	.word	0x0800c2fd
 800c2e0:	0800c2fd 	.word	0x0800c2fd
 800c2e4:	0800c2fd 	.word	0x0800c2fd
 800c2e8:	0800c2fd 	.word	0x0800c2fd
 800c2ec:	0800c2fd 	.word	0x0800c2fd
 800c2f0:	0800c2fd 	.word	0x0800c2fd
 800c2f4:	0800c2fd 	.word	0x0800c2fd
 800c2f8:	0800c2fd 	.word	0x0800c2fd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c2fc:	bf00      	nop
  }

  return (USBD_OK);
 800c2fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c300:	4618      	mov	r0, r3
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b082      	sub	sp, #8
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c316:	6879      	ldr	r1, [r7, #4]
 800c318:	4805      	ldr	r0, [pc, #20]	@ (800c330 <CDC_Receive_FS+0x24>)
 800c31a:	f7fe fbf7 	bl	800ab0c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c31e:	4804      	ldr	r0, [pc, #16]	@ (800c330 <CDC_Receive_FS+0x24>)
 800c320:	f7fe fc12 	bl	800ab48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c324:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c326:	4618      	mov	r0, r3
 800c328:	3708      	adds	r7, #8
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	200006b0 	.word	0x200006b0

0800c334 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c334:	b480      	push	{r7}
 800c336:	b087      	sub	sp, #28
 800c338:	af00      	add	r7, sp, #0
 800c33a:	60f8      	str	r0, [r7, #12]
 800c33c:	60b9      	str	r1, [r7, #8]
 800c33e:	4613      	mov	r3, r2
 800c340:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c342:	2300      	movs	r3, #0
 800c344:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c346:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	371c      	adds	r7, #28
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
	...

0800c358 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	4603      	mov	r3, r0
 800c360:	6039      	str	r1, [r7, #0]
 800c362:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	2212      	movs	r2, #18
 800c368:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c36a:	4b03      	ldr	r3, [pc, #12]	@ (800c378 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	370c      	adds	r7, #12
 800c370:	46bd      	mov	sp, r7
 800c372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c376:	4770      	bx	lr
 800c378:	200000e8 	.word	0x200000e8

0800c37c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b083      	sub	sp, #12
 800c380:	af00      	add	r7, sp, #0
 800c382:	4603      	mov	r3, r0
 800c384:	6039      	str	r1, [r7, #0]
 800c386:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	2204      	movs	r2, #4
 800c38c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c38e:	4b03      	ldr	r3, [pc, #12]	@ (800c39c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c390:	4618      	mov	r0, r3
 800c392:	370c      	adds	r7, #12
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr
 800c39c:	200000fc 	.word	0x200000fc

0800c3a0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b082      	sub	sp, #8
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	6039      	str	r1, [r7, #0]
 800c3aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c3ac:	79fb      	ldrb	r3, [r7, #7]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d105      	bne.n	800c3be <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3b2:	683a      	ldr	r2, [r7, #0]
 800c3b4:	4907      	ldr	r1, [pc, #28]	@ (800c3d4 <USBD_FS_ProductStrDescriptor+0x34>)
 800c3b6:	4808      	ldr	r0, [pc, #32]	@ (800c3d8 <USBD_FS_ProductStrDescriptor+0x38>)
 800c3b8:	f7ff fe12 	bl	800bfe0 <USBD_GetString>
 800c3bc:	e004      	b.n	800c3c8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3be:	683a      	ldr	r2, [r7, #0]
 800c3c0:	4904      	ldr	r1, [pc, #16]	@ (800c3d4 <USBD_FS_ProductStrDescriptor+0x34>)
 800c3c2:	4805      	ldr	r0, [pc, #20]	@ (800c3d8 <USBD_FS_ProductStrDescriptor+0x38>)
 800c3c4:	f7ff fe0c 	bl	800bfe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3c8:	4b02      	ldr	r3, [pc, #8]	@ (800c3d4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3708      	adds	r7, #8
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	bf00      	nop
 800c3d4:	2000198c 	.word	0x2000198c
 800c3d8:	0800f808 	.word	0x0800f808

0800c3dc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b082      	sub	sp, #8
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	6039      	str	r1, [r7, #0]
 800c3e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3e8:	683a      	ldr	r2, [r7, #0]
 800c3ea:	4904      	ldr	r1, [pc, #16]	@ (800c3fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c3ec:	4804      	ldr	r0, [pc, #16]	@ (800c400 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c3ee:	f7ff fdf7 	bl	800bfe0 <USBD_GetString>
  return USBD_StrDesc;
 800c3f2:	4b02      	ldr	r3, [pc, #8]	@ (800c3fc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3708      	adds	r7, #8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	2000198c 	.word	0x2000198c
 800c400:	0800f820 	.word	0x0800f820

0800c404 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b082      	sub	sp, #8
 800c408:	af00      	add	r7, sp, #0
 800c40a:	4603      	mov	r3, r0
 800c40c:	6039      	str	r1, [r7, #0]
 800c40e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	221a      	movs	r2, #26
 800c414:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c416:	f000 f843 	bl	800c4a0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c41a:	4b02      	ldr	r3, [pc, #8]	@ (800c424 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3708      	adds	r7, #8
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}
 800c424:	20000100 	.word	0x20000100

0800c428 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b082      	sub	sp, #8
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	4603      	mov	r3, r0
 800c430:	6039      	str	r1, [r7, #0]
 800c432:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c434:	79fb      	ldrb	r3, [r7, #7]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d105      	bne.n	800c446 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c43a:	683a      	ldr	r2, [r7, #0]
 800c43c:	4907      	ldr	r1, [pc, #28]	@ (800c45c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c43e:	4808      	ldr	r0, [pc, #32]	@ (800c460 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c440:	f7ff fdce 	bl	800bfe0 <USBD_GetString>
 800c444:	e004      	b.n	800c450 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c446:	683a      	ldr	r2, [r7, #0]
 800c448:	4904      	ldr	r1, [pc, #16]	@ (800c45c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c44a:	4805      	ldr	r0, [pc, #20]	@ (800c460 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c44c:	f7ff fdc8 	bl	800bfe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c450:	4b02      	ldr	r3, [pc, #8]	@ (800c45c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c452:	4618      	mov	r0, r3
 800c454:	3708      	adds	r7, #8
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop
 800c45c:	2000198c 	.word	0x2000198c
 800c460:	0800f834 	.word	0x0800f834

0800c464 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b082      	sub	sp, #8
 800c468:	af00      	add	r7, sp, #0
 800c46a:	4603      	mov	r3, r0
 800c46c:	6039      	str	r1, [r7, #0]
 800c46e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c470:	79fb      	ldrb	r3, [r7, #7]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d105      	bne.n	800c482 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c476:	683a      	ldr	r2, [r7, #0]
 800c478:	4907      	ldr	r1, [pc, #28]	@ (800c498 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c47a:	4808      	ldr	r0, [pc, #32]	@ (800c49c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c47c:	f7ff fdb0 	bl	800bfe0 <USBD_GetString>
 800c480:	e004      	b.n	800c48c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c482:	683a      	ldr	r2, [r7, #0]
 800c484:	4904      	ldr	r1, [pc, #16]	@ (800c498 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c486:	4805      	ldr	r0, [pc, #20]	@ (800c49c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c488:	f7ff fdaa 	bl	800bfe0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c48c:	4b02      	ldr	r3, [pc, #8]	@ (800c498 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3708      	adds	r7, #8
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}
 800c496:	bf00      	nop
 800c498:	2000198c 	.word	0x2000198c
 800c49c:	0800f840 	.word	0x0800f840

0800c4a0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b084      	sub	sp, #16
 800c4a4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c4a6:	4b0f      	ldr	r3, [pc, #60]	@ (800c4e4 <Get_SerialNum+0x44>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c4ac:	4b0e      	ldr	r3, [pc, #56]	@ (800c4e8 <Get_SerialNum+0x48>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c4b2:	4b0e      	ldr	r3, [pc, #56]	@ (800c4ec <Get_SerialNum+0x4c>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c4b8:	68fa      	ldr	r2, [r7, #12]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	4413      	add	r3, r2
 800c4be:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d009      	beq.n	800c4da <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c4c6:	2208      	movs	r2, #8
 800c4c8:	4909      	ldr	r1, [pc, #36]	@ (800c4f0 <Get_SerialNum+0x50>)
 800c4ca:	68f8      	ldr	r0, [r7, #12]
 800c4cc:	f000 f814 	bl	800c4f8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c4d0:	2204      	movs	r2, #4
 800c4d2:	4908      	ldr	r1, [pc, #32]	@ (800c4f4 <Get_SerialNum+0x54>)
 800c4d4:	68b8      	ldr	r0, [r7, #8]
 800c4d6:	f000 f80f 	bl	800c4f8 <IntToUnicode>
  }
}
 800c4da:	bf00      	nop
 800c4dc:	3710      	adds	r7, #16
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}
 800c4e2:	bf00      	nop
 800c4e4:	1fff7a10 	.word	0x1fff7a10
 800c4e8:	1fff7a14 	.word	0x1fff7a14
 800c4ec:	1fff7a18 	.word	0x1fff7a18
 800c4f0:	20000102 	.word	0x20000102
 800c4f4:	20000112 	.word	0x20000112

0800c4f8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b087      	sub	sp, #28
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	4613      	mov	r3, r2
 800c504:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c506:	2300      	movs	r3, #0
 800c508:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c50a:	2300      	movs	r3, #0
 800c50c:	75fb      	strb	r3, [r7, #23]
 800c50e:	e027      	b.n	800c560 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	0f1b      	lsrs	r3, r3, #28
 800c514:	2b09      	cmp	r3, #9
 800c516:	d80b      	bhi.n	800c530 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	0f1b      	lsrs	r3, r3, #28
 800c51c:	b2da      	uxtb	r2, r3
 800c51e:	7dfb      	ldrb	r3, [r7, #23]
 800c520:	005b      	lsls	r3, r3, #1
 800c522:	4619      	mov	r1, r3
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	440b      	add	r3, r1
 800c528:	3230      	adds	r2, #48	@ 0x30
 800c52a:	b2d2      	uxtb	r2, r2
 800c52c:	701a      	strb	r2, [r3, #0]
 800c52e:	e00a      	b.n	800c546 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	0f1b      	lsrs	r3, r3, #28
 800c534:	b2da      	uxtb	r2, r3
 800c536:	7dfb      	ldrb	r3, [r7, #23]
 800c538:	005b      	lsls	r3, r3, #1
 800c53a:	4619      	mov	r1, r3
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	440b      	add	r3, r1
 800c540:	3237      	adds	r2, #55	@ 0x37
 800c542:	b2d2      	uxtb	r2, r2
 800c544:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	011b      	lsls	r3, r3, #4
 800c54a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c54c:	7dfb      	ldrb	r3, [r7, #23]
 800c54e:	005b      	lsls	r3, r3, #1
 800c550:	3301      	adds	r3, #1
 800c552:	68ba      	ldr	r2, [r7, #8]
 800c554:	4413      	add	r3, r2
 800c556:	2200      	movs	r2, #0
 800c558:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c55a:	7dfb      	ldrb	r3, [r7, #23]
 800c55c:	3301      	adds	r3, #1
 800c55e:	75fb      	strb	r3, [r7, #23]
 800c560:	7dfa      	ldrb	r2, [r7, #23]
 800c562:	79fb      	ldrb	r3, [r7, #7]
 800c564:	429a      	cmp	r2, r3
 800c566:	d3d3      	bcc.n	800c510 <IntToUnicode+0x18>
  }
}
 800c568:	bf00      	nop
 800c56a:	bf00      	nop
 800c56c:	371c      	adds	r7, #28
 800c56e:	46bd      	mov	sp, r7
 800c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c574:	4770      	bx	lr
	...

0800c578 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b08a      	sub	sp, #40	@ 0x28
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c580:	f107 0314 	add.w	r3, r7, #20
 800c584:	2200      	movs	r2, #0
 800c586:	601a      	str	r2, [r3, #0]
 800c588:	605a      	str	r2, [r3, #4]
 800c58a:	609a      	str	r2, [r3, #8]
 800c58c:	60da      	str	r2, [r3, #12]
 800c58e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c598:	d13a      	bne.n	800c610 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c59a:	2300      	movs	r3, #0
 800c59c:	613b      	str	r3, [r7, #16]
 800c59e:	4b1e      	ldr	r3, [pc, #120]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5a2:	4a1d      	ldr	r2, [pc, #116]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5a4:	f043 0301 	orr.w	r3, r3, #1
 800c5a8:	6313      	str	r3, [r2, #48]	@ 0x30
 800c5aa:	4b1b      	ldr	r3, [pc, #108]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5ae:	f003 0301 	and.w	r3, r3, #1
 800c5b2:	613b      	str	r3, [r7, #16]
 800c5b4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c5b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c5ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5bc:	2302      	movs	r3, #2
 800c5be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5c4:	2303      	movs	r3, #3
 800c5c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c5c8:	230a      	movs	r3, #10
 800c5ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5cc:	f107 0314 	add.w	r3, r7, #20
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	4812      	ldr	r0, [pc, #72]	@ (800c61c <HAL_PCD_MspInit+0xa4>)
 800c5d4:	f7f9 f870 	bl	80056b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5d8:	4b0f      	ldr	r3, [pc, #60]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5dc:	4a0e      	ldr	r2, [pc, #56]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5e2:	6353      	str	r3, [r2, #52]	@ 0x34
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	60fb      	str	r3, [r7, #12]
 800c5e8:	4b0b      	ldr	r3, [pc, #44]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5ec:	4a0a      	ldr	r2, [pc, #40]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c5f2:	6453      	str	r3, [r2, #68]	@ 0x44
 800c5f4:	4b08      	ldr	r3, [pc, #32]	@ (800c618 <HAL_PCD_MspInit+0xa0>)
 800c5f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5fc:	60fb      	str	r3, [r7, #12]
 800c5fe:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c600:	2200      	movs	r2, #0
 800c602:	2100      	movs	r1, #0
 800c604:	2043      	movs	r0, #67	@ 0x43
 800c606:	f7f8 fffe 	bl	8005606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c60a:	2043      	movs	r0, #67	@ 0x43
 800c60c:	f7f9 f817 	bl	800563e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c610:	bf00      	nop
 800c612:	3728      	adds	r7, #40	@ 0x28
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	40023800 	.word	0x40023800
 800c61c:	40020000 	.word	0x40020000

0800c620 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b082      	sub	sp, #8
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c634:	4619      	mov	r1, r3
 800c636:	4610      	mov	r0, r2
 800c638:	f7fe fb6f 	bl	800ad1a <USBD_LL_SetupStage>
}
 800c63c:	bf00      	nop
 800c63e:	3708      	adds	r7, #8
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	460b      	mov	r3, r1
 800c64e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c656:	78fa      	ldrb	r2, [r7, #3]
 800c658:	6879      	ldr	r1, [r7, #4]
 800c65a:	4613      	mov	r3, r2
 800c65c:	00db      	lsls	r3, r3, #3
 800c65e:	4413      	add	r3, r2
 800c660:	009b      	lsls	r3, r3, #2
 800c662:	440b      	add	r3, r1
 800c664:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	78fb      	ldrb	r3, [r7, #3]
 800c66c:	4619      	mov	r1, r3
 800c66e:	f7fe fba9 	bl	800adc4 <USBD_LL_DataOutStage>
}
 800c672:	bf00      	nop
 800c674:	3708      	adds	r7, #8
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}

0800c67a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c67a:	b580      	push	{r7, lr}
 800c67c:	b082      	sub	sp, #8
 800c67e:	af00      	add	r7, sp, #0
 800c680:	6078      	str	r0, [r7, #4]
 800c682:	460b      	mov	r3, r1
 800c684:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c68c:	78fa      	ldrb	r2, [r7, #3]
 800c68e:	6879      	ldr	r1, [r7, #4]
 800c690:	4613      	mov	r3, r2
 800c692:	00db      	lsls	r3, r3, #3
 800c694:	4413      	add	r3, r2
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	440b      	add	r3, r1
 800c69a:	3320      	adds	r3, #32
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	78fb      	ldrb	r3, [r7, #3]
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	f7fe fc42 	bl	800af2a <USBD_LL_DataInStage>
}
 800c6a6:	bf00      	nop
 800c6a8:	3708      	adds	r7, #8
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}

0800c6ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b082      	sub	sp, #8
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6bc:	4618      	mov	r0, r3
 800c6be:	f7fe fd7c 	bl	800b1ba <USBD_LL_SOF>
}
 800c6c2:	bf00      	nop
 800c6c4:	3708      	adds	r7, #8
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	bd80      	pop	{r7, pc}

0800c6ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ca:	b580      	push	{r7, lr}
 800c6cc:	b084      	sub	sp, #16
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	79db      	ldrb	r3, [r3, #7]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d102      	bne.n	800c6e4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	73fb      	strb	r3, [r7, #15]
 800c6e2:	e008      	b.n	800c6f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	79db      	ldrb	r3, [r3, #7]
 800c6e8:	2b02      	cmp	r3, #2
 800c6ea:	d102      	bne.n	800c6f2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	73fb      	strb	r3, [r7, #15]
 800c6f0:	e001      	b.n	800c6f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c6f2:	f7f7 f88f 	bl	8003814 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6fc:	7bfa      	ldrb	r2, [r7, #15]
 800c6fe:	4611      	mov	r1, r2
 800c700:	4618      	mov	r0, r3
 800c702:	f7fe fd16 	bl	800b132 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7fe fcbe 	bl	800b08e <USBD_LL_Reset>
}
 800c712:	bf00      	nop
 800c714:	3710      	adds	r7, #16
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}
	...

0800c71c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c72a:	4618      	mov	r0, r3
 800c72c:	f7fe fd11 	bl	800b152 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	6812      	ldr	r2, [r2, #0]
 800c73e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c742:	f043 0301 	orr.w	r3, r3, #1
 800c746:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	7adb      	ldrb	r3, [r3, #11]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d005      	beq.n	800c75c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c750:	4b04      	ldr	r3, [pc, #16]	@ (800c764 <HAL_PCD_SuspendCallback+0x48>)
 800c752:	691b      	ldr	r3, [r3, #16]
 800c754:	4a03      	ldr	r2, [pc, #12]	@ (800c764 <HAL_PCD_SuspendCallback+0x48>)
 800c756:	f043 0306 	orr.w	r3, r3, #6
 800c75a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c75c:	bf00      	nop
 800c75e:	3708      	adds	r7, #8
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	e000ed00 	.word	0xe000ed00

0800c768 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c776:	4618      	mov	r0, r3
 800c778:	f7fe fd07 	bl	800b18a <USBD_LL_Resume>
}
 800c77c:	bf00      	nop
 800c77e:	3708      	adds	r7, #8
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}

0800c784 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b082      	sub	sp, #8
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	460b      	mov	r3, r1
 800c78e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c796:	78fa      	ldrb	r2, [r7, #3]
 800c798:	4611      	mov	r1, r2
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fd5f 	bl	800b25e <USBD_LL_IsoOUTIncomplete>
}
 800c7a0:	bf00      	nop
 800c7a2:	3708      	adds	r7, #8
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
 800c7b0:	460b      	mov	r3, r1
 800c7b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7ba:	78fa      	ldrb	r2, [r7, #3]
 800c7bc:	4611      	mov	r1, r2
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f7fe fd1b 	bl	800b1fa <USBD_LL_IsoINIncomplete>
}
 800c7c4:	bf00      	nop
 800c7c6:	3708      	adds	r7, #8
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd80      	pop	{r7, pc}

0800c7cc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b082      	sub	sp, #8
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fd71 	bl	800b2c2 <USBD_LL_DevConnected>
}
 800c7e0:	bf00      	nop
 800c7e2:	3708      	adds	r7, #8
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b082      	sub	sp, #8
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	f7fe fd6e 	bl	800b2d8 <USBD_LL_DevDisconnected>
}
 800c7fc:	bf00      	nop
 800c7fe:	3708      	adds	r7, #8
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}

0800c804 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b082      	sub	sp, #8
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d13c      	bne.n	800c88e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c814:	4a20      	ldr	r2, [pc, #128]	@ (800c898 <USBD_LL_Init+0x94>)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	4a1e      	ldr	r2, [pc, #120]	@ (800c898 <USBD_LL_Init+0x94>)
 800c820:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c824:	4b1c      	ldr	r3, [pc, #112]	@ (800c898 <USBD_LL_Init+0x94>)
 800c826:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c82a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c82c:	4b1a      	ldr	r3, [pc, #104]	@ (800c898 <USBD_LL_Init+0x94>)
 800c82e:	2204      	movs	r2, #4
 800c830:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c832:	4b19      	ldr	r3, [pc, #100]	@ (800c898 <USBD_LL_Init+0x94>)
 800c834:	2202      	movs	r2, #2
 800c836:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c838:	4b17      	ldr	r3, [pc, #92]	@ (800c898 <USBD_LL_Init+0x94>)
 800c83a:	2200      	movs	r2, #0
 800c83c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c83e:	4b16      	ldr	r3, [pc, #88]	@ (800c898 <USBD_LL_Init+0x94>)
 800c840:	2202      	movs	r2, #2
 800c842:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c844:	4b14      	ldr	r3, [pc, #80]	@ (800c898 <USBD_LL_Init+0x94>)
 800c846:	2200      	movs	r2, #0
 800c848:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c84a:	4b13      	ldr	r3, [pc, #76]	@ (800c898 <USBD_LL_Init+0x94>)
 800c84c:	2200      	movs	r2, #0
 800c84e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c850:	4b11      	ldr	r3, [pc, #68]	@ (800c898 <USBD_LL_Init+0x94>)
 800c852:	2200      	movs	r2, #0
 800c854:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c856:	4b10      	ldr	r3, [pc, #64]	@ (800c898 <USBD_LL_Init+0x94>)
 800c858:	2200      	movs	r2, #0
 800c85a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c85c:	4b0e      	ldr	r3, [pc, #56]	@ (800c898 <USBD_LL_Init+0x94>)
 800c85e:	2200      	movs	r2, #0
 800c860:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c862:	480d      	ldr	r0, [pc, #52]	@ (800c898 <USBD_LL_Init+0x94>)
 800c864:	f7f9 f8f5 	bl	8005a52 <HAL_PCD_Init>
 800c868:	4603      	mov	r3, r0
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d001      	beq.n	800c872 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c86e:	f7f6 ffd1 	bl	8003814 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c872:	2180      	movs	r1, #128	@ 0x80
 800c874:	4808      	ldr	r0, [pc, #32]	@ (800c898 <USBD_LL_Init+0x94>)
 800c876:	f7fa fb22 	bl	8006ebe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c87a:	2240      	movs	r2, #64	@ 0x40
 800c87c:	2100      	movs	r1, #0
 800c87e:	4806      	ldr	r0, [pc, #24]	@ (800c898 <USBD_LL_Init+0x94>)
 800c880:	f7fa fad6 	bl	8006e30 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c884:	2280      	movs	r2, #128	@ 0x80
 800c886:	2101      	movs	r1, #1
 800c888:	4803      	ldr	r0, [pc, #12]	@ (800c898 <USBD_LL_Init+0x94>)
 800c88a:	f7fa fad1 	bl	8006e30 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c88e:	2300      	movs	r3, #0
}
 800c890:	4618      	mov	r0, r3
 800c892:	3708      	adds	r7, #8
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}
 800c898:	20001b8c 	.word	0x20001b8c

0800c89c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7f9 f9dc 	bl	8005c70 <HAL_PCD_Start>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8bc:	7bfb      	ldrb	r3, [r7, #15]
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f000 f942 	bl	800cb48 <USBD_Get_USB_Status>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3710      	adds	r7, #16
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	b084      	sub	sp, #16
 800c8d6:	af00      	add	r7, sp, #0
 800c8d8:	6078      	str	r0, [r7, #4]
 800c8da:	4608      	mov	r0, r1
 800c8dc:	4611      	mov	r1, r2
 800c8de:	461a      	mov	r2, r3
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	70fb      	strb	r3, [r7, #3]
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	70bb      	strb	r3, [r7, #2]
 800c8e8:	4613      	mov	r3, r2
 800c8ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c8fa:	78bb      	ldrb	r3, [r7, #2]
 800c8fc:	883a      	ldrh	r2, [r7, #0]
 800c8fe:	78f9      	ldrb	r1, [r7, #3]
 800c900:	f7f9 feb0 	bl	8006664 <HAL_PCD_EP_Open>
 800c904:	4603      	mov	r3, r0
 800c906:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c908:	7bfb      	ldrb	r3, [r7, #15]
 800c90a:	4618      	mov	r0, r3
 800c90c:	f000 f91c 	bl	800cb48 <USBD_Get_USB_Status>
 800c910:	4603      	mov	r3, r0
 800c912:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c914:	7bbb      	ldrb	r3, [r7, #14]
}
 800c916:	4618      	mov	r0, r3
 800c918:	3710      	adds	r7, #16
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}

0800c91e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c91e:	b580      	push	{r7, lr}
 800c920:	b084      	sub	sp, #16
 800c922:	af00      	add	r7, sp, #0
 800c924:	6078      	str	r0, [r7, #4]
 800c926:	460b      	mov	r3, r1
 800c928:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c92a:	2300      	movs	r3, #0
 800c92c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c92e:	2300      	movs	r3, #0
 800c930:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c938:	78fa      	ldrb	r2, [r7, #3]
 800c93a:	4611      	mov	r1, r2
 800c93c:	4618      	mov	r0, r3
 800c93e:	f7f9 fefb 	bl	8006738 <HAL_PCD_EP_Close>
 800c942:	4603      	mov	r3, r0
 800c944:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c946:	7bfb      	ldrb	r3, [r7, #15]
 800c948:	4618      	mov	r0, r3
 800c94a:	f000 f8fd 	bl	800cb48 <USBD_Get_USB_Status>
 800c94e:	4603      	mov	r3, r0
 800c950:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c952:	7bbb      	ldrb	r3, [r7, #14]
}
 800c954:	4618      	mov	r0, r3
 800c956:	3710      	adds	r7, #16
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}

0800c95c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b084      	sub	sp, #16
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
 800c964:	460b      	mov	r3, r1
 800c966:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c968:	2300      	movs	r3, #0
 800c96a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c96c:	2300      	movs	r3, #0
 800c96e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c976:	78fa      	ldrb	r2, [r7, #3]
 800c978:	4611      	mov	r1, r2
 800c97a:	4618      	mov	r0, r3
 800c97c:	f7f9 ffb3 	bl	80068e6 <HAL_PCD_EP_SetStall>
 800c980:	4603      	mov	r3, r0
 800c982:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c984:	7bfb      	ldrb	r3, [r7, #15]
 800c986:	4618      	mov	r0, r3
 800c988:	f000 f8de 	bl	800cb48 <USBD_Get_USB_Status>
 800c98c:	4603      	mov	r3, r0
 800c98e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c990:	7bbb      	ldrb	r3, [r7, #14]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3710      	adds	r7, #16
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}

0800c99a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b084      	sub	sp, #16
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
 800c9a2:	460b      	mov	r3, r1
 800c9a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9b4:	78fa      	ldrb	r2, [r7, #3]
 800c9b6:	4611      	mov	r1, r2
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7f9 fff7 	bl	80069ac <HAL_PCD_EP_ClrStall>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9c2:	7bfb      	ldrb	r3, [r7, #15]
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f000 f8bf 	bl	800cb48 <USBD_Get_USB_Status>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	3710      	adds	r7, #16
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}

0800c9d8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b085      	sub	sp, #20
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	460b      	mov	r3, r1
 800c9e2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9ea:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c9ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	da0b      	bge.n	800ca0c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c9f4:	78fb      	ldrb	r3, [r7, #3]
 800c9f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9fa:	68f9      	ldr	r1, [r7, #12]
 800c9fc:	4613      	mov	r3, r2
 800c9fe:	00db      	lsls	r3, r3, #3
 800ca00:	4413      	add	r3, r2
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	440b      	add	r3, r1
 800ca06:	3316      	adds	r3, #22
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	e00b      	b.n	800ca24 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ca0c:	78fb      	ldrb	r3, [r7, #3]
 800ca0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca12:	68f9      	ldr	r1, [r7, #12]
 800ca14:	4613      	mov	r3, r2
 800ca16:	00db      	lsls	r3, r3, #3
 800ca18:	4413      	add	r3, r2
 800ca1a:	009b      	lsls	r3, r3, #2
 800ca1c:	440b      	add	r3, r1
 800ca1e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ca22:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3714      	adds	r7, #20
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr

0800ca30 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
 800ca38:	460b      	mov	r3, r1
 800ca3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca40:	2300      	movs	r3, #0
 800ca42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca4a:	78fa      	ldrb	r2, [r7, #3]
 800ca4c:	4611      	mov	r1, r2
 800ca4e:	4618      	mov	r0, r3
 800ca50:	f7f9 fde4 	bl	800661c <HAL_PCD_SetAddress>
 800ca54:	4603      	mov	r3, r0
 800ca56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca58:	7bfb      	ldrb	r3, [r7, #15]
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f000 f874 	bl	800cb48 <USBD_Get_USB_Status>
 800ca60:	4603      	mov	r3, r0
 800ca62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca64:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca66:	4618      	mov	r0, r3
 800ca68:	3710      	adds	r7, #16
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	bd80      	pop	{r7, pc}

0800ca6e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ca6e:	b580      	push	{r7, lr}
 800ca70:	b086      	sub	sp, #24
 800ca72:	af00      	add	r7, sp, #0
 800ca74:	60f8      	str	r0, [r7, #12]
 800ca76:	607a      	str	r2, [r7, #4]
 800ca78:	603b      	str	r3, [r7, #0]
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca82:	2300      	movs	r3, #0
 800ca84:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ca8c:	7af9      	ldrb	r1, [r7, #11]
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	f7f9 feee 	bl	8006872 <HAL_PCD_EP_Transmit>
 800ca96:	4603      	mov	r3, r0
 800ca98:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca9a:	7dfb      	ldrb	r3, [r7, #23]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f000 f853 	bl	800cb48 <USBD_Get_USB_Status>
 800caa2:	4603      	mov	r3, r0
 800caa4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800caa6:	7dbb      	ldrb	r3, [r7, #22]
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3718      	adds	r7, #24
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b086      	sub	sp, #24
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	607a      	str	r2, [r7, #4]
 800caba:	603b      	str	r3, [r7, #0]
 800cabc:	460b      	mov	r3, r1
 800cabe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cac0:	2300      	movs	r3, #0
 800cac2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cac4:	2300      	movs	r3, #0
 800cac6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cace:	7af9      	ldrb	r1, [r7, #11]
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	687a      	ldr	r2, [r7, #4]
 800cad4:	f7f9 fe7a 	bl	80067cc <HAL_PCD_EP_Receive>
 800cad8:	4603      	mov	r3, r0
 800cada:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cadc:	7dfb      	ldrb	r3, [r7, #23]
 800cade:	4618      	mov	r0, r3
 800cae0:	f000 f832 	bl	800cb48 <USBD_Get_USB_Status>
 800cae4:	4603      	mov	r3, r0
 800cae6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cae8:	7dbb      	ldrb	r3, [r7, #22]
}
 800caea:	4618      	mov	r0, r3
 800caec:	3718      	adds	r7, #24
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b082      	sub	sp, #8
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	6078      	str	r0, [r7, #4]
 800cafa:	460b      	mov	r3, r1
 800cafc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cb04:	78fa      	ldrb	r2, [r7, #3]
 800cb06:	4611      	mov	r1, r2
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f7f9 fe9a 	bl	8006842 <HAL_PCD_EP_GetRxCount>
 800cb0e:	4603      	mov	r3, r0
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3708      	adds	r7, #8
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}

0800cb18 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b083      	sub	sp, #12
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cb20:	4b03      	ldr	r3, [pc, #12]	@ (800cb30 <USBD_static_malloc+0x18>)
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	370c      	adds	r7, #12
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	20002070 	.word	0x20002070

0800cb34 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b083      	sub	sp, #12
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]

}
 800cb3c:	bf00      	nop
 800cb3e:	370c      	adds	r7, #12
 800cb40:	46bd      	mov	sp, r7
 800cb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb46:	4770      	bx	lr

0800cb48 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b085      	sub	sp, #20
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	4603      	mov	r3, r0
 800cb50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb52:	2300      	movs	r3, #0
 800cb54:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cb56:	79fb      	ldrb	r3, [r7, #7]
 800cb58:	2b03      	cmp	r3, #3
 800cb5a:	d817      	bhi.n	800cb8c <USBD_Get_USB_Status+0x44>
 800cb5c:	a201      	add	r2, pc, #4	@ (adr r2, 800cb64 <USBD_Get_USB_Status+0x1c>)
 800cb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb62:	bf00      	nop
 800cb64:	0800cb75 	.word	0x0800cb75
 800cb68:	0800cb7b 	.word	0x0800cb7b
 800cb6c:	0800cb81 	.word	0x0800cb81
 800cb70:	0800cb87 	.word	0x0800cb87
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cb74:	2300      	movs	r3, #0
 800cb76:	73fb      	strb	r3, [r7, #15]
    break;
 800cb78:	e00b      	b.n	800cb92 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cb7a:	2303      	movs	r3, #3
 800cb7c:	73fb      	strb	r3, [r7, #15]
    break;
 800cb7e:	e008      	b.n	800cb92 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cb80:	2301      	movs	r3, #1
 800cb82:	73fb      	strb	r3, [r7, #15]
    break;
 800cb84:	e005      	b.n	800cb92 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cb86:	2303      	movs	r3, #3
 800cb88:	73fb      	strb	r3, [r7, #15]
    break;
 800cb8a:	e002      	b.n	800cb92 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cb8c:	2303      	movs	r3, #3
 800cb8e:	73fb      	strb	r3, [r7, #15]
    break;
 800cb90:	bf00      	nop
  }
  return usb_status;
 800cb92:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	3714      	adds	r7, #20
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9e:	4770      	bx	lr

0800cba0 <malloc>:
 800cba0:	4b02      	ldr	r3, [pc, #8]	@ (800cbac <malloc+0xc>)
 800cba2:	4601      	mov	r1, r0
 800cba4:	6818      	ldr	r0, [r3, #0]
 800cba6:	f000 b825 	b.w	800cbf4 <_malloc_r>
 800cbaa:	bf00      	nop
 800cbac:	20000128 	.word	0x20000128

0800cbb0 <sbrk_aligned>:
 800cbb0:	b570      	push	{r4, r5, r6, lr}
 800cbb2:	4e0f      	ldr	r6, [pc, #60]	@ (800cbf0 <sbrk_aligned+0x40>)
 800cbb4:	460c      	mov	r4, r1
 800cbb6:	6831      	ldr	r1, [r6, #0]
 800cbb8:	4605      	mov	r5, r0
 800cbba:	b911      	cbnz	r1, 800cbc2 <sbrk_aligned+0x12>
 800cbbc:	f000 ff4e 	bl	800da5c <_sbrk_r>
 800cbc0:	6030      	str	r0, [r6, #0]
 800cbc2:	4621      	mov	r1, r4
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	f000 ff49 	bl	800da5c <_sbrk_r>
 800cbca:	1c43      	adds	r3, r0, #1
 800cbcc:	d103      	bne.n	800cbd6 <sbrk_aligned+0x26>
 800cbce:	f04f 34ff 	mov.w	r4, #4294967295
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	bd70      	pop	{r4, r5, r6, pc}
 800cbd6:	1cc4      	adds	r4, r0, #3
 800cbd8:	f024 0403 	bic.w	r4, r4, #3
 800cbdc:	42a0      	cmp	r0, r4
 800cbde:	d0f8      	beq.n	800cbd2 <sbrk_aligned+0x22>
 800cbe0:	1a21      	subs	r1, r4, r0
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	f000 ff3a 	bl	800da5c <_sbrk_r>
 800cbe8:	3001      	adds	r0, #1
 800cbea:	d1f2      	bne.n	800cbd2 <sbrk_aligned+0x22>
 800cbec:	e7ef      	b.n	800cbce <sbrk_aligned+0x1e>
 800cbee:	bf00      	nop
 800cbf0:	20002290 	.word	0x20002290

0800cbf4 <_malloc_r>:
 800cbf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbf8:	1ccd      	adds	r5, r1, #3
 800cbfa:	f025 0503 	bic.w	r5, r5, #3
 800cbfe:	3508      	adds	r5, #8
 800cc00:	2d0c      	cmp	r5, #12
 800cc02:	bf38      	it	cc
 800cc04:	250c      	movcc	r5, #12
 800cc06:	2d00      	cmp	r5, #0
 800cc08:	4606      	mov	r6, r0
 800cc0a:	db01      	blt.n	800cc10 <_malloc_r+0x1c>
 800cc0c:	42a9      	cmp	r1, r5
 800cc0e:	d904      	bls.n	800cc1a <_malloc_r+0x26>
 800cc10:	230c      	movs	r3, #12
 800cc12:	6033      	str	r3, [r6, #0]
 800cc14:	2000      	movs	r0, #0
 800cc16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ccf0 <_malloc_r+0xfc>
 800cc1e:	f000 f869 	bl	800ccf4 <__malloc_lock>
 800cc22:	f8d8 3000 	ldr.w	r3, [r8]
 800cc26:	461c      	mov	r4, r3
 800cc28:	bb44      	cbnz	r4, 800cc7c <_malloc_r+0x88>
 800cc2a:	4629      	mov	r1, r5
 800cc2c:	4630      	mov	r0, r6
 800cc2e:	f7ff ffbf 	bl	800cbb0 <sbrk_aligned>
 800cc32:	1c43      	adds	r3, r0, #1
 800cc34:	4604      	mov	r4, r0
 800cc36:	d158      	bne.n	800ccea <_malloc_r+0xf6>
 800cc38:	f8d8 4000 	ldr.w	r4, [r8]
 800cc3c:	4627      	mov	r7, r4
 800cc3e:	2f00      	cmp	r7, #0
 800cc40:	d143      	bne.n	800ccca <_malloc_r+0xd6>
 800cc42:	2c00      	cmp	r4, #0
 800cc44:	d04b      	beq.n	800ccde <_malloc_r+0xea>
 800cc46:	6823      	ldr	r3, [r4, #0]
 800cc48:	4639      	mov	r1, r7
 800cc4a:	4630      	mov	r0, r6
 800cc4c:	eb04 0903 	add.w	r9, r4, r3
 800cc50:	f000 ff04 	bl	800da5c <_sbrk_r>
 800cc54:	4581      	cmp	r9, r0
 800cc56:	d142      	bne.n	800ccde <_malloc_r+0xea>
 800cc58:	6821      	ldr	r1, [r4, #0]
 800cc5a:	1a6d      	subs	r5, r5, r1
 800cc5c:	4629      	mov	r1, r5
 800cc5e:	4630      	mov	r0, r6
 800cc60:	f7ff ffa6 	bl	800cbb0 <sbrk_aligned>
 800cc64:	3001      	adds	r0, #1
 800cc66:	d03a      	beq.n	800ccde <_malloc_r+0xea>
 800cc68:	6823      	ldr	r3, [r4, #0]
 800cc6a:	442b      	add	r3, r5
 800cc6c:	6023      	str	r3, [r4, #0]
 800cc6e:	f8d8 3000 	ldr.w	r3, [r8]
 800cc72:	685a      	ldr	r2, [r3, #4]
 800cc74:	bb62      	cbnz	r2, 800ccd0 <_malloc_r+0xdc>
 800cc76:	f8c8 7000 	str.w	r7, [r8]
 800cc7a:	e00f      	b.n	800cc9c <_malloc_r+0xa8>
 800cc7c:	6822      	ldr	r2, [r4, #0]
 800cc7e:	1b52      	subs	r2, r2, r5
 800cc80:	d420      	bmi.n	800ccc4 <_malloc_r+0xd0>
 800cc82:	2a0b      	cmp	r2, #11
 800cc84:	d917      	bls.n	800ccb6 <_malloc_r+0xc2>
 800cc86:	1961      	adds	r1, r4, r5
 800cc88:	42a3      	cmp	r3, r4
 800cc8a:	6025      	str	r5, [r4, #0]
 800cc8c:	bf18      	it	ne
 800cc8e:	6059      	strne	r1, [r3, #4]
 800cc90:	6863      	ldr	r3, [r4, #4]
 800cc92:	bf08      	it	eq
 800cc94:	f8c8 1000 	streq.w	r1, [r8]
 800cc98:	5162      	str	r2, [r4, r5]
 800cc9a:	604b      	str	r3, [r1, #4]
 800cc9c:	4630      	mov	r0, r6
 800cc9e:	f000 f82f 	bl	800cd00 <__malloc_unlock>
 800cca2:	f104 000b 	add.w	r0, r4, #11
 800cca6:	1d23      	adds	r3, r4, #4
 800cca8:	f020 0007 	bic.w	r0, r0, #7
 800ccac:	1ac2      	subs	r2, r0, r3
 800ccae:	bf1c      	itt	ne
 800ccb0:	1a1b      	subne	r3, r3, r0
 800ccb2:	50a3      	strne	r3, [r4, r2]
 800ccb4:	e7af      	b.n	800cc16 <_malloc_r+0x22>
 800ccb6:	6862      	ldr	r2, [r4, #4]
 800ccb8:	42a3      	cmp	r3, r4
 800ccba:	bf0c      	ite	eq
 800ccbc:	f8c8 2000 	streq.w	r2, [r8]
 800ccc0:	605a      	strne	r2, [r3, #4]
 800ccc2:	e7eb      	b.n	800cc9c <_malloc_r+0xa8>
 800ccc4:	4623      	mov	r3, r4
 800ccc6:	6864      	ldr	r4, [r4, #4]
 800ccc8:	e7ae      	b.n	800cc28 <_malloc_r+0x34>
 800ccca:	463c      	mov	r4, r7
 800cccc:	687f      	ldr	r7, [r7, #4]
 800ccce:	e7b6      	b.n	800cc3e <_malloc_r+0x4a>
 800ccd0:	461a      	mov	r2, r3
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	42a3      	cmp	r3, r4
 800ccd6:	d1fb      	bne.n	800ccd0 <_malloc_r+0xdc>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	6053      	str	r3, [r2, #4]
 800ccdc:	e7de      	b.n	800cc9c <_malloc_r+0xa8>
 800ccde:	230c      	movs	r3, #12
 800cce0:	6033      	str	r3, [r6, #0]
 800cce2:	4630      	mov	r0, r6
 800cce4:	f000 f80c 	bl	800cd00 <__malloc_unlock>
 800cce8:	e794      	b.n	800cc14 <_malloc_r+0x20>
 800ccea:	6005      	str	r5, [r0, #0]
 800ccec:	e7d6      	b.n	800cc9c <_malloc_r+0xa8>
 800ccee:	bf00      	nop
 800ccf0:	20002294 	.word	0x20002294

0800ccf4 <__malloc_lock>:
 800ccf4:	4801      	ldr	r0, [pc, #4]	@ (800ccfc <__malloc_lock+0x8>)
 800ccf6:	f000 befe 	b.w	800daf6 <__retarget_lock_acquire_recursive>
 800ccfa:	bf00      	nop
 800ccfc:	200023d8 	.word	0x200023d8

0800cd00 <__malloc_unlock>:
 800cd00:	4801      	ldr	r0, [pc, #4]	@ (800cd08 <__malloc_unlock+0x8>)
 800cd02:	f000 bef9 	b.w	800daf8 <__retarget_lock_release_recursive>
 800cd06:	bf00      	nop
 800cd08:	200023d8 	.word	0x200023d8

0800cd0c <__cvt>:
 800cd0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd10:	ec57 6b10 	vmov	r6, r7, d0
 800cd14:	2f00      	cmp	r7, #0
 800cd16:	460c      	mov	r4, r1
 800cd18:	4619      	mov	r1, r3
 800cd1a:	463b      	mov	r3, r7
 800cd1c:	bfbb      	ittet	lt
 800cd1e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cd22:	461f      	movlt	r7, r3
 800cd24:	2300      	movge	r3, #0
 800cd26:	232d      	movlt	r3, #45	@ 0x2d
 800cd28:	700b      	strb	r3, [r1, #0]
 800cd2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd2c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cd30:	4691      	mov	r9, r2
 800cd32:	f023 0820 	bic.w	r8, r3, #32
 800cd36:	bfbc      	itt	lt
 800cd38:	4632      	movlt	r2, r6
 800cd3a:	4616      	movlt	r6, r2
 800cd3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd40:	d005      	beq.n	800cd4e <__cvt+0x42>
 800cd42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd46:	d100      	bne.n	800cd4a <__cvt+0x3e>
 800cd48:	3401      	adds	r4, #1
 800cd4a:	2102      	movs	r1, #2
 800cd4c:	e000      	b.n	800cd50 <__cvt+0x44>
 800cd4e:	2103      	movs	r1, #3
 800cd50:	ab03      	add	r3, sp, #12
 800cd52:	9301      	str	r3, [sp, #4]
 800cd54:	ab02      	add	r3, sp, #8
 800cd56:	9300      	str	r3, [sp, #0]
 800cd58:	ec47 6b10 	vmov	d0, r6, r7
 800cd5c:	4653      	mov	r3, sl
 800cd5e:	4622      	mov	r2, r4
 800cd60:	f000 ff62 	bl	800dc28 <_dtoa_r>
 800cd64:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cd68:	4605      	mov	r5, r0
 800cd6a:	d119      	bne.n	800cda0 <__cvt+0x94>
 800cd6c:	f019 0f01 	tst.w	r9, #1
 800cd70:	d00e      	beq.n	800cd90 <__cvt+0x84>
 800cd72:	eb00 0904 	add.w	r9, r0, r4
 800cd76:	2200      	movs	r2, #0
 800cd78:	2300      	movs	r3, #0
 800cd7a:	4630      	mov	r0, r6
 800cd7c:	4639      	mov	r1, r7
 800cd7e:	f7f3 fea3 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd82:	b108      	cbz	r0, 800cd88 <__cvt+0x7c>
 800cd84:	f8cd 900c 	str.w	r9, [sp, #12]
 800cd88:	2230      	movs	r2, #48	@ 0x30
 800cd8a:	9b03      	ldr	r3, [sp, #12]
 800cd8c:	454b      	cmp	r3, r9
 800cd8e:	d31e      	bcc.n	800cdce <__cvt+0xc2>
 800cd90:	9b03      	ldr	r3, [sp, #12]
 800cd92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd94:	1b5b      	subs	r3, r3, r5
 800cd96:	4628      	mov	r0, r5
 800cd98:	6013      	str	r3, [r2, #0]
 800cd9a:	b004      	add	sp, #16
 800cd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cda4:	eb00 0904 	add.w	r9, r0, r4
 800cda8:	d1e5      	bne.n	800cd76 <__cvt+0x6a>
 800cdaa:	7803      	ldrb	r3, [r0, #0]
 800cdac:	2b30      	cmp	r3, #48	@ 0x30
 800cdae:	d10a      	bne.n	800cdc6 <__cvt+0xba>
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	4639      	mov	r1, r7
 800cdb8:	f7f3 fe86 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdbc:	b918      	cbnz	r0, 800cdc6 <__cvt+0xba>
 800cdbe:	f1c4 0401 	rsb	r4, r4, #1
 800cdc2:	f8ca 4000 	str.w	r4, [sl]
 800cdc6:	f8da 3000 	ldr.w	r3, [sl]
 800cdca:	4499      	add	r9, r3
 800cdcc:	e7d3      	b.n	800cd76 <__cvt+0x6a>
 800cdce:	1c59      	adds	r1, r3, #1
 800cdd0:	9103      	str	r1, [sp, #12]
 800cdd2:	701a      	strb	r2, [r3, #0]
 800cdd4:	e7d9      	b.n	800cd8a <__cvt+0x7e>

0800cdd6 <__exponent>:
 800cdd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd8:	2900      	cmp	r1, #0
 800cdda:	bfba      	itte	lt
 800cddc:	4249      	neglt	r1, r1
 800cdde:	232d      	movlt	r3, #45	@ 0x2d
 800cde0:	232b      	movge	r3, #43	@ 0x2b
 800cde2:	2909      	cmp	r1, #9
 800cde4:	7002      	strb	r2, [r0, #0]
 800cde6:	7043      	strb	r3, [r0, #1]
 800cde8:	dd29      	ble.n	800ce3e <__exponent+0x68>
 800cdea:	f10d 0307 	add.w	r3, sp, #7
 800cdee:	461d      	mov	r5, r3
 800cdf0:	270a      	movs	r7, #10
 800cdf2:	461a      	mov	r2, r3
 800cdf4:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdf8:	fb07 1416 	mls	r4, r7, r6, r1
 800cdfc:	3430      	adds	r4, #48	@ 0x30
 800cdfe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ce02:	460c      	mov	r4, r1
 800ce04:	2c63      	cmp	r4, #99	@ 0x63
 800ce06:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce0a:	4631      	mov	r1, r6
 800ce0c:	dcf1      	bgt.n	800cdf2 <__exponent+0x1c>
 800ce0e:	3130      	adds	r1, #48	@ 0x30
 800ce10:	1e94      	subs	r4, r2, #2
 800ce12:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce16:	1c41      	adds	r1, r0, #1
 800ce18:	4623      	mov	r3, r4
 800ce1a:	42ab      	cmp	r3, r5
 800ce1c:	d30a      	bcc.n	800ce34 <__exponent+0x5e>
 800ce1e:	f10d 0309 	add.w	r3, sp, #9
 800ce22:	1a9b      	subs	r3, r3, r2
 800ce24:	42ac      	cmp	r4, r5
 800ce26:	bf88      	it	hi
 800ce28:	2300      	movhi	r3, #0
 800ce2a:	3302      	adds	r3, #2
 800ce2c:	4403      	add	r3, r0
 800ce2e:	1a18      	subs	r0, r3, r0
 800ce30:	b003      	add	sp, #12
 800ce32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce34:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce38:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce3c:	e7ed      	b.n	800ce1a <__exponent+0x44>
 800ce3e:	2330      	movs	r3, #48	@ 0x30
 800ce40:	3130      	adds	r1, #48	@ 0x30
 800ce42:	7083      	strb	r3, [r0, #2]
 800ce44:	70c1      	strb	r1, [r0, #3]
 800ce46:	1d03      	adds	r3, r0, #4
 800ce48:	e7f1      	b.n	800ce2e <__exponent+0x58>
	...

0800ce4c <_printf_float>:
 800ce4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce50:	b08d      	sub	sp, #52	@ 0x34
 800ce52:	460c      	mov	r4, r1
 800ce54:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ce58:	4616      	mov	r6, r2
 800ce5a:	461f      	mov	r7, r3
 800ce5c:	4605      	mov	r5, r0
 800ce5e:	f000 fdc5 	bl	800d9ec <_localeconv_r>
 800ce62:	6803      	ldr	r3, [r0, #0]
 800ce64:	9304      	str	r3, [sp, #16]
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7f3 fa02 	bl	8000270 <strlen>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce70:	f8d8 3000 	ldr.w	r3, [r8]
 800ce74:	9005      	str	r0, [sp, #20]
 800ce76:	3307      	adds	r3, #7
 800ce78:	f023 0307 	bic.w	r3, r3, #7
 800ce7c:	f103 0208 	add.w	r2, r3, #8
 800ce80:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ce84:	f8d4 b000 	ldr.w	fp, [r4]
 800ce88:	f8c8 2000 	str.w	r2, [r8]
 800ce8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ce94:	9307      	str	r3, [sp, #28]
 800ce96:	f8cd 8018 	str.w	r8, [sp, #24]
 800ce9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ce9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cea2:	4b9c      	ldr	r3, [pc, #624]	@ (800d114 <_printf_float+0x2c8>)
 800cea4:	f04f 32ff 	mov.w	r2, #4294967295
 800cea8:	f7f3 fe40 	bl	8000b2c <__aeabi_dcmpun>
 800ceac:	bb70      	cbnz	r0, 800cf0c <_printf_float+0xc0>
 800ceae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceb2:	4b98      	ldr	r3, [pc, #608]	@ (800d114 <_printf_float+0x2c8>)
 800ceb4:	f04f 32ff 	mov.w	r2, #4294967295
 800ceb8:	f7f3 fe1a 	bl	8000af0 <__aeabi_dcmple>
 800cebc:	bb30      	cbnz	r0, 800cf0c <_printf_float+0xc0>
 800cebe:	2200      	movs	r2, #0
 800cec0:	2300      	movs	r3, #0
 800cec2:	4640      	mov	r0, r8
 800cec4:	4649      	mov	r1, r9
 800cec6:	f7f3 fe09 	bl	8000adc <__aeabi_dcmplt>
 800ceca:	b110      	cbz	r0, 800ced2 <_printf_float+0x86>
 800cecc:	232d      	movs	r3, #45	@ 0x2d
 800cece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ced2:	4a91      	ldr	r2, [pc, #580]	@ (800d118 <_printf_float+0x2cc>)
 800ced4:	4b91      	ldr	r3, [pc, #580]	@ (800d11c <_printf_float+0x2d0>)
 800ced6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ceda:	bf8c      	ite	hi
 800cedc:	4690      	movhi	r8, r2
 800cede:	4698      	movls	r8, r3
 800cee0:	2303      	movs	r3, #3
 800cee2:	6123      	str	r3, [r4, #16]
 800cee4:	f02b 0304 	bic.w	r3, fp, #4
 800cee8:	6023      	str	r3, [r4, #0]
 800ceea:	f04f 0900 	mov.w	r9, #0
 800ceee:	9700      	str	r7, [sp, #0]
 800cef0:	4633      	mov	r3, r6
 800cef2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cef4:	4621      	mov	r1, r4
 800cef6:	4628      	mov	r0, r5
 800cef8:	f000 f9d2 	bl	800d2a0 <_printf_common>
 800cefc:	3001      	adds	r0, #1
 800cefe:	f040 808d 	bne.w	800d01c <_printf_float+0x1d0>
 800cf02:	f04f 30ff 	mov.w	r0, #4294967295
 800cf06:	b00d      	add	sp, #52	@ 0x34
 800cf08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf0c:	4642      	mov	r2, r8
 800cf0e:	464b      	mov	r3, r9
 800cf10:	4640      	mov	r0, r8
 800cf12:	4649      	mov	r1, r9
 800cf14:	f7f3 fe0a 	bl	8000b2c <__aeabi_dcmpun>
 800cf18:	b140      	cbz	r0, 800cf2c <_printf_float+0xe0>
 800cf1a:	464b      	mov	r3, r9
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	bfbc      	itt	lt
 800cf20:	232d      	movlt	r3, #45	@ 0x2d
 800cf22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf26:	4a7e      	ldr	r2, [pc, #504]	@ (800d120 <_printf_float+0x2d4>)
 800cf28:	4b7e      	ldr	r3, [pc, #504]	@ (800d124 <_printf_float+0x2d8>)
 800cf2a:	e7d4      	b.n	800ced6 <_printf_float+0x8a>
 800cf2c:	6863      	ldr	r3, [r4, #4]
 800cf2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cf32:	9206      	str	r2, [sp, #24]
 800cf34:	1c5a      	adds	r2, r3, #1
 800cf36:	d13b      	bne.n	800cfb0 <_printf_float+0x164>
 800cf38:	2306      	movs	r3, #6
 800cf3a:	6063      	str	r3, [r4, #4]
 800cf3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cf40:	2300      	movs	r3, #0
 800cf42:	6022      	str	r2, [r4, #0]
 800cf44:	9303      	str	r3, [sp, #12]
 800cf46:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf48:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cf4c:	ab09      	add	r3, sp, #36	@ 0x24
 800cf4e:	9300      	str	r3, [sp, #0]
 800cf50:	6861      	ldr	r1, [r4, #4]
 800cf52:	ec49 8b10 	vmov	d0, r8, r9
 800cf56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cf5a:	4628      	mov	r0, r5
 800cf5c:	f7ff fed6 	bl	800cd0c <__cvt>
 800cf60:	9b06      	ldr	r3, [sp, #24]
 800cf62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf64:	2b47      	cmp	r3, #71	@ 0x47
 800cf66:	4680      	mov	r8, r0
 800cf68:	d129      	bne.n	800cfbe <_printf_float+0x172>
 800cf6a:	1cc8      	adds	r0, r1, #3
 800cf6c:	db02      	blt.n	800cf74 <_printf_float+0x128>
 800cf6e:	6863      	ldr	r3, [r4, #4]
 800cf70:	4299      	cmp	r1, r3
 800cf72:	dd41      	ble.n	800cff8 <_printf_float+0x1ac>
 800cf74:	f1aa 0a02 	sub.w	sl, sl, #2
 800cf78:	fa5f fa8a 	uxtb.w	sl, sl
 800cf7c:	3901      	subs	r1, #1
 800cf7e:	4652      	mov	r2, sl
 800cf80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf84:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf86:	f7ff ff26 	bl	800cdd6 <__exponent>
 800cf8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf8c:	1813      	adds	r3, r2, r0
 800cf8e:	2a01      	cmp	r2, #1
 800cf90:	4681      	mov	r9, r0
 800cf92:	6123      	str	r3, [r4, #16]
 800cf94:	dc02      	bgt.n	800cf9c <_printf_float+0x150>
 800cf96:	6822      	ldr	r2, [r4, #0]
 800cf98:	07d2      	lsls	r2, r2, #31
 800cf9a:	d501      	bpl.n	800cfa0 <_printf_float+0x154>
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	6123      	str	r3, [r4, #16]
 800cfa0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d0a2      	beq.n	800ceee <_printf_float+0xa2>
 800cfa8:	232d      	movs	r3, #45	@ 0x2d
 800cfaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfae:	e79e      	b.n	800ceee <_printf_float+0xa2>
 800cfb0:	9a06      	ldr	r2, [sp, #24]
 800cfb2:	2a47      	cmp	r2, #71	@ 0x47
 800cfb4:	d1c2      	bne.n	800cf3c <_printf_float+0xf0>
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d1c0      	bne.n	800cf3c <_printf_float+0xf0>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	e7bd      	b.n	800cf3a <_printf_float+0xee>
 800cfbe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cfc2:	d9db      	bls.n	800cf7c <_printf_float+0x130>
 800cfc4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cfc8:	d118      	bne.n	800cffc <_printf_float+0x1b0>
 800cfca:	2900      	cmp	r1, #0
 800cfcc:	6863      	ldr	r3, [r4, #4]
 800cfce:	dd0b      	ble.n	800cfe8 <_printf_float+0x19c>
 800cfd0:	6121      	str	r1, [r4, #16]
 800cfd2:	b913      	cbnz	r3, 800cfda <_printf_float+0x18e>
 800cfd4:	6822      	ldr	r2, [r4, #0]
 800cfd6:	07d0      	lsls	r0, r2, #31
 800cfd8:	d502      	bpl.n	800cfe0 <_printf_float+0x194>
 800cfda:	3301      	adds	r3, #1
 800cfdc:	440b      	add	r3, r1
 800cfde:	6123      	str	r3, [r4, #16]
 800cfe0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfe2:	f04f 0900 	mov.w	r9, #0
 800cfe6:	e7db      	b.n	800cfa0 <_printf_float+0x154>
 800cfe8:	b913      	cbnz	r3, 800cff0 <_printf_float+0x1a4>
 800cfea:	6822      	ldr	r2, [r4, #0]
 800cfec:	07d2      	lsls	r2, r2, #31
 800cfee:	d501      	bpl.n	800cff4 <_printf_float+0x1a8>
 800cff0:	3302      	adds	r3, #2
 800cff2:	e7f4      	b.n	800cfde <_printf_float+0x192>
 800cff4:	2301      	movs	r3, #1
 800cff6:	e7f2      	b.n	800cfde <_printf_float+0x192>
 800cff8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cffe:	4299      	cmp	r1, r3
 800d000:	db05      	blt.n	800d00e <_printf_float+0x1c2>
 800d002:	6823      	ldr	r3, [r4, #0]
 800d004:	6121      	str	r1, [r4, #16]
 800d006:	07d8      	lsls	r0, r3, #31
 800d008:	d5ea      	bpl.n	800cfe0 <_printf_float+0x194>
 800d00a:	1c4b      	adds	r3, r1, #1
 800d00c:	e7e7      	b.n	800cfde <_printf_float+0x192>
 800d00e:	2900      	cmp	r1, #0
 800d010:	bfd4      	ite	le
 800d012:	f1c1 0202 	rsble	r2, r1, #2
 800d016:	2201      	movgt	r2, #1
 800d018:	4413      	add	r3, r2
 800d01a:	e7e0      	b.n	800cfde <_printf_float+0x192>
 800d01c:	6823      	ldr	r3, [r4, #0]
 800d01e:	055a      	lsls	r2, r3, #21
 800d020:	d407      	bmi.n	800d032 <_printf_float+0x1e6>
 800d022:	6923      	ldr	r3, [r4, #16]
 800d024:	4642      	mov	r2, r8
 800d026:	4631      	mov	r1, r6
 800d028:	4628      	mov	r0, r5
 800d02a:	47b8      	blx	r7
 800d02c:	3001      	adds	r0, #1
 800d02e:	d12b      	bne.n	800d088 <_printf_float+0x23c>
 800d030:	e767      	b.n	800cf02 <_printf_float+0xb6>
 800d032:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d036:	f240 80dd 	bls.w	800d1f4 <_printf_float+0x3a8>
 800d03a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d03e:	2200      	movs	r2, #0
 800d040:	2300      	movs	r3, #0
 800d042:	f7f3 fd41 	bl	8000ac8 <__aeabi_dcmpeq>
 800d046:	2800      	cmp	r0, #0
 800d048:	d033      	beq.n	800d0b2 <_printf_float+0x266>
 800d04a:	4a37      	ldr	r2, [pc, #220]	@ (800d128 <_printf_float+0x2dc>)
 800d04c:	2301      	movs	r3, #1
 800d04e:	4631      	mov	r1, r6
 800d050:	4628      	mov	r0, r5
 800d052:	47b8      	blx	r7
 800d054:	3001      	adds	r0, #1
 800d056:	f43f af54 	beq.w	800cf02 <_printf_float+0xb6>
 800d05a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d05e:	4543      	cmp	r3, r8
 800d060:	db02      	blt.n	800d068 <_printf_float+0x21c>
 800d062:	6823      	ldr	r3, [r4, #0]
 800d064:	07d8      	lsls	r0, r3, #31
 800d066:	d50f      	bpl.n	800d088 <_printf_float+0x23c>
 800d068:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d06c:	4631      	mov	r1, r6
 800d06e:	4628      	mov	r0, r5
 800d070:	47b8      	blx	r7
 800d072:	3001      	adds	r0, #1
 800d074:	f43f af45 	beq.w	800cf02 <_printf_float+0xb6>
 800d078:	f04f 0900 	mov.w	r9, #0
 800d07c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d080:	f104 0a1a 	add.w	sl, r4, #26
 800d084:	45c8      	cmp	r8, r9
 800d086:	dc09      	bgt.n	800d09c <_printf_float+0x250>
 800d088:	6823      	ldr	r3, [r4, #0]
 800d08a:	079b      	lsls	r3, r3, #30
 800d08c:	f100 8103 	bmi.w	800d296 <_printf_float+0x44a>
 800d090:	68e0      	ldr	r0, [r4, #12]
 800d092:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d094:	4298      	cmp	r0, r3
 800d096:	bfb8      	it	lt
 800d098:	4618      	movlt	r0, r3
 800d09a:	e734      	b.n	800cf06 <_printf_float+0xba>
 800d09c:	2301      	movs	r3, #1
 800d09e:	4652      	mov	r2, sl
 800d0a0:	4631      	mov	r1, r6
 800d0a2:	4628      	mov	r0, r5
 800d0a4:	47b8      	blx	r7
 800d0a6:	3001      	adds	r0, #1
 800d0a8:	f43f af2b 	beq.w	800cf02 <_printf_float+0xb6>
 800d0ac:	f109 0901 	add.w	r9, r9, #1
 800d0b0:	e7e8      	b.n	800d084 <_printf_float+0x238>
 800d0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	dc39      	bgt.n	800d12c <_printf_float+0x2e0>
 800d0b8:	4a1b      	ldr	r2, [pc, #108]	@ (800d128 <_printf_float+0x2dc>)
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	4631      	mov	r1, r6
 800d0be:	4628      	mov	r0, r5
 800d0c0:	47b8      	blx	r7
 800d0c2:	3001      	adds	r0, #1
 800d0c4:	f43f af1d 	beq.w	800cf02 <_printf_float+0xb6>
 800d0c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d0cc:	ea59 0303 	orrs.w	r3, r9, r3
 800d0d0:	d102      	bne.n	800d0d8 <_printf_float+0x28c>
 800d0d2:	6823      	ldr	r3, [r4, #0]
 800d0d4:	07d9      	lsls	r1, r3, #31
 800d0d6:	d5d7      	bpl.n	800d088 <_printf_float+0x23c>
 800d0d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0dc:	4631      	mov	r1, r6
 800d0de:	4628      	mov	r0, r5
 800d0e0:	47b8      	blx	r7
 800d0e2:	3001      	adds	r0, #1
 800d0e4:	f43f af0d 	beq.w	800cf02 <_printf_float+0xb6>
 800d0e8:	f04f 0a00 	mov.w	sl, #0
 800d0ec:	f104 0b1a 	add.w	fp, r4, #26
 800d0f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0f2:	425b      	negs	r3, r3
 800d0f4:	4553      	cmp	r3, sl
 800d0f6:	dc01      	bgt.n	800d0fc <_printf_float+0x2b0>
 800d0f8:	464b      	mov	r3, r9
 800d0fa:	e793      	b.n	800d024 <_printf_float+0x1d8>
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	465a      	mov	r2, fp
 800d100:	4631      	mov	r1, r6
 800d102:	4628      	mov	r0, r5
 800d104:	47b8      	blx	r7
 800d106:	3001      	adds	r0, #1
 800d108:	f43f aefb 	beq.w	800cf02 <_printf_float+0xb6>
 800d10c:	f10a 0a01 	add.w	sl, sl, #1
 800d110:	e7ee      	b.n	800d0f0 <_printf_float+0x2a4>
 800d112:	bf00      	nop
 800d114:	7fefffff 	.word	0x7fefffff
 800d118:	0800fa64 	.word	0x0800fa64
 800d11c:	0800fa60 	.word	0x0800fa60
 800d120:	0800fa6c 	.word	0x0800fa6c
 800d124:	0800fa68 	.word	0x0800fa68
 800d128:	0800fa70 	.word	0x0800fa70
 800d12c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d12e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d132:	4553      	cmp	r3, sl
 800d134:	bfa8      	it	ge
 800d136:	4653      	movge	r3, sl
 800d138:	2b00      	cmp	r3, #0
 800d13a:	4699      	mov	r9, r3
 800d13c:	dc36      	bgt.n	800d1ac <_printf_float+0x360>
 800d13e:	f04f 0b00 	mov.w	fp, #0
 800d142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d146:	f104 021a 	add.w	r2, r4, #26
 800d14a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d14c:	9306      	str	r3, [sp, #24]
 800d14e:	eba3 0309 	sub.w	r3, r3, r9
 800d152:	455b      	cmp	r3, fp
 800d154:	dc31      	bgt.n	800d1ba <_printf_float+0x36e>
 800d156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d158:	459a      	cmp	sl, r3
 800d15a:	dc3a      	bgt.n	800d1d2 <_printf_float+0x386>
 800d15c:	6823      	ldr	r3, [r4, #0]
 800d15e:	07da      	lsls	r2, r3, #31
 800d160:	d437      	bmi.n	800d1d2 <_printf_float+0x386>
 800d162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d164:	ebaa 0903 	sub.w	r9, sl, r3
 800d168:	9b06      	ldr	r3, [sp, #24]
 800d16a:	ebaa 0303 	sub.w	r3, sl, r3
 800d16e:	4599      	cmp	r9, r3
 800d170:	bfa8      	it	ge
 800d172:	4699      	movge	r9, r3
 800d174:	f1b9 0f00 	cmp.w	r9, #0
 800d178:	dc33      	bgt.n	800d1e2 <_printf_float+0x396>
 800d17a:	f04f 0800 	mov.w	r8, #0
 800d17e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d182:	f104 0b1a 	add.w	fp, r4, #26
 800d186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d188:	ebaa 0303 	sub.w	r3, sl, r3
 800d18c:	eba3 0309 	sub.w	r3, r3, r9
 800d190:	4543      	cmp	r3, r8
 800d192:	f77f af79 	ble.w	800d088 <_printf_float+0x23c>
 800d196:	2301      	movs	r3, #1
 800d198:	465a      	mov	r2, fp
 800d19a:	4631      	mov	r1, r6
 800d19c:	4628      	mov	r0, r5
 800d19e:	47b8      	blx	r7
 800d1a0:	3001      	adds	r0, #1
 800d1a2:	f43f aeae 	beq.w	800cf02 <_printf_float+0xb6>
 800d1a6:	f108 0801 	add.w	r8, r8, #1
 800d1aa:	e7ec      	b.n	800d186 <_printf_float+0x33a>
 800d1ac:	4642      	mov	r2, r8
 800d1ae:	4631      	mov	r1, r6
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	47b8      	blx	r7
 800d1b4:	3001      	adds	r0, #1
 800d1b6:	d1c2      	bne.n	800d13e <_printf_float+0x2f2>
 800d1b8:	e6a3      	b.n	800cf02 <_printf_float+0xb6>
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	4631      	mov	r1, r6
 800d1be:	4628      	mov	r0, r5
 800d1c0:	9206      	str	r2, [sp, #24]
 800d1c2:	47b8      	blx	r7
 800d1c4:	3001      	adds	r0, #1
 800d1c6:	f43f ae9c 	beq.w	800cf02 <_printf_float+0xb6>
 800d1ca:	9a06      	ldr	r2, [sp, #24]
 800d1cc:	f10b 0b01 	add.w	fp, fp, #1
 800d1d0:	e7bb      	b.n	800d14a <_printf_float+0x2fe>
 800d1d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4628      	mov	r0, r5
 800d1da:	47b8      	blx	r7
 800d1dc:	3001      	adds	r0, #1
 800d1de:	d1c0      	bne.n	800d162 <_printf_float+0x316>
 800d1e0:	e68f      	b.n	800cf02 <_printf_float+0xb6>
 800d1e2:	9a06      	ldr	r2, [sp, #24]
 800d1e4:	464b      	mov	r3, r9
 800d1e6:	4442      	add	r2, r8
 800d1e8:	4631      	mov	r1, r6
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	47b8      	blx	r7
 800d1ee:	3001      	adds	r0, #1
 800d1f0:	d1c3      	bne.n	800d17a <_printf_float+0x32e>
 800d1f2:	e686      	b.n	800cf02 <_printf_float+0xb6>
 800d1f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d1f8:	f1ba 0f01 	cmp.w	sl, #1
 800d1fc:	dc01      	bgt.n	800d202 <_printf_float+0x3b6>
 800d1fe:	07db      	lsls	r3, r3, #31
 800d200:	d536      	bpl.n	800d270 <_printf_float+0x424>
 800d202:	2301      	movs	r3, #1
 800d204:	4642      	mov	r2, r8
 800d206:	4631      	mov	r1, r6
 800d208:	4628      	mov	r0, r5
 800d20a:	47b8      	blx	r7
 800d20c:	3001      	adds	r0, #1
 800d20e:	f43f ae78 	beq.w	800cf02 <_printf_float+0xb6>
 800d212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d216:	4631      	mov	r1, r6
 800d218:	4628      	mov	r0, r5
 800d21a:	47b8      	blx	r7
 800d21c:	3001      	adds	r0, #1
 800d21e:	f43f ae70 	beq.w	800cf02 <_printf_float+0xb6>
 800d222:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d226:	2200      	movs	r2, #0
 800d228:	2300      	movs	r3, #0
 800d22a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d22e:	f7f3 fc4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d232:	b9c0      	cbnz	r0, 800d266 <_printf_float+0x41a>
 800d234:	4653      	mov	r3, sl
 800d236:	f108 0201 	add.w	r2, r8, #1
 800d23a:	4631      	mov	r1, r6
 800d23c:	4628      	mov	r0, r5
 800d23e:	47b8      	blx	r7
 800d240:	3001      	adds	r0, #1
 800d242:	d10c      	bne.n	800d25e <_printf_float+0x412>
 800d244:	e65d      	b.n	800cf02 <_printf_float+0xb6>
 800d246:	2301      	movs	r3, #1
 800d248:	465a      	mov	r2, fp
 800d24a:	4631      	mov	r1, r6
 800d24c:	4628      	mov	r0, r5
 800d24e:	47b8      	blx	r7
 800d250:	3001      	adds	r0, #1
 800d252:	f43f ae56 	beq.w	800cf02 <_printf_float+0xb6>
 800d256:	f108 0801 	add.w	r8, r8, #1
 800d25a:	45d0      	cmp	r8, sl
 800d25c:	dbf3      	blt.n	800d246 <_printf_float+0x3fa>
 800d25e:	464b      	mov	r3, r9
 800d260:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d264:	e6df      	b.n	800d026 <_printf_float+0x1da>
 800d266:	f04f 0800 	mov.w	r8, #0
 800d26a:	f104 0b1a 	add.w	fp, r4, #26
 800d26e:	e7f4      	b.n	800d25a <_printf_float+0x40e>
 800d270:	2301      	movs	r3, #1
 800d272:	4642      	mov	r2, r8
 800d274:	e7e1      	b.n	800d23a <_printf_float+0x3ee>
 800d276:	2301      	movs	r3, #1
 800d278:	464a      	mov	r2, r9
 800d27a:	4631      	mov	r1, r6
 800d27c:	4628      	mov	r0, r5
 800d27e:	47b8      	blx	r7
 800d280:	3001      	adds	r0, #1
 800d282:	f43f ae3e 	beq.w	800cf02 <_printf_float+0xb6>
 800d286:	f108 0801 	add.w	r8, r8, #1
 800d28a:	68e3      	ldr	r3, [r4, #12]
 800d28c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d28e:	1a5b      	subs	r3, r3, r1
 800d290:	4543      	cmp	r3, r8
 800d292:	dcf0      	bgt.n	800d276 <_printf_float+0x42a>
 800d294:	e6fc      	b.n	800d090 <_printf_float+0x244>
 800d296:	f04f 0800 	mov.w	r8, #0
 800d29a:	f104 0919 	add.w	r9, r4, #25
 800d29e:	e7f4      	b.n	800d28a <_printf_float+0x43e>

0800d2a0 <_printf_common>:
 800d2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2a4:	4616      	mov	r6, r2
 800d2a6:	4698      	mov	r8, r3
 800d2a8:	688a      	ldr	r2, [r1, #8]
 800d2aa:	690b      	ldr	r3, [r1, #16]
 800d2ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	bfb8      	it	lt
 800d2b4:	4613      	movlt	r3, r2
 800d2b6:	6033      	str	r3, [r6, #0]
 800d2b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d2bc:	4607      	mov	r7, r0
 800d2be:	460c      	mov	r4, r1
 800d2c0:	b10a      	cbz	r2, 800d2c6 <_printf_common+0x26>
 800d2c2:	3301      	adds	r3, #1
 800d2c4:	6033      	str	r3, [r6, #0]
 800d2c6:	6823      	ldr	r3, [r4, #0]
 800d2c8:	0699      	lsls	r1, r3, #26
 800d2ca:	bf42      	ittt	mi
 800d2cc:	6833      	ldrmi	r3, [r6, #0]
 800d2ce:	3302      	addmi	r3, #2
 800d2d0:	6033      	strmi	r3, [r6, #0]
 800d2d2:	6825      	ldr	r5, [r4, #0]
 800d2d4:	f015 0506 	ands.w	r5, r5, #6
 800d2d8:	d106      	bne.n	800d2e8 <_printf_common+0x48>
 800d2da:	f104 0a19 	add.w	sl, r4, #25
 800d2de:	68e3      	ldr	r3, [r4, #12]
 800d2e0:	6832      	ldr	r2, [r6, #0]
 800d2e2:	1a9b      	subs	r3, r3, r2
 800d2e4:	42ab      	cmp	r3, r5
 800d2e6:	dc26      	bgt.n	800d336 <_printf_common+0x96>
 800d2e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2ec:	6822      	ldr	r2, [r4, #0]
 800d2ee:	3b00      	subs	r3, #0
 800d2f0:	bf18      	it	ne
 800d2f2:	2301      	movne	r3, #1
 800d2f4:	0692      	lsls	r2, r2, #26
 800d2f6:	d42b      	bmi.n	800d350 <_printf_common+0xb0>
 800d2f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d2fc:	4641      	mov	r1, r8
 800d2fe:	4638      	mov	r0, r7
 800d300:	47c8      	blx	r9
 800d302:	3001      	adds	r0, #1
 800d304:	d01e      	beq.n	800d344 <_printf_common+0xa4>
 800d306:	6823      	ldr	r3, [r4, #0]
 800d308:	6922      	ldr	r2, [r4, #16]
 800d30a:	f003 0306 	and.w	r3, r3, #6
 800d30e:	2b04      	cmp	r3, #4
 800d310:	bf02      	ittt	eq
 800d312:	68e5      	ldreq	r5, [r4, #12]
 800d314:	6833      	ldreq	r3, [r6, #0]
 800d316:	1aed      	subeq	r5, r5, r3
 800d318:	68a3      	ldr	r3, [r4, #8]
 800d31a:	bf0c      	ite	eq
 800d31c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d320:	2500      	movne	r5, #0
 800d322:	4293      	cmp	r3, r2
 800d324:	bfc4      	itt	gt
 800d326:	1a9b      	subgt	r3, r3, r2
 800d328:	18ed      	addgt	r5, r5, r3
 800d32a:	2600      	movs	r6, #0
 800d32c:	341a      	adds	r4, #26
 800d32e:	42b5      	cmp	r5, r6
 800d330:	d11a      	bne.n	800d368 <_printf_common+0xc8>
 800d332:	2000      	movs	r0, #0
 800d334:	e008      	b.n	800d348 <_printf_common+0xa8>
 800d336:	2301      	movs	r3, #1
 800d338:	4652      	mov	r2, sl
 800d33a:	4641      	mov	r1, r8
 800d33c:	4638      	mov	r0, r7
 800d33e:	47c8      	blx	r9
 800d340:	3001      	adds	r0, #1
 800d342:	d103      	bne.n	800d34c <_printf_common+0xac>
 800d344:	f04f 30ff 	mov.w	r0, #4294967295
 800d348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d34c:	3501      	adds	r5, #1
 800d34e:	e7c6      	b.n	800d2de <_printf_common+0x3e>
 800d350:	18e1      	adds	r1, r4, r3
 800d352:	1c5a      	adds	r2, r3, #1
 800d354:	2030      	movs	r0, #48	@ 0x30
 800d356:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d35a:	4422      	add	r2, r4
 800d35c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d360:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d364:	3302      	adds	r3, #2
 800d366:	e7c7      	b.n	800d2f8 <_printf_common+0x58>
 800d368:	2301      	movs	r3, #1
 800d36a:	4622      	mov	r2, r4
 800d36c:	4641      	mov	r1, r8
 800d36e:	4638      	mov	r0, r7
 800d370:	47c8      	blx	r9
 800d372:	3001      	adds	r0, #1
 800d374:	d0e6      	beq.n	800d344 <_printf_common+0xa4>
 800d376:	3601      	adds	r6, #1
 800d378:	e7d9      	b.n	800d32e <_printf_common+0x8e>
	...

0800d37c <_printf_i>:
 800d37c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d380:	7e0f      	ldrb	r7, [r1, #24]
 800d382:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d384:	2f78      	cmp	r7, #120	@ 0x78
 800d386:	4691      	mov	r9, r2
 800d388:	4680      	mov	r8, r0
 800d38a:	460c      	mov	r4, r1
 800d38c:	469a      	mov	sl, r3
 800d38e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d392:	d807      	bhi.n	800d3a4 <_printf_i+0x28>
 800d394:	2f62      	cmp	r7, #98	@ 0x62
 800d396:	d80a      	bhi.n	800d3ae <_printf_i+0x32>
 800d398:	2f00      	cmp	r7, #0
 800d39a:	f000 80d1 	beq.w	800d540 <_printf_i+0x1c4>
 800d39e:	2f58      	cmp	r7, #88	@ 0x58
 800d3a0:	f000 80b8 	beq.w	800d514 <_printf_i+0x198>
 800d3a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d3ac:	e03a      	b.n	800d424 <_printf_i+0xa8>
 800d3ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d3b2:	2b15      	cmp	r3, #21
 800d3b4:	d8f6      	bhi.n	800d3a4 <_printf_i+0x28>
 800d3b6:	a101      	add	r1, pc, #4	@ (adr r1, 800d3bc <_printf_i+0x40>)
 800d3b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d3bc:	0800d415 	.word	0x0800d415
 800d3c0:	0800d429 	.word	0x0800d429
 800d3c4:	0800d3a5 	.word	0x0800d3a5
 800d3c8:	0800d3a5 	.word	0x0800d3a5
 800d3cc:	0800d3a5 	.word	0x0800d3a5
 800d3d0:	0800d3a5 	.word	0x0800d3a5
 800d3d4:	0800d429 	.word	0x0800d429
 800d3d8:	0800d3a5 	.word	0x0800d3a5
 800d3dc:	0800d3a5 	.word	0x0800d3a5
 800d3e0:	0800d3a5 	.word	0x0800d3a5
 800d3e4:	0800d3a5 	.word	0x0800d3a5
 800d3e8:	0800d527 	.word	0x0800d527
 800d3ec:	0800d453 	.word	0x0800d453
 800d3f0:	0800d4e1 	.word	0x0800d4e1
 800d3f4:	0800d3a5 	.word	0x0800d3a5
 800d3f8:	0800d3a5 	.word	0x0800d3a5
 800d3fc:	0800d549 	.word	0x0800d549
 800d400:	0800d3a5 	.word	0x0800d3a5
 800d404:	0800d453 	.word	0x0800d453
 800d408:	0800d3a5 	.word	0x0800d3a5
 800d40c:	0800d3a5 	.word	0x0800d3a5
 800d410:	0800d4e9 	.word	0x0800d4e9
 800d414:	6833      	ldr	r3, [r6, #0]
 800d416:	1d1a      	adds	r2, r3, #4
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	6032      	str	r2, [r6, #0]
 800d41c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d420:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d424:	2301      	movs	r3, #1
 800d426:	e09c      	b.n	800d562 <_printf_i+0x1e6>
 800d428:	6833      	ldr	r3, [r6, #0]
 800d42a:	6820      	ldr	r0, [r4, #0]
 800d42c:	1d19      	adds	r1, r3, #4
 800d42e:	6031      	str	r1, [r6, #0]
 800d430:	0606      	lsls	r6, r0, #24
 800d432:	d501      	bpl.n	800d438 <_printf_i+0xbc>
 800d434:	681d      	ldr	r5, [r3, #0]
 800d436:	e003      	b.n	800d440 <_printf_i+0xc4>
 800d438:	0645      	lsls	r5, r0, #25
 800d43a:	d5fb      	bpl.n	800d434 <_printf_i+0xb8>
 800d43c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d440:	2d00      	cmp	r5, #0
 800d442:	da03      	bge.n	800d44c <_printf_i+0xd0>
 800d444:	232d      	movs	r3, #45	@ 0x2d
 800d446:	426d      	negs	r5, r5
 800d448:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d44c:	4858      	ldr	r0, [pc, #352]	@ (800d5b0 <_printf_i+0x234>)
 800d44e:	230a      	movs	r3, #10
 800d450:	e011      	b.n	800d476 <_printf_i+0xfa>
 800d452:	6821      	ldr	r1, [r4, #0]
 800d454:	6833      	ldr	r3, [r6, #0]
 800d456:	0608      	lsls	r0, r1, #24
 800d458:	f853 5b04 	ldr.w	r5, [r3], #4
 800d45c:	d402      	bmi.n	800d464 <_printf_i+0xe8>
 800d45e:	0649      	lsls	r1, r1, #25
 800d460:	bf48      	it	mi
 800d462:	b2ad      	uxthmi	r5, r5
 800d464:	2f6f      	cmp	r7, #111	@ 0x6f
 800d466:	4852      	ldr	r0, [pc, #328]	@ (800d5b0 <_printf_i+0x234>)
 800d468:	6033      	str	r3, [r6, #0]
 800d46a:	bf14      	ite	ne
 800d46c:	230a      	movne	r3, #10
 800d46e:	2308      	moveq	r3, #8
 800d470:	2100      	movs	r1, #0
 800d472:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d476:	6866      	ldr	r6, [r4, #4]
 800d478:	60a6      	str	r6, [r4, #8]
 800d47a:	2e00      	cmp	r6, #0
 800d47c:	db05      	blt.n	800d48a <_printf_i+0x10e>
 800d47e:	6821      	ldr	r1, [r4, #0]
 800d480:	432e      	orrs	r6, r5
 800d482:	f021 0104 	bic.w	r1, r1, #4
 800d486:	6021      	str	r1, [r4, #0]
 800d488:	d04b      	beq.n	800d522 <_printf_i+0x1a6>
 800d48a:	4616      	mov	r6, r2
 800d48c:	fbb5 f1f3 	udiv	r1, r5, r3
 800d490:	fb03 5711 	mls	r7, r3, r1, r5
 800d494:	5dc7      	ldrb	r7, [r0, r7]
 800d496:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d49a:	462f      	mov	r7, r5
 800d49c:	42bb      	cmp	r3, r7
 800d49e:	460d      	mov	r5, r1
 800d4a0:	d9f4      	bls.n	800d48c <_printf_i+0x110>
 800d4a2:	2b08      	cmp	r3, #8
 800d4a4:	d10b      	bne.n	800d4be <_printf_i+0x142>
 800d4a6:	6823      	ldr	r3, [r4, #0]
 800d4a8:	07df      	lsls	r7, r3, #31
 800d4aa:	d508      	bpl.n	800d4be <_printf_i+0x142>
 800d4ac:	6923      	ldr	r3, [r4, #16]
 800d4ae:	6861      	ldr	r1, [r4, #4]
 800d4b0:	4299      	cmp	r1, r3
 800d4b2:	bfde      	ittt	le
 800d4b4:	2330      	movle	r3, #48	@ 0x30
 800d4b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d4ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d4be:	1b92      	subs	r2, r2, r6
 800d4c0:	6122      	str	r2, [r4, #16]
 800d4c2:	f8cd a000 	str.w	sl, [sp]
 800d4c6:	464b      	mov	r3, r9
 800d4c8:	aa03      	add	r2, sp, #12
 800d4ca:	4621      	mov	r1, r4
 800d4cc:	4640      	mov	r0, r8
 800d4ce:	f7ff fee7 	bl	800d2a0 <_printf_common>
 800d4d2:	3001      	adds	r0, #1
 800d4d4:	d14a      	bne.n	800d56c <_printf_i+0x1f0>
 800d4d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d4da:	b004      	add	sp, #16
 800d4dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4e0:	6823      	ldr	r3, [r4, #0]
 800d4e2:	f043 0320 	orr.w	r3, r3, #32
 800d4e6:	6023      	str	r3, [r4, #0]
 800d4e8:	4832      	ldr	r0, [pc, #200]	@ (800d5b4 <_printf_i+0x238>)
 800d4ea:	2778      	movs	r7, #120	@ 0x78
 800d4ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4f0:	6823      	ldr	r3, [r4, #0]
 800d4f2:	6831      	ldr	r1, [r6, #0]
 800d4f4:	061f      	lsls	r7, r3, #24
 800d4f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800d4fa:	d402      	bmi.n	800d502 <_printf_i+0x186>
 800d4fc:	065f      	lsls	r7, r3, #25
 800d4fe:	bf48      	it	mi
 800d500:	b2ad      	uxthmi	r5, r5
 800d502:	6031      	str	r1, [r6, #0]
 800d504:	07d9      	lsls	r1, r3, #31
 800d506:	bf44      	itt	mi
 800d508:	f043 0320 	orrmi.w	r3, r3, #32
 800d50c:	6023      	strmi	r3, [r4, #0]
 800d50e:	b11d      	cbz	r5, 800d518 <_printf_i+0x19c>
 800d510:	2310      	movs	r3, #16
 800d512:	e7ad      	b.n	800d470 <_printf_i+0xf4>
 800d514:	4826      	ldr	r0, [pc, #152]	@ (800d5b0 <_printf_i+0x234>)
 800d516:	e7e9      	b.n	800d4ec <_printf_i+0x170>
 800d518:	6823      	ldr	r3, [r4, #0]
 800d51a:	f023 0320 	bic.w	r3, r3, #32
 800d51e:	6023      	str	r3, [r4, #0]
 800d520:	e7f6      	b.n	800d510 <_printf_i+0x194>
 800d522:	4616      	mov	r6, r2
 800d524:	e7bd      	b.n	800d4a2 <_printf_i+0x126>
 800d526:	6833      	ldr	r3, [r6, #0]
 800d528:	6825      	ldr	r5, [r4, #0]
 800d52a:	6961      	ldr	r1, [r4, #20]
 800d52c:	1d18      	adds	r0, r3, #4
 800d52e:	6030      	str	r0, [r6, #0]
 800d530:	062e      	lsls	r6, r5, #24
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	d501      	bpl.n	800d53a <_printf_i+0x1be>
 800d536:	6019      	str	r1, [r3, #0]
 800d538:	e002      	b.n	800d540 <_printf_i+0x1c4>
 800d53a:	0668      	lsls	r0, r5, #25
 800d53c:	d5fb      	bpl.n	800d536 <_printf_i+0x1ba>
 800d53e:	8019      	strh	r1, [r3, #0]
 800d540:	2300      	movs	r3, #0
 800d542:	6123      	str	r3, [r4, #16]
 800d544:	4616      	mov	r6, r2
 800d546:	e7bc      	b.n	800d4c2 <_printf_i+0x146>
 800d548:	6833      	ldr	r3, [r6, #0]
 800d54a:	1d1a      	adds	r2, r3, #4
 800d54c:	6032      	str	r2, [r6, #0]
 800d54e:	681e      	ldr	r6, [r3, #0]
 800d550:	6862      	ldr	r2, [r4, #4]
 800d552:	2100      	movs	r1, #0
 800d554:	4630      	mov	r0, r6
 800d556:	f7f2 fe3b 	bl	80001d0 <memchr>
 800d55a:	b108      	cbz	r0, 800d560 <_printf_i+0x1e4>
 800d55c:	1b80      	subs	r0, r0, r6
 800d55e:	6060      	str	r0, [r4, #4]
 800d560:	6863      	ldr	r3, [r4, #4]
 800d562:	6123      	str	r3, [r4, #16]
 800d564:	2300      	movs	r3, #0
 800d566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d56a:	e7aa      	b.n	800d4c2 <_printf_i+0x146>
 800d56c:	6923      	ldr	r3, [r4, #16]
 800d56e:	4632      	mov	r2, r6
 800d570:	4649      	mov	r1, r9
 800d572:	4640      	mov	r0, r8
 800d574:	47d0      	blx	sl
 800d576:	3001      	adds	r0, #1
 800d578:	d0ad      	beq.n	800d4d6 <_printf_i+0x15a>
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	079b      	lsls	r3, r3, #30
 800d57e:	d413      	bmi.n	800d5a8 <_printf_i+0x22c>
 800d580:	68e0      	ldr	r0, [r4, #12]
 800d582:	9b03      	ldr	r3, [sp, #12]
 800d584:	4298      	cmp	r0, r3
 800d586:	bfb8      	it	lt
 800d588:	4618      	movlt	r0, r3
 800d58a:	e7a6      	b.n	800d4da <_printf_i+0x15e>
 800d58c:	2301      	movs	r3, #1
 800d58e:	4632      	mov	r2, r6
 800d590:	4649      	mov	r1, r9
 800d592:	4640      	mov	r0, r8
 800d594:	47d0      	blx	sl
 800d596:	3001      	adds	r0, #1
 800d598:	d09d      	beq.n	800d4d6 <_printf_i+0x15a>
 800d59a:	3501      	adds	r5, #1
 800d59c:	68e3      	ldr	r3, [r4, #12]
 800d59e:	9903      	ldr	r1, [sp, #12]
 800d5a0:	1a5b      	subs	r3, r3, r1
 800d5a2:	42ab      	cmp	r3, r5
 800d5a4:	dcf2      	bgt.n	800d58c <_printf_i+0x210>
 800d5a6:	e7eb      	b.n	800d580 <_printf_i+0x204>
 800d5a8:	2500      	movs	r5, #0
 800d5aa:	f104 0619 	add.w	r6, r4, #25
 800d5ae:	e7f5      	b.n	800d59c <_printf_i+0x220>
 800d5b0:	0800fa72 	.word	0x0800fa72
 800d5b4:	0800fa83 	.word	0x0800fa83

0800d5b8 <std>:
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	b510      	push	{r4, lr}
 800d5bc:	4604      	mov	r4, r0
 800d5be:	e9c0 3300 	strd	r3, r3, [r0]
 800d5c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d5c6:	6083      	str	r3, [r0, #8]
 800d5c8:	8181      	strh	r1, [r0, #12]
 800d5ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800d5cc:	81c2      	strh	r2, [r0, #14]
 800d5ce:	6183      	str	r3, [r0, #24]
 800d5d0:	4619      	mov	r1, r3
 800d5d2:	2208      	movs	r2, #8
 800d5d4:	305c      	adds	r0, #92	@ 0x5c
 800d5d6:	f000 fa01 	bl	800d9dc <memset>
 800d5da:	4b0d      	ldr	r3, [pc, #52]	@ (800d610 <std+0x58>)
 800d5dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800d5de:	4b0d      	ldr	r3, [pc, #52]	@ (800d614 <std+0x5c>)
 800d5e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800d618 <std+0x60>)
 800d5e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d5e6:	4b0d      	ldr	r3, [pc, #52]	@ (800d61c <std+0x64>)
 800d5e8:	6323      	str	r3, [r4, #48]	@ 0x30
 800d5ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d620 <std+0x68>)
 800d5ec:	6224      	str	r4, [r4, #32]
 800d5ee:	429c      	cmp	r4, r3
 800d5f0:	d006      	beq.n	800d600 <std+0x48>
 800d5f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d5f6:	4294      	cmp	r4, r2
 800d5f8:	d002      	beq.n	800d600 <std+0x48>
 800d5fa:	33d0      	adds	r3, #208	@ 0xd0
 800d5fc:	429c      	cmp	r4, r3
 800d5fe:	d105      	bne.n	800d60c <std+0x54>
 800d600:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d608:	f000 ba74 	b.w	800daf4 <__retarget_lock_init_recursive>
 800d60c:	bd10      	pop	{r4, pc}
 800d60e:	bf00      	nop
 800d610:	0800d82d 	.word	0x0800d82d
 800d614:	0800d84f 	.word	0x0800d84f
 800d618:	0800d887 	.word	0x0800d887
 800d61c:	0800d8ab 	.word	0x0800d8ab
 800d620:	20002298 	.word	0x20002298

0800d624 <stdio_exit_handler>:
 800d624:	4a02      	ldr	r2, [pc, #8]	@ (800d630 <stdio_exit_handler+0xc>)
 800d626:	4903      	ldr	r1, [pc, #12]	@ (800d634 <stdio_exit_handler+0x10>)
 800d628:	4803      	ldr	r0, [pc, #12]	@ (800d638 <stdio_exit_handler+0x14>)
 800d62a:	f000 b869 	b.w	800d700 <_fwalk_sglue>
 800d62e:	bf00      	nop
 800d630:	2000011c 	.word	0x2000011c
 800d634:	0800f2dd 	.word	0x0800f2dd
 800d638:	2000012c 	.word	0x2000012c

0800d63c <cleanup_stdio>:
 800d63c:	6841      	ldr	r1, [r0, #4]
 800d63e:	4b0c      	ldr	r3, [pc, #48]	@ (800d670 <cleanup_stdio+0x34>)
 800d640:	4299      	cmp	r1, r3
 800d642:	b510      	push	{r4, lr}
 800d644:	4604      	mov	r4, r0
 800d646:	d001      	beq.n	800d64c <cleanup_stdio+0x10>
 800d648:	f001 fe48 	bl	800f2dc <_fflush_r>
 800d64c:	68a1      	ldr	r1, [r4, #8]
 800d64e:	4b09      	ldr	r3, [pc, #36]	@ (800d674 <cleanup_stdio+0x38>)
 800d650:	4299      	cmp	r1, r3
 800d652:	d002      	beq.n	800d65a <cleanup_stdio+0x1e>
 800d654:	4620      	mov	r0, r4
 800d656:	f001 fe41 	bl	800f2dc <_fflush_r>
 800d65a:	68e1      	ldr	r1, [r4, #12]
 800d65c:	4b06      	ldr	r3, [pc, #24]	@ (800d678 <cleanup_stdio+0x3c>)
 800d65e:	4299      	cmp	r1, r3
 800d660:	d004      	beq.n	800d66c <cleanup_stdio+0x30>
 800d662:	4620      	mov	r0, r4
 800d664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d668:	f001 be38 	b.w	800f2dc <_fflush_r>
 800d66c:	bd10      	pop	{r4, pc}
 800d66e:	bf00      	nop
 800d670:	20002298 	.word	0x20002298
 800d674:	20002300 	.word	0x20002300
 800d678:	20002368 	.word	0x20002368

0800d67c <global_stdio_init.part.0>:
 800d67c:	b510      	push	{r4, lr}
 800d67e:	4b0b      	ldr	r3, [pc, #44]	@ (800d6ac <global_stdio_init.part.0+0x30>)
 800d680:	4c0b      	ldr	r4, [pc, #44]	@ (800d6b0 <global_stdio_init.part.0+0x34>)
 800d682:	4a0c      	ldr	r2, [pc, #48]	@ (800d6b4 <global_stdio_init.part.0+0x38>)
 800d684:	601a      	str	r2, [r3, #0]
 800d686:	4620      	mov	r0, r4
 800d688:	2200      	movs	r2, #0
 800d68a:	2104      	movs	r1, #4
 800d68c:	f7ff ff94 	bl	800d5b8 <std>
 800d690:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d694:	2201      	movs	r2, #1
 800d696:	2109      	movs	r1, #9
 800d698:	f7ff ff8e 	bl	800d5b8 <std>
 800d69c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d6a0:	2202      	movs	r2, #2
 800d6a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6a6:	2112      	movs	r1, #18
 800d6a8:	f7ff bf86 	b.w	800d5b8 <std>
 800d6ac:	200023d0 	.word	0x200023d0
 800d6b0:	20002298 	.word	0x20002298
 800d6b4:	0800d625 	.word	0x0800d625

0800d6b8 <__sfp_lock_acquire>:
 800d6b8:	4801      	ldr	r0, [pc, #4]	@ (800d6c0 <__sfp_lock_acquire+0x8>)
 800d6ba:	f000 ba1c 	b.w	800daf6 <__retarget_lock_acquire_recursive>
 800d6be:	bf00      	nop
 800d6c0:	200023d9 	.word	0x200023d9

0800d6c4 <__sfp_lock_release>:
 800d6c4:	4801      	ldr	r0, [pc, #4]	@ (800d6cc <__sfp_lock_release+0x8>)
 800d6c6:	f000 ba17 	b.w	800daf8 <__retarget_lock_release_recursive>
 800d6ca:	bf00      	nop
 800d6cc:	200023d9 	.word	0x200023d9

0800d6d0 <__sinit>:
 800d6d0:	b510      	push	{r4, lr}
 800d6d2:	4604      	mov	r4, r0
 800d6d4:	f7ff fff0 	bl	800d6b8 <__sfp_lock_acquire>
 800d6d8:	6a23      	ldr	r3, [r4, #32]
 800d6da:	b11b      	cbz	r3, 800d6e4 <__sinit+0x14>
 800d6dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6e0:	f7ff bff0 	b.w	800d6c4 <__sfp_lock_release>
 800d6e4:	4b04      	ldr	r3, [pc, #16]	@ (800d6f8 <__sinit+0x28>)
 800d6e6:	6223      	str	r3, [r4, #32]
 800d6e8:	4b04      	ldr	r3, [pc, #16]	@ (800d6fc <__sinit+0x2c>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d1f5      	bne.n	800d6dc <__sinit+0xc>
 800d6f0:	f7ff ffc4 	bl	800d67c <global_stdio_init.part.0>
 800d6f4:	e7f2      	b.n	800d6dc <__sinit+0xc>
 800d6f6:	bf00      	nop
 800d6f8:	0800d63d 	.word	0x0800d63d
 800d6fc:	200023d0 	.word	0x200023d0

0800d700 <_fwalk_sglue>:
 800d700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d704:	4607      	mov	r7, r0
 800d706:	4688      	mov	r8, r1
 800d708:	4614      	mov	r4, r2
 800d70a:	2600      	movs	r6, #0
 800d70c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d710:	f1b9 0901 	subs.w	r9, r9, #1
 800d714:	d505      	bpl.n	800d722 <_fwalk_sglue+0x22>
 800d716:	6824      	ldr	r4, [r4, #0]
 800d718:	2c00      	cmp	r4, #0
 800d71a:	d1f7      	bne.n	800d70c <_fwalk_sglue+0xc>
 800d71c:	4630      	mov	r0, r6
 800d71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d722:	89ab      	ldrh	r3, [r5, #12]
 800d724:	2b01      	cmp	r3, #1
 800d726:	d907      	bls.n	800d738 <_fwalk_sglue+0x38>
 800d728:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d72c:	3301      	adds	r3, #1
 800d72e:	d003      	beq.n	800d738 <_fwalk_sglue+0x38>
 800d730:	4629      	mov	r1, r5
 800d732:	4638      	mov	r0, r7
 800d734:	47c0      	blx	r8
 800d736:	4306      	orrs	r6, r0
 800d738:	3568      	adds	r5, #104	@ 0x68
 800d73a:	e7e9      	b.n	800d710 <_fwalk_sglue+0x10>

0800d73c <iprintf>:
 800d73c:	b40f      	push	{r0, r1, r2, r3}
 800d73e:	b507      	push	{r0, r1, r2, lr}
 800d740:	4906      	ldr	r1, [pc, #24]	@ (800d75c <iprintf+0x20>)
 800d742:	ab04      	add	r3, sp, #16
 800d744:	6808      	ldr	r0, [r1, #0]
 800d746:	f853 2b04 	ldr.w	r2, [r3], #4
 800d74a:	6881      	ldr	r1, [r0, #8]
 800d74c:	9301      	str	r3, [sp, #4]
 800d74e:	f001 fc29 	bl	800efa4 <_vfiprintf_r>
 800d752:	b003      	add	sp, #12
 800d754:	f85d eb04 	ldr.w	lr, [sp], #4
 800d758:	b004      	add	sp, #16
 800d75a:	4770      	bx	lr
 800d75c:	20000128 	.word	0x20000128

0800d760 <putchar>:
 800d760:	4b02      	ldr	r3, [pc, #8]	@ (800d76c <putchar+0xc>)
 800d762:	4601      	mov	r1, r0
 800d764:	6818      	ldr	r0, [r3, #0]
 800d766:	6882      	ldr	r2, [r0, #8]
 800d768:	f001 be42 	b.w	800f3f0 <_putc_r>
 800d76c:	20000128 	.word	0x20000128

0800d770 <_puts_r>:
 800d770:	6a03      	ldr	r3, [r0, #32]
 800d772:	b570      	push	{r4, r5, r6, lr}
 800d774:	6884      	ldr	r4, [r0, #8]
 800d776:	4605      	mov	r5, r0
 800d778:	460e      	mov	r6, r1
 800d77a:	b90b      	cbnz	r3, 800d780 <_puts_r+0x10>
 800d77c:	f7ff ffa8 	bl	800d6d0 <__sinit>
 800d780:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d782:	07db      	lsls	r3, r3, #31
 800d784:	d405      	bmi.n	800d792 <_puts_r+0x22>
 800d786:	89a3      	ldrh	r3, [r4, #12]
 800d788:	0598      	lsls	r0, r3, #22
 800d78a:	d402      	bmi.n	800d792 <_puts_r+0x22>
 800d78c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d78e:	f000 f9b2 	bl	800daf6 <__retarget_lock_acquire_recursive>
 800d792:	89a3      	ldrh	r3, [r4, #12]
 800d794:	0719      	lsls	r1, r3, #28
 800d796:	d502      	bpl.n	800d79e <_puts_r+0x2e>
 800d798:	6923      	ldr	r3, [r4, #16]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d135      	bne.n	800d80a <_puts_r+0x9a>
 800d79e:	4621      	mov	r1, r4
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	f000 f8c5 	bl	800d930 <__swsetup_r>
 800d7a6:	b380      	cbz	r0, 800d80a <_puts_r+0x9a>
 800d7a8:	f04f 35ff 	mov.w	r5, #4294967295
 800d7ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d7ae:	07da      	lsls	r2, r3, #31
 800d7b0:	d405      	bmi.n	800d7be <_puts_r+0x4e>
 800d7b2:	89a3      	ldrh	r3, [r4, #12]
 800d7b4:	059b      	lsls	r3, r3, #22
 800d7b6:	d402      	bmi.n	800d7be <_puts_r+0x4e>
 800d7b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d7ba:	f000 f99d 	bl	800daf8 <__retarget_lock_release_recursive>
 800d7be:	4628      	mov	r0, r5
 800d7c0:	bd70      	pop	{r4, r5, r6, pc}
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	da04      	bge.n	800d7d0 <_puts_r+0x60>
 800d7c6:	69a2      	ldr	r2, [r4, #24]
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	dc17      	bgt.n	800d7fc <_puts_r+0x8c>
 800d7cc:	290a      	cmp	r1, #10
 800d7ce:	d015      	beq.n	800d7fc <_puts_r+0x8c>
 800d7d0:	6823      	ldr	r3, [r4, #0]
 800d7d2:	1c5a      	adds	r2, r3, #1
 800d7d4:	6022      	str	r2, [r4, #0]
 800d7d6:	7019      	strb	r1, [r3, #0]
 800d7d8:	68a3      	ldr	r3, [r4, #8]
 800d7da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d7de:	3b01      	subs	r3, #1
 800d7e0:	60a3      	str	r3, [r4, #8]
 800d7e2:	2900      	cmp	r1, #0
 800d7e4:	d1ed      	bne.n	800d7c2 <_puts_r+0x52>
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	da11      	bge.n	800d80e <_puts_r+0x9e>
 800d7ea:	4622      	mov	r2, r4
 800d7ec:	210a      	movs	r1, #10
 800d7ee:	4628      	mov	r0, r5
 800d7f0:	f000 f85f 	bl	800d8b2 <__swbuf_r>
 800d7f4:	3001      	adds	r0, #1
 800d7f6:	d0d7      	beq.n	800d7a8 <_puts_r+0x38>
 800d7f8:	250a      	movs	r5, #10
 800d7fa:	e7d7      	b.n	800d7ac <_puts_r+0x3c>
 800d7fc:	4622      	mov	r2, r4
 800d7fe:	4628      	mov	r0, r5
 800d800:	f000 f857 	bl	800d8b2 <__swbuf_r>
 800d804:	3001      	adds	r0, #1
 800d806:	d1e7      	bne.n	800d7d8 <_puts_r+0x68>
 800d808:	e7ce      	b.n	800d7a8 <_puts_r+0x38>
 800d80a:	3e01      	subs	r6, #1
 800d80c:	e7e4      	b.n	800d7d8 <_puts_r+0x68>
 800d80e:	6823      	ldr	r3, [r4, #0]
 800d810:	1c5a      	adds	r2, r3, #1
 800d812:	6022      	str	r2, [r4, #0]
 800d814:	220a      	movs	r2, #10
 800d816:	701a      	strb	r2, [r3, #0]
 800d818:	e7ee      	b.n	800d7f8 <_puts_r+0x88>
	...

0800d81c <puts>:
 800d81c:	4b02      	ldr	r3, [pc, #8]	@ (800d828 <puts+0xc>)
 800d81e:	4601      	mov	r1, r0
 800d820:	6818      	ldr	r0, [r3, #0]
 800d822:	f7ff bfa5 	b.w	800d770 <_puts_r>
 800d826:	bf00      	nop
 800d828:	20000128 	.word	0x20000128

0800d82c <__sread>:
 800d82c:	b510      	push	{r4, lr}
 800d82e:	460c      	mov	r4, r1
 800d830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d834:	f000 f900 	bl	800da38 <_read_r>
 800d838:	2800      	cmp	r0, #0
 800d83a:	bfab      	itete	ge
 800d83c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d83e:	89a3      	ldrhlt	r3, [r4, #12]
 800d840:	181b      	addge	r3, r3, r0
 800d842:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d846:	bfac      	ite	ge
 800d848:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d84a:	81a3      	strhlt	r3, [r4, #12]
 800d84c:	bd10      	pop	{r4, pc}

0800d84e <__swrite>:
 800d84e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d852:	461f      	mov	r7, r3
 800d854:	898b      	ldrh	r3, [r1, #12]
 800d856:	05db      	lsls	r3, r3, #23
 800d858:	4605      	mov	r5, r0
 800d85a:	460c      	mov	r4, r1
 800d85c:	4616      	mov	r6, r2
 800d85e:	d505      	bpl.n	800d86c <__swrite+0x1e>
 800d860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d864:	2302      	movs	r3, #2
 800d866:	2200      	movs	r2, #0
 800d868:	f000 f8d4 	bl	800da14 <_lseek_r>
 800d86c:	89a3      	ldrh	r3, [r4, #12]
 800d86e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d876:	81a3      	strh	r3, [r4, #12]
 800d878:	4632      	mov	r2, r6
 800d87a:	463b      	mov	r3, r7
 800d87c:	4628      	mov	r0, r5
 800d87e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d882:	f000 b8fb 	b.w	800da7c <_write_r>

0800d886 <__sseek>:
 800d886:	b510      	push	{r4, lr}
 800d888:	460c      	mov	r4, r1
 800d88a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d88e:	f000 f8c1 	bl	800da14 <_lseek_r>
 800d892:	1c43      	adds	r3, r0, #1
 800d894:	89a3      	ldrh	r3, [r4, #12]
 800d896:	bf15      	itete	ne
 800d898:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d89a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d89e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d8a2:	81a3      	strheq	r3, [r4, #12]
 800d8a4:	bf18      	it	ne
 800d8a6:	81a3      	strhne	r3, [r4, #12]
 800d8a8:	bd10      	pop	{r4, pc}

0800d8aa <__sclose>:
 800d8aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8ae:	f000 b8a1 	b.w	800d9f4 <_close_r>

0800d8b2 <__swbuf_r>:
 800d8b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8b4:	460e      	mov	r6, r1
 800d8b6:	4614      	mov	r4, r2
 800d8b8:	4605      	mov	r5, r0
 800d8ba:	b118      	cbz	r0, 800d8c4 <__swbuf_r+0x12>
 800d8bc:	6a03      	ldr	r3, [r0, #32]
 800d8be:	b90b      	cbnz	r3, 800d8c4 <__swbuf_r+0x12>
 800d8c0:	f7ff ff06 	bl	800d6d0 <__sinit>
 800d8c4:	69a3      	ldr	r3, [r4, #24]
 800d8c6:	60a3      	str	r3, [r4, #8]
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	071a      	lsls	r2, r3, #28
 800d8cc:	d501      	bpl.n	800d8d2 <__swbuf_r+0x20>
 800d8ce:	6923      	ldr	r3, [r4, #16]
 800d8d0:	b943      	cbnz	r3, 800d8e4 <__swbuf_r+0x32>
 800d8d2:	4621      	mov	r1, r4
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	f000 f82b 	bl	800d930 <__swsetup_r>
 800d8da:	b118      	cbz	r0, 800d8e4 <__swbuf_r+0x32>
 800d8dc:	f04f 37ff 	mov.w	r7, #4294967295
 800d8e0:	4638      	mov	r0, r7
 800d8e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8e4:	6823      	ldr	r3, [r4, #0]
 800d8e6:	6922      	ldr	r2, [r4, #16]
 800d8e8:	1a98      	subs	r0, r3, r2
 800d8ea:	6963      	ldr	r3, [r4, #20]
 800d8ec:	b2f6      	uxtb	r6, r6
 800d8ee:	4283      	cmp	r3, r0
 800d8f0:	4637      	mov	r7, r6
 800d8f2:	dc05      	bgt.n	800d900 <__swbuf_r+0x4e>
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	f001 fcf0 	bl	800f2dc <_fflush_r>
 800d8fc:	2800      	cmp	r0, #0
 800d8fe:	d1ed      	bne.n	800d8dc <__swbuf_r+0x2a>
 800d900:	68a3      	ldr	r3, [r4, #8]
 800d902:	3b01      	subs	r3, #1
 800d904:	60a3      	str	r3, [r4, #8]
 800d906:	6823      	ldr	r3, [r4, #0]
 800d908:	1c5a      	adds	r2, r3, #1
 800d90a:	6022      	str	r2, [r4, #0]
 800d90c:	701e      	strb	r6, [r3, #0]
 800d90e:	6962      	ldr	r2, [r4, #20]
 800d910:	1c43      	adds	r3, r0, #1
 800d912:	429a      	cmp	r2, r3
 800d914:	d004      	beq.n	800d920 <__swbuf_r+0x6e>
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	07db      	lsls	r3, r3, #31
 800d91a:	d5e1      	bpl.n	800d8e0 <__swbuf_r+0x2e>
 800d91c:	2e0a      	cmp	r6, #10
 800d91e:	d1df      	bne.n	800d8e0 <__swbuf_r+0x2e>
 800d920:	4621      	mov	r1, r4
 800d922:	4628      	mov	r0, r5
 800d924:	f001 fcda 	bl	800f2dc <_fflush_r>
 800d928:	2800      	cmp	r0, #0
 800d92a:	d0d9      	beq.n	800d8e0 <__swbuf_r+0x2e>
 800d92c:	e7d6      	b.n	800d8dc <__swbuf_r+0x2a>
	...

0800d930 <__swsetup_r>:
 800d930:	b538      	push	{r3, r4, r5, lr}
 800d932:	4b29      	ldr	r3, [pc, #164]	@ (800d9d8 <__swsetup_r+0xa8>)
 800d934:	4605      	mov	r5, r0
 800d936:	6818      	ldr	r0, [r3, #0]
 800d938:	460c      	mov	r4, r1
 800d93a:	b118      	cbz	r0, 800d944 <__swsetup_r+0x14>
 800d93c:	6a03      	ldr	r3, [r0, #32]
 800d93e:	b90b      	cbnz	r3, 800d944 <__swsetup_r+0x14>
 800d940:	f7ff fec6 	bl	800d6d0 <__sinit>
 800d944:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d948:	0719      	lsls	r1, r3, #28
 800d94a:	d422      	bmi.n	800d992 <__swsetup_r+0x62>
 800d94c:	06da      	lsls	r2, r3, #27
 800d94e:	d407      	bmi.n	800d960 <__swsetup_r+0x30>
 800d950:	2209      	movs	r2, #9
 800d952:	602a      	str	r2, [r5, #0]
 800d954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d958:	81a3      	strh	r3, [r4, #12]
 800d95a:	f04f 30ff 	mov.w	r0, #4294967295
 800d95e:	e033      	b.n	800d9c8 <__swsetup_r+0x98>
 800d960:	0758      	lsls	r0, r3, #29
 800d962:	d512      	bpl.n	800d98a <__swsetup_r+0x5a>
 800d964:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d966:	b141      	cbz	r1, 800d97a <__swsetup_r+0x4a>
 800d968:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d96c:	4299      	cmp	r1, r3
 800d96e:	d002      	beq.n	800d976 <__swsetup_r+0x46>
 800d970:	4628      	mov	r0, r5
 800d972:	f000 ff29 	bl	800e7c8 <_free_r>
 800d976:	2300      	movs	r3, #0
 800d978:	6363      	str	r3, [r4, #52]	@ 0x34
 800d97a:	89a3      	ldrh	r3, [r4, #12]
 800d97c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d980:	81a3      	strh	r3, [r4, #12]
 800d982:	2300      	movs	r3, #0
 800d984:	6063      	str	r3, [r4, #4]
 800d986:	6923      	ldr	r3, [r4, #16]
 800d988:	6023      	str	r3, [r4, #0]
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	f043 0308 	orr.w	r3, r3, #8
 800d990:	81a3      	strh	r3, [r4, #12]
 800d992:	6923      	ldr	r3, [r4, #16]
 800d994:	b94b      	cbnz	r3, 800d9aa <__swsetup_r+0x7a>
 800d996:	89a3      	ldrh	r3, [r4, #12]
 800d998:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d99c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9a0:	d003      	beq.n	800d9aa <__swsetup_r+0x7a>
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	4628      	mov	r0, r5
 800d9a6:	f001 fce7 	bl	800f378 <__smakebuf_r>
 800d9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9ae:	f013 0201 	ands.w	r2, r3, #1
 800d9b2:	d00a      	beq.n	800d9ca <__swsetup_r+0x9a>
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	60a2      	str	r2, [r4, #8]
 800d9b8:	6962      	ldr	r2, [r4, #20]
 800d9ba:	4252      	negs	r2, r2
 800d9bc:	61a2      	str	r2, [r4, #24]
 800d9be:	6922      	ldr	r2, [r4, #16]
 800d9c0:	b942      	cbnz	r2, 800d9d4 <__swsetup_r+0xa4>
 800d9c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d9c6:	d1c5      	bne.n	800d954 <__swsetup_r+0x24>
 800d9c8:	bd38      	pop	{r3, r4, r5, pc}
 800d9ca:	0799      	lsls	r1, r3, #30
 800d9cc:	bf58      	it	pl
 800d9ce:	6962      	ldrpl	r2, [r4, #20]
 800d9d0:	60a2      	str	r2, [r4, #8]
 800d9d2:	e7f4      	b.n	800d9be <__swsetup_r+0x8e>
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	e7f7      	b.n	800d9c8 <__swsetup_r+0x98>
 800d9d8:	20000128 	.word	0x20000128

0800d9dc <memset>:
 800d9dc:	4402      	add	r2, r0
 800d9de:	4603      	mov	r3, r0
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	d100      	bne.n	800d9e6 <memset+0xa>
 800d9e4:	4770      	bx	lr
 800d9e6:	f803 1b01 	strb.w	r1, [r3], #1
 800d9ea:	e7f9      	b.n	800d9e0 <memset+0x4>

0800d9ec <_localeconv_r>:
 800d9ec:	4800      	ldr	r0, [pc, #0]	@ (800d9f0 <_localeconv_r+0x4>)
 800d9ee:	4770      	bx	lr
 800d9f0:	20000268 	.word	0x20000268

0800d9f4 <_close_r>:
 800d9f4:	b538      	push	{r3, r4, r5, lr}
 800d9f6:	4d06      	ldr	r5, [pc, #24]	@ (800da10 <_close_r+0x1c>)
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	4604      	mov	r4, r0
 800d9fc:	4608      	mov	r0, r1
 800d9fe:	602b      	str	r3, [r5, #0]
 800da00:	f7f6 fa28 	bl	8003e54 <_close>
 800da04:	1c43      	adds	r3, r0, #1
 800da06:	d102      	bne.n	800da0e <_close_r+0x1a>
 800da08:	682b      	ldr	r3, [r5, #0]
 800da0a:	b103      	cbz	r3, 800da0e <_close_r+0x1a>
 800da0c:	6023      	str	r3, [r4, #0]
 800da0e:	bd38      	pop	{r3, r4, r5, pc}
 800da10:	200023d4 	.word	0x200023d4

0800da14 <_lseek_r>:
 800da14:	b538      	push	{r3, r4, r5, lr}
 800da16:	4d07      	ldr	r5, [pc, #28]	@ (800da34 <_lseek_r+0x20>)
 800da18:	4604      	mov	r4, r0
 800da1a:	4608      	mov	r0, r1
 800da1c:	4611      	mov	r1, r2
 800da1e:	2200      	movs	r2, #0
 800da20:	602a      	str	r2, [r5, #0]
 800da22:	461a      	mov	r2, r3
 800da24:	f7f6 fa3d 	bl	8003ea2 <_lseek>
 800da28:	1c43      	adds	r3, r0, #1
 800da2a:	d102      	bne.n	800da32 <_lseek_r+0x1e>
 800da2c:	682b      	ldr	r3, [r5, #0]
 800da2e:	b103      	cbz	r3, 800da32 <_lseek_r+0x1e>
 800da30:	6023      	str	r3, [r4, #0]
 800da32:	bd38      	pop	{r3, r4, r5, pc}
 800da34:	200023d4 	.word	0x200023d4

0800da38 <_read_r>:
 800da38:	b538      	push	{r3, r4, r5, lr}
 800da3a:	4d07      	ldr	r5, [pc, #28]	@ (800da58 <_read_r+0x20>)
 800da3c:	4604      	mov	r4, r0
 800da3e:	4608      	mov	r0, r1
 800da40:	4611      	mov	r1, r2
 800da42:	2200      	movs	r2, #0
 800da44:	602a      	str	r2, [r5, #0]
 800da46:	461a      	mov	r2, r3
 800da48:	f7f6 f9e7 	bl	8003e1a <_read>
 800da4c:	1c43      	adds	r3, r0, #1
 800da4e:	d102      	bne.n	800da56 <_read_r+0x1e>
 800da50:	682b      	ldr	r3, [r5, #0]
 800da52:	b103      	cbz	r3, 800da56 <_read_r+0x1e>
 800da54:	6023      	str	r3, [r4, #0]
 800da56:	bd38      	pop	{r3, r4, r5, pc}
 800da58:	200023d4 	.word	0x200023d4

0800da5c <_sbrk_r>:
 800da5c:	b538      	push	{r3, r4, r5, lr}
 800da5e:	4d06      	ldr	r5, [pc, #24]	@ (800da78 <_sbrk_r+0x1c>)
 800da60:	2300      	movs	r3, #0
 800da62:	4604      	mov	r4, r0
 800da64:	4608      	mov	r0, r1
 800da66:	602b      	str	r3, [r5, #0]
 800da68:	f7f6 fa28 	bl	8003ebc <_sbrk>
 800da6c:	1c43      	adds	r3, r0, #1
 800da6e:	d102      	bne.n	800da76 <_sbrk_r+0x1a>
 800da70:	682b      	ldr	r3, [r5, #0]
 800da72:	b103      	cbz	r3, 800da76 <_sbrk_r+0x1a>
 800da74:	6023      	str	r3, [r4, #0]
 800da76:	bd38      	pop	{r3, r4, r5, pc}
 800da78:	200023d4 	.word	0x200023d4

0800da7c <_write_r>:
 800da7c:	b538      	push	{r3, r4, r5, lr}
 800da7e:	4d07      	ldr	r5, [pc, #28]	@ (800da9c <_write_r+0x20>)
 800da80:	4604      	mov	r4, r0
 800da82:	4608      	mov	r0, r1
 800da84:	4611      	mov	r1, r2
 800da86:	2200      	movs	r2, #0
 800da88:	602a      	str	r2, [r5, #0]
 800da8a:	461a      	mov	r2, r3
 800da8c:	f7f5 fbf3 	bl	8003276 <_write>
 800da90:	1c43      	adds	r3, r0, #1
 800da92:	d102      	bne.n	800da9a <_write_r+0x1e>
 800da94:	682b      	ldr	r3, [r5, #0]
 800da96:	b103      	cbz	r3, 800da9a <_write_r+0x1e>
 800da98:	6023      	str	r3, [r4, #0]
 800da9a:	bd38      	pop	{r3, r4, r5, pc}
 800da9c:	200023d4 	.word	0x200023d4

0800daa0 <__errno>:
 800daa0:	4b01      	ldr	r3, [pc, #4]	@ (800daa8 <__errno+0x8>)
 800daa2:	6818      	ldr	r0, [r3, #0]
 800daa4:	4770      	bx	lr
 800daa6:	bf00      	nop
 800daa8:	20000128 	.word	0x20000128

0800daac <__libc_init_array>:
 800daac:	b570      	push	{r4, r5, r6, lr}
 800daae:	4d0d      	ldr	r5, [pc, #52]	@ (800dae4 <__libc_init_array+0x38>)
 800dab0:	4c0d      	ldr	r4, [pc, #52]	@ (800dae8 <__libc_init_array+0x3c>)
 800dab2:	1b64      	subs	r4, r4, r5
 800dab4:	10a4      	asrs	r4, r4, #2
 800dab6:	2600      	movs	r6, #0
 800dab8:	42a6      	cmp	r6, r4
 800daba:	d109      	bne.n	800dad0 <__libc_init_array+0x24>
 800dabc:	4d0b      	ldr	r5, [pc, #44]	@ (800daec <__libc_init_array+0x40>)
 800dabe:	4c0c      	ldr	r4, [pc, #48]	@ (800daf0 <__libc_init_array+0x44>)
 800dac0:	f001 fd9c 	bl	800f5fc <_init>
 800dac4:	1b64      	subs	r4, r4, r5
 800dac6:	10a4      	asrs	r4, r4, #2
 800dac8:	2600      	movs	r6, #0
 800daca:	42a6      	cmp	r6, r4
 800dacc:	d105      	bne.n	800dada <__libc_init_array+0x2e>
 800dace:	bd70      	pop	{r4, r5, r6, pc}
 800dad0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dad4:	4798      	blx	r3
 800dad6:	3601      	adds	r6, #1
 800dad8:	e7ee      	b.n	800dab8 <__libc_init_array+0xc>
 800dada:	f855 3b04 	ldr.w	r3, [r5], #4
 800dade:	4798      	blx	r3
 800dae0:	3601      	adds	r6, #1
 800dae2:	e7f2      	b.n	800daca <__libc_init_array+0x1e>
 800dae4:	0800fddc 	.word	0x0800fddc
 800dae8:	0800fddc 	.word	0x0800fddc
 800daec:	0800fddc 	.word	0x0800fddc
 800daf0:	0800fde0 	.word	0x0800fde0

0800daf4 <__retarget_lock_init_recursive>:
 800daf4:	4770      	bx	lr

0800daf6 <__retarget_lock_acquire_recursive>:
 800daf6:	4770      	bx	lr

0800daf8 <__retarget_lock_release_recursive>:
 800daf8:	4770      	bx	lr

0800dafa <memcpy>:
 800dafa:	440a      	add	r2, r1
 800dafc:	4291      	cmp	r1, r2
 800dafe:	f100 33ff 	add.w	r3, r0, #4294967295
 800db02:	d100      	bne.n	800db06 <memcpy+0xc>
 800db04:	4770      	bx	lr
 800db06:	b510      	push	{r4, lr}
 800db08:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db10:	4291      	cmp	r1, r2
 800db12:	d1f9      	bne.n	800db08 <memcpy+0xe>
 800db14:	bd10      	pop	{r4, pc}

0800db16 <quorem>:
 800db16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db1a:	6903      	ldr	r3, [r0, #16]
 800db1c:	690c      	ldr	r4, [r1, #16]
 800db1e:	42a3      	cmp	r3, r4
 800db20:	4607      	mov	r7, r0
 800db22:	db7e      	blt.n	800dc22 <quorem+0x10c>
 800db24:	3c01      	subs	r4, #1
 800db26:	f101 0814 	add.w	r8, r1, #20
 800db2a:	00a3      	lsls	r3, r4, #2
 800db2c:	f100 0514 	add.w	r5, r0, #20
 800db30:	9300      	str	r3, [sp, #0]
 800db32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db36:	9301      	str	r3, [sp, #4]
 800db38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800db3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db40:	3301      	adds	r3, #1
 800db42:	429a      	cmp	r2, r3
 800db44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800db48:	fbb2 f6f3 	udiv	r6, r2, r3
 800db4c:	d32e      	bcc.n	800dbac <quorem+0x96>
 800db4e:	f04f 0a00 	mov.w	sl, #0
 800db52:	46c4      	mov	ip, r8
 800db54:	46ae      	mov	lr, r5
 800db56:	46d3      	mov	fp, sl
 800db58:	f85c 3b04 	ldr.w	r3, [ip], #4
 800db5c:	b298      	uxth	r0, r3
 800db5e:	fb06 a000 	mla	r0, r6, r0, sl
 800db62:	0c02      	lsrs	r2, r0, #16
 800db64:	0c1b      	lsrs	r3, r3, #16
 800db66:	fb06 2303 	mla	r3, r6, r3, r2
 800db6a:	f8de 2000 	ldr.w	r2, [lr]
 800db6e:	b280      	uxth	r0, r0
 800db70:	b292      	uxth	r2, r2
 800db72:	1a12      	subs	r2, r2, r0
 800db74:	445a      	add	r2, fp
 800db76:	f8de 0000 	ldr.w	r0, [lr]
 800db7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db7e:	b29b      	uxth	r3, r3
 800db80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800db84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800db88:	b292      	uxth	r2, r2
 800db8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800db8e:	45e1      	cmp	r9, ip
 800db90:	f84e 2b04 	str.w	r2, [lr], #4
 800db94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800db98:	d2de      	bcs.n	800db58 <quorem+0x42>
 800db9a:	9b00      	ldr	r3, [sp, #0]
 800db9c:	58eb      	ldr	r3, [r5, r3]
 800db9e:	b92b      	cbnz	r3, 800dbac <quorem+0x96>
 800dba0:	9b01      	ldr	r3, [sp, #4]
 800dba2:	3b04      	subs	r3, #4
 800dba4:	429d      	cmp	r5, r3
 800dba6:	461a      	mov	r2, r3
 800dba8:	d32f      	bcc.n	800dc0a <quorem+0xf4>
 800dbaa:	613c      	str	r4, [r7, #16]
 800dbac:	4638      	mov	r0, r7
 800dbae:	f001 f8c7 	bl	800ed40 <__mcmp>
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	db25      	blt.n	800dc02 <quorem+0xec>
 800dbb6:	4629      	mov	r1, r5
 800dbb8:	2000      	movs	r0, #0
 800dbba:	f858 2b04 	ldr.w	r2, [r8], #4
 800dbbe:	f8d1 c000 	ldr.w	ip, [r1]
 800dbc2:	fa1f fe82 	uxth.w	lr, r2
 800dbc6:	fa1f f38c 	uxth.w	r3, ip
 800dbca:	eba3 030e 	sub.w	r3, r3, lr
 800dbce:	4403      	add	r3, r0
 800dbd0:	0c12      	lsrs	r2, r2, #16
 800dbd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dbd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dbda:	b29b      	uxth	r3, r3
 800dbdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dbe0:	45c1      	cmp	r9, r8
 800dbe2:	f841 3b04 	str.w	r3, [r1], #4
 800dbe6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800dbea:	d2e6      	bcs.n	800dbba <quorem+0xa4>
 800dbec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dbf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dbf4:	b922      	cbnz	r2, 800dc00 <quorem+0xea>
 800dbf6:	3b04      	subs	r3, #4
 800dbf8:	429d      	cmp	r5, r3
 800dbfa:	461a      	mov	r2, r3
 800dbfc:	d30b      	bcc.n	800dc16 <quorem+0x100>
 800dbfe:	613c      	str	r4, [r7, #16]
 800dc00:	3601      	adds	r6, #1
 800dc02:	4630      	mov	r0, r6
 800dc04:	b003      	add	sp, #12
 800dc06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc0a:	6812      	ldr	r2, [r2, #0]
 800dc0c:	3b04      	subs	r3, #4
 800dc0e:	2a00      	cmp	r2, #0
 800dc10:	d1cb      	bne.n	800dbaa <quorem+0x94>
 800dc12:	3c01      	subs	r4, #1
 800dc14:	e7c6      	b.n	800dba4 <quorem+0x8e>
 800dc16:	6812      	ldr	r2, [r2, #0]
 800dc18:	3b04      	subs	r3, #4
 800dc1a:	2a00      	cmp	r2, #0
 800dc1c:	d1ef      	bne.n	800dbfe <quorem+0xe8>
 800dc1e:	3c01      	subs	r4, #1
 800dc20:	e7ea      	b.n	800dbf8 <quorem+0xe2>
 800dc22:	2000      	movs	r0, #0
 800dc24:	e7ee      	b.n	800dc04 <quorem+0xee>
	...

0800dc28 <_dtoa_r>:
 800dc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc2c:	69c7      	ldr	r7, [r0, #28]
 800dc2e:	b097      	sub	sp, #92	@ 0x5c
 800dc30:	ed8d 0b04 	vstr	d0, [sp, #16]
 800dc34:	ec55 4b10 	vmov	r4, r5, d0
 800dc38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dc3a:	9107      	str	r1, [sp, #28]
 800dc3c:	4681      	mov	r9, r0
 800dc3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc40:	9311      	str	r3, [sp, #68]	@ 0x44
 800dc42:	b97f      	cbnz	r7, 800dc64 <_dtoa_r+0x3c>
 800dc44:	2010      	movs	r0, #16
 800dc46:	f7fe ffab 	bl	800cba0 <malloc>
 800dc4a:	4602      	mov	r2, r0
 800dc4c:	f8c9 001c 	str.w	r0, [r9, #28]
 800dc50:	b920      	cbnz	r0, 800dc5c <_dtoa_r+0x34>
 800dc52:	4ba9      	ldr	r3, [pc, #676]	@ (800def8 <_dtoa_r+0x2d0>)
 800dc54:	21ef      	movs	r1, #239	@ 0xef
 800dc56:	48a9      	ldr	r0, [pc, #676]	@ (800defc <_dtoa_r+0x2d4>)
 800dc58:	f001 fc20 	bl	800f49c <__assert_func>
 800dc5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dc60:	6007      	str	r7, [r0, #0]
 800dc62:	60c7      	str	r7, [r0, #12]
 800dc64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc68:	6819      	ldr	r1, [r3, #0]
 800dc6a:	b159      	cbz	r1, 800dc84 <_dtoa_r+0x5c>
 800dc6c:	685a      	ldr	r2, [r3, #4]
 800dc6e:	604a      	str	r2, [r1, #4]
 800dc70:	2301      	movs	r3, #1
 800dc72:	4093      	lsls	r3, r2
 800dc74:	608b      	str	r3, [r1, #8]
 800dc76:	4648      	mov	r0, r9
 800dc78:	f000 fe30 	bl	800e8dc <_Bfree>
 800dc7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dc80:	2200      	movs	r2, #0
 800dc82:	601a      	str	r2, [r3, #0]
 800dc84:	1e2b      	subs	r3, r5, #0
 800dc86:	bfb9      	ittee	lt
 800dc88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dc8c:	9305      	strlt	r3, [sp, #20]
 800dc8e:	2300      	movge	r3, #0
 800dc90:	6033      	strge	r3, [r6, #0]
 800dc92:	9f05      	ldr	r7, [sp, #20]
 800dc94:	4b9a      	ldr	r3, [pc, #616]	@ (800df00 <_dtoa_r+0x2d8>)
 800dc96:	bfbc      	itt	lt
 800dc98:	2201      	movlt	r2, #1
 800dc9a:	6032      	strlt	r2, [r6, #0]
 800dc9c:	43bb      	bics	r3, r7
 800dc9e:	d112      	bne.n	800dcc6 <_dtoa_r+0x9e>
 800dca0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dca2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dca6:	6013      	str	r3, [r2, #0]
 800dca8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dcac:	4323      	orrs	r3, r4
 800dcae:	f000 855a 	beq.w	800e766 <_dtoa_r+0xb3e>
 800dcb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dcb4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800df14 <_dtoa_r+0x2ec>
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	f000 855c 	beq.w	800e776 <_dtoa_r+0xb4e>
 800dcbe:	f10a 0303 	add.w	r3, sl, #3
 800dcc2:	f000 bd56 	b.w	800e772 <_dtoa_r+0xb4a>
 800dcc6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dcca:	2200      	movs	r2, #0
 800dccc:	ec51 0b17 	vmov	r0, r1, d7
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dcd6:	f7f2 fef7 	bl	8000ac8 <__aeabi_dcmpeq>
 800dcda:	4680      	mov	r8, r0
 800dcdc:	b158      	cbz	r0, 800dcf6 <_dtoa_r+0xce>
 800dcde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dce0:	2301      	movs	r3, #1
 800dce2:	6013      	str	r3, [r2, #0]
 800dce4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dce6:	b113      	cbz	r3, 800dcee <_dtoa_r+0xc6>
 800dce8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dcea:	4b86      	ldr	r3, [pc, #536]	@ (800df04 <_dtoa_r+0x2dc>)
 800dcec:	6013      	str	r3, [r2, #0]
 800dcee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800df18 <_dtoa_r+0x2f0>
 800dcf2:	f000 bd40 	b.w	800e776 <_dtoa_r+0xb4e>
 800dcf6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dcfa:	aa14      	add	r2, sp, #80	@ 0x50
 800dcfc:	a915      	add	r1, sp, #84	@ 0x54
 800dcfe:	4648      	mov	r0, r9
 800dd00:	f001 f8ce 	bl	800eea0 <__d2b>
 800dd04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dd08:	9002      	str	r0, [sp, #8]
 800dd0a:	2e00      	cmp	r6, #0
 800dd0c:	d078      	beq.n	800de00 <_dtoa_r+0x1d8>
 800dd0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dd14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dd1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dd20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dd24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dd28:	4619      	mov	r1, r3
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	4b76      	ldr	r3, [pc, #472]	@ (800df08 <_dtoa_r+0x2e0>)
 800dd2e:	f7f2 faab 	bl	8000288 <__aeabi_dsub>
 800dd32:	a36b      	add	r3, pc, #428	@ (adr r3, 800dee0 <_dtoa_r+0x2b8>)
 800dd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd38:	f7f2 fc5e 	bl	80005f8 <__aeabi_dmul>
 800dd3c:	a36a      	add	r3, pc, #424	@ (adr r3, 800dee8 <_dtoa_r+0x2c0>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	f7f2 faa3 	bl	800028c <__adddf3>
 800dd46:	4604      	mov	r4, r0
 800dd48:	4630      	mov	r0, r6
 800dd4a:	460d      	mov	r5, r1
 800dd4c:	f7f2 fbea 	bl	8000524 <__aeabi_i2d>
 800dd50:	a367      	add	r3, pc, #412	@ (adr r3, 800def0 <_dtoa_r+0x2c8>)
 800dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd56:	f7f2 fc4f 	bl	80005f8 <__aeabi_dmul>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	4620      	mov	r0, r4
 800dd60:	4629      	mov	r1, r5
 800dd62:	f7f2 fa93 	bl	800028c <__adddf3>
 800dd66:	4604      	mov	r4, r0
 800dd68:	460d      	mov	r5, r1
 800dd6a:	f7f2 fef5 	bl	8000b58 <__aeabi_d2iz>
 800dd6e:	2200      	movs	r2, #0
 800dd70:	4607      	mov	r7, r0
 800dd72:	2300      	movs	r3, #0
 800dd74:	4620      	mov	r0, r4
 800dd76:	4629      	mov	r1, r5
 800dd78:	f7f2 feb0 	bl	8000adc <__aeabi_dcmplt>
 800dd7c:	b140      	cbz	r0, 800dd90 <_dtoa_r+0x168>
 800dd7e:	4638      	mov	r0, r7
 800dd80:	f7f2 fbd0 	bl	8000524 <__aeabi_i2d>
 800dd84:	4622      	mov	r2, r4
 800dd86:	462b      	mov	r3, r5
 800dd88:	f7f2 fe9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd8c:	b900      	cbnz	r0, 800dd90 <_dtoa_r+0x168>
 800dd8e:	3f01      	subs	r7, #1
 800dd90:	2f16      	cmp	r7, #22
 800dd92:	d852      	bhi.n	800de3a <_dtoa_r+0x212>
 800dd94:	4b5d      	ldr	r3, [pc, #372]	@ (800df0c <_dtoa_r+0x2e4>)
 800dd96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dda2:	f7f2 fe9b 	bl	8000adc <__aeabi_dcmplt>
 800dda6:	2800      	cmp	r0, #0
 800dda8:	d049      	beq.n	800de3e <_dtoa_r+0x216>
 800ddaa:	3f01      	subs	r7, #1
 800ddac:	2300      	movs	r3, #0
 800ddae:	9310      	str	r3, [sp, #64]	@ 0x40
 800ddb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ddb2:	1b9b      	subs	r3, r3, r6
 800ddb4:	1e5a      	subs	r2, r3, #1
 800ddb6:	bf45      	ittet	mi
 800ddb8:	f1c3 0301 	rsbmi	r3, r3, #1
 800ddbc:	9300      	strmi	r3, [sp, #0]
 800ddbe:	2300      	movpl	r3, #0
 800ddc0:	2300      	movmi	r3, #0
 800ddc2:	9206      	str	r2, [sp, #24]
 800ddc4:	bf54      	ite	pl
 800ddc6:	9300      	strpl	r3, [sp, #0]
 800ddc8:	9306      	strmi	r3, [sp, #24]
 800ddca:	2f00      	cmp	r7, #0
 800ddcc:	db39      	blt.n	800de42 <_dtoa_r+0x21a>
 800ddce:	9b06      	ldr	r3, [sp, #24]
 800ddd0:	970d      	str	r7, [sp, #52]	@ 0x34
 800ddd2:	443b      	add	r3, r7
 800ddd4:	9306      	str	r3, [sp, #24]
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	9308      	str	r3, [sp, #32]
 800ddda:	9b07      	ldr	r3, [sp, #28]
 800dddc:	2b09      	cmp	r3, #9
 800ddde:	d863      	bhi.n	800dea8 <_dtoa_r+0x280>
 800dde0:	2b05      	cmp	r3, #5
 800dde2:	bfc4      	itt	gt
 800dde4:	3b04      	subgt	r3, #4
 800dde6:	9307      	strgt	r3, [sp, #28]
 800dde8:	9b07      	ldr	r3, [sp, #28]
 800ddea:	f1a3 0302 	sub.w	r3, r3, #2
 800ddee:	bfcc      	ite	gt
 800ddf0:	2400      	movgt	r4, #0
 800ddf2:	2401      	movle	r4, #1
 800ddf4:	2b03      	cmp	r3, #3
 800ddf6:	d863      	bhi.n	800dec0 <_dtoa_r+0x298>
 800ddf8:	e8df f003 	tbb	[pc, r3]
 800ddfc:	2b375452 	.word	0x2b375452
 800de00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800de04:	441e      	add	r6, r3
 800de06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800de0a:	2b20      	cmp	r3, #32
 800de0c:	bfc1      	itttt	gt
 800de0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800de12:	409f      	lslgt	r7, r3
 800de14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800de18:	fa24 f303 	lsrgt.w	r3, r4, r3
 800de1c:	bfd6      	itet	le
 800de1e:	f1c3 0320 	rsble	r3, r3, #32
 800de22:	ea47 0003 	orrgt.w	r0, r7, r3
 800de26:	fa04 f003 	lslle.w	r0, r4, r3
 800de2a:	f7f2 fb6b 	bl	8000504 <__aeabi_ui2d>
 800de2e:	2201      	movs	r2, #1
 800de30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800de34:	3e01      	subs	r6, #1
 800de36:	9212      	str	r2, [sp, #72]	@ 0x48
 800de38:	e776      	b.n	800dd28 <_dtoa_r+0x100>
 800de3a:	2301      	movs	r3, #1
 800de3c:	e7b7      	b.n	800ddae <_dtoa_r+0x186>
 800de3e:	9010      	str	r0, [sp, #64]	@ 0x40
 800de40:	e7b6      	b.n	800ddb0 <_dtoa_r+0x188>
 800de42:	9b00      	ldr	r3, [sp, #0]
 800de44:	1bdb      	subs	r3, r3, r7
 800de46:	9300      	str	r3, [sp, #0]
 800de48:	427b      	negs	r3, r7
 800de4a:	9308      	str	r3, [sp, #32]
 800de4c:	2300      	movs	r3, #0
 800de4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800de50:	e7c3      	b.n	800ddda <_dtoa_r+0x1b2>
 800de52:	2301      	movs	r3, #1
 800de54:	9309      	str	r3, [sp, #36]	@ 0x24
 800de56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de58:	eb07 0b03 	add.w	fp, r7, r3
 800de5c:	f10b 0301 	add.w	r3, fp, #1
 800de60:	2b01      	cmp	r3, #1
 800de62:	9303      	str	r3, [sp, #12]
 800de64:	bfb8      	it	lt
 800de66:	2301      	movlt	r3, #1
 800de68:	e006      	b.n	800de78 <_dtoa_r+0x250>
 800de6a:	2301      	movs	r3, #1
 800de6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800de6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800de70:	2b00      	cmp	r3, #0
 800de72:	dd28      	ble.n	800dec6 <_dtoa_r+0x29e>
 800de74:	469b      	mov	fp, r3
 800de76:	9303      	str	r3, [sp, #12]
 800de78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800de7c:	2100      	movs	r1, #0
 800de7e:	2204      	movs	r2, #4
 800de80:	f102 0514 	add.w	r5, r2, #20
 800de84:	429d      	cmp	r5, r3
 800de86:	d926      	bls.n	800ded6 <_dtoa_r+0x2ae>
 800de88:	6041      	str	r1, [r0, #4]
 800de8a:	4648      	mov	r0, r9
 800de8c:	f000 fce6 	bl	800e85c <_Balloc>
 800de90:	4682      	mov	sl, r0
 800de92:	2800      	cmp	r0, #0
 800de94:	d142      	bne.n	800df1c <_dtoa_r+0x2f4>
 800de96:	4b1e      	ldr	r3, [pc, #120]	@ (800df10 <_dtoa_r+0x2e8>)
 800de98:	4602      	mov	r2, r0
 800de9a:	f240 11af 	movw	r1, #431	@ 0x1af
 800de9e:	e6da      	b.n	800dc56 <_dtoa_r+0x2e>
 800dea0:	2300      	movs	r3, #0
 800dea2:	e7e3      	b.n	800de6c <_dtoa_r+0x244>
 800dea4:	2300      	movs	r3, #0
 800dea6:	e7d5      	b.n	800de54 <_dtoa_r+0x22c>
 800dea8:	2401      	movs	r4, #1
 800deaa:	2300      	movs	r3, #0
 800deac:	9307      	str	r3, [sp, #28]
 800deae:	9409      	str	r4, [sp, #36]	@ 0x24
 800deb0:	f04f 3bff 	mov.w	fp, #4294967295
 800deb4:	2200      	movs	r2, #0
 800deb6:	f8cd b00c 	str.w	fp, [sp, #12]
 800deba:	2312      	movs	r3, #18
 800debc:	920c      	str	r2, [sp, #48]	@ 0x30
 800debe:	e7db      	b.n	800de78 <_dtoa_r+0x250>
 800dec0:	2301      	movs	r3, #1
 800dec2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dec4:	e7f4      	b.n	800deb0 <_dtoa_r+0x288>
 800dec6:	f04f 0b01 	mov.w	fp, #1
 800deca:	f8cd b00c 	str.w	fp, [sp, #12]
 800dece:	465b      	mov	r3, fp
 800ded0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ded4:	e7d0      	b.n	800de78 <_dtoa_r+0x250>
 800ded6:	3101      	adds	r1, #1
 800ded8:	0052      	lsls	r2, r2, #1
 800deda:	e7d1      	b.n	800de80 <_dtoa_r+0x258>
 800dedc:	f3af 8000 	nop.w
 800dee0:	636f4361 	.word	0x636f4361
 800dee4:	3fd287a7 	.word	0x3fd287a7
 800dee8:	8b60c8b3 	.word	0x8b60c8b3
 800deec:	3fc68a28 	.word	0x3fc68a28
 800def0:	509f79fb 	.word	0x509f79fb
 800def4:	3fd34413 	.word	0x3fd34413
 800def8:	0800faa1 	.word	0x0800faa1
 800defc:	0800fab8 	.word	0x0800fab8
 800df00:	7ff00000 	.word	0x7ff00000
 800df04:	0800fa71 	.word	0x0800fa71
 800df08:	3ff80000 	.word	0x3ff80000
 800df0c:	0800fc08 	.word	0x0800fc08
 800df10:	0800fb10 	.word	0x0800fb10
 800df14:	0800fa9d 	.word	0x0800fa9d
 800df18:	0800fa70 	.word	0x0800fa70
 800df1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df20:	6018      	str	r0, [r3, #0]
 800df22:	9b03      	ldr	r3, [sp, #12]
 800df24:	2b0e      	cmp	r3, #14
 800df26:	f200 80a1 	bhi.w	800e06c <_dtoa_r+0x444>
 800df2a:	2c00      	cmp	r4, #0
 800df2c:	f000 809e 	beq.w	800e06c <_dtoa_r+0x444>
 800df30:	2f00      	cmp	r7, #0
 800df32:	dd33      	ble.n	800df9c <_dtoa_r+0x374>
 800df34:	4b9c      	ldr	r3, [pc, #624]	@ (800e1a8 <_dtoa_r+0x580>)
 800df36:	f007 020f 	and.w	r2, r7, #15
 800df3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df3e:	ed93 7b00 	vldr	d7, [r3]
 800df42:	05f8      	lsls	r0, r7, #23
 800df44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800df48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800df4c:	d516      	bpl.n	800df7c <_dtoa_r+0x354>
 800df4e:	4b97      	ldr	r3, [pc, #604]	@ (800e1ac <_dtoa_r+0x584>)
 800df50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800df54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800df58:	f7f2 fc78 	bl	800084c <__aeabi_ddiv>
 800df5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df60:	f004 040f 	and.w	r4, r4, #15
 800df64:	2603      	movs	r6, #3
 800df66:	4d91      	ldr	r5, [pc, #580]	@ (800e1ac <_dtoa_r+0x584>)
 800df68:	b954      	cbnz	r4, 800df80 <_dtoa_r+0x358>
 800df6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800df6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df72:	f7f2 fc6b 	bl	800084c <__aeabi_ddiv>
 800df76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df7a:	e028      	b.n	800dfce <_dtoa_r+0x3a6>
 800df7c:	2602      	movs	r6, #2
 800df7e:	e7f2      	b.n	800df66 <_dtoa_r+0x33e>
 800df80:	07e1      	lsls	r1, r4, #31
 800df82:	d508      	bpl.n	800df96 <_dtoa_r+0x36e>
 800df84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800df88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df8c:	f7f2 fb34 	bl	80005f8 <__aeabi_dmul>
 800df90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df94:	3601      	adds	r6, #1
 800df96:	1064      	asrs	r4, r4, #1
 800df98:	3508      	adds	r5, #8
 800df9a:	e7e5      	b.n	800df68 <_dtoa_r+0x340>
 800df9c:	f000 80af 	beq.w	800e0fe <_dtoa_r+0x4d6>
 800dfa0:	427c      	negs	r4, r7
 800dfa2:	4b81      	ldr	r3, [pc, #516]	@ (800e1a8 <_dtoa_r+0x580>)
 800dfa4:	4d81      	ldr	r5, [pc, #516]	@ (800e1ac <_dtoa_r+0x584>)
 800dfa6:	f004 020f 	and.w	r2, r4, #15
 800dfaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dfb6:	f7f2 fb1f 	bl	80005f8 <__aeabi_dmul>
 800dfba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dfbe:	1124      	asrs	r4, r4, #4
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	2602      	movs	r6, #2
 800dfc4:	2c00      	cmp	r4, #0
 800dfc6:	f040 808f 	bne.w	800e0e8 <_dtoa_r+0x4c0>
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d1d3      	bne.n	800df76 <_dtoa_r+0x34e>
 800dfce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dfd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	f000 8094 	beq.w	800e102 <_dtoa_r+0x4da>
 800dfda:	4b75      	ldr	r3, [pc, #468]	@ (800e1b0 <_dtoa_r+0x588>)
 800dfdc:	2200      	movs	r2, #0
 800dfde:	4620      	mov	r0, r4
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	f7f2 fd7b 	bl	8000adc <__aeabi_dcmplt>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	f000 808b 	beq.w	800e102 <_dtoa_r+0x4da>
 800dfec:	9b03      	ldr	r3, [sp, #12]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	f000 8087 	beq.w	800e102 <_dtoa_r+0x4da>
 800dff4:	f1bb 0f00 	cmp.w	fp, #0
 800dff8:	dd34      	ble.n	800e064 <_dtoa_r+0x43c>
 800dffa:	4620      	mov	r0, r4
 800dffc:	4b6d      	ldr	r3, [pc, #436]	@ (800e1b4 <_dtoa_r+0x58c>)
 800dffe:	2200      	movs	r2, #0
 800e000:	4629      	mov	r1, r5
 800e002:	f7f2 faf9 	bl	80005f8 <__aeabi_dmul>
 800e006:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e00a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e00e:	3601      	adds	r6, #1
 800e010:	465c      	mov	r4, fp
 800e012:	4630      	mov	r0, r6
 800e014:	f7f2 fa86 	bl	8000524 <__aeabi_i2d>
 800e018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e01c:	f7f2 faec 	bl	80005f8 <__aeabi_dmul>
 800e020:	4b65      	ldr	r3, [pc, #404]	@ (800e1b8 <_dtoa_r+0x590>)
 800e022:	2200      	movs	r2, #0
 800e024:	f7f2 f932 	bl	800028c <__adddf3>
 800e028:	4605      	mov	r5, r0
 800e02a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e02e:	2c00      	cmp	r4, #0
 800e030:	d16a      	bne.n	800e108 <_dtoa_r+0x4e0>
 800e032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e036:	4b61      	ldr	r3, [pc, #388]	@ (800e1bc <_dtoa_r+0x594>)
 800e038:	2200      	movs	r2, #0
 800e03a:	f7f2 f925 	bl	8000288 <__aeabi_dsub>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e046:	462a      	mov	r2, r5
 800e048:	4633      	mov	r3, r6
 800e04a:	f7f2 fd65 	bl	8000b18 <__aeabi_dcmpgt>
 800e04e:	2800      	cmp	r0, #0
 800e050:	f040 8298 	bne.w	800e584 <_dtoa_r+0x95c>
 800e054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e058:	462a      	mov	r2, r5
 800e05a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e05e:	f7f2 fd3d 	bl	8000adc <__aeabi_dcmplt>
 800e062:	bb38      	cbnz	r0, 800e0b4 <_dtoa_r+0x48c>
 800e064:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e068:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e06c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e06e:	2b00      	cmp	r3, #0
 800e070:	f2c0 8157 	blt.w	800e322 <_dtoa_r+0x6fa>
 800e074:	2f0e      	cmp	r7, #14
 800e076:	f300 8154 	bgt.w	800e322 <_dtoa_r+0x6fa>
 800e07a:	4b4b      	ldr	r3, [pc, #300]	@ (800e1a8 <_dtoa_r+0x580>)
 800e07c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e080:	ed93 7b00 	vldr	d7, [r3]
 800e084:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e086:	2b00      	cmp	r3, #0
 800e088:	ed8d 7b00 	vstr	d7, [sp]
 800e08c:	f280 80e5 	bge.w	800e25a <_dtoa_r+0x632>
 800e090:	9b03      	ldr	r3, [sp, #12]
 800e092:	2b00      	cmp	r3, #0
 800e094:	f300 80e1 	bgt.w	800e25a <_dtoa_r+0x632>
 800e098:	d10c      	bne.n	800e0b4 <_dtoa_r+0x48c>
 800e09a:	4b48      	ldr	r3, [pc, #288]	@ (800e1bc <_dtoa_r+0x594>)
 800e09c:	2200      	movs	r2, #0
 800e09e:	ec51 0b17 	vmov	r0, r1, d7
 800e0a2:	f7f2 faa9 	bl	80005f8 <__aeabi_dmul>
 800e0a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0aa:	f7f2 fd2b 	bl	8000b04 <__aeabi_dcmpge>
 800e0ae:	2800      	cmp	r0, #0
 800e0b0:	f000 8266 	beq.w	800e580 <_dtoa_r+0x958>
 800e0b4:	2400      	movs	r4, #0
 800e0b6:	4625      	mov	r5, r4
 800e0b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0ba:	4656      	mov	r6, sl
 800e0bc:	ea6f 0803 	mvn.w	r8, r3
 800e0c0:	2700      	movs	r7, #0
 800e0c2:	4621      	mov	r1, r4
 800e0c4:	4648      	mov	r0, r9
 800e0c6:	f000 fc09 	bl	800e8dc <_Bfree>
 800e0ca:	2d00      	cmp	r5, #0
 800e0cc:	f000 80bd 	beq.w	800e24a <_dtoa_r+0x622>
 800e0d0:	b12f      	cbz	r7, 800e0de <_dtoa_r+0x4b6>
 800e0d2:	42af      	cmp	r7, r5
 800e0d4:	d003      	beq.n	800e0de <_dtoa_r+0x4b6>
 800e0d6:	4639      	mov	r1, r7
 800e0d8:	4648      	mov	r0, r9
 800e0da:	f000 fbff 	bl	800e8dc <_Bfree>
 800e0de:	4629      	mov	r1, r5
 800e0e0:	4648      	mov	r0, r9
 800e0e2:	f000 fbfb 	bl	800e8dc <_Bfree>
 800e0e6:	e0b0      	b.n	800e24a <_dtoa_r+0x622>
 800e0e8:	07e2      	lsls	r2, r4, #31
 800e0ea:	d505      	bpl.n	800e0f8 <_dtoa_r+0x4d0>
 800e0ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e0f0:	f7f2 fa82 	bl	80005f8 <__aeabi_dmul>
 800e0f4:	3601      	adds	r6, #1
 800e0f6:	2301      	movs	r3, #1
 800e0f8:	1064      	asrs	r4, r4, #1
 800e0fa:	3508      	adds	r5, #8
 800e0fc:	e762      	b.n	800dfc4 <_dtoa_r+0x39c>
 800e0fe:	2602      	movs	r6, #2
 800e100:	e765      	b.n	800dfce <_dtoa_r+0x3a6>
 800e102:	9c03      	ldr	r4, [sp, #12]
 800e104:	46b8      	mov	r8, r7
 800e106:	e784      	b.n	800e012 <_dtoa_r+0x3ea>
 800e108:	4b27      	ldr	r3, [pc, #156]	@ (800e1a8 <_dtoa_r+0x580>)
 800e10a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e10c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e110:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e114:	4454      	add	r4, sl
 800e116:	2900      	cmp	r1, #0
 800e118:	d054      	beq.n	800e1c4 <_dtoa_r+0x59c>
 800e11a:	4929      	ldr	r1, [pc, #164]	@ (800e1c0 <_dtoa_r+0x598>)
 800e11c:	2000      	movs	r0, #0
 800e11e:	f7f2 fb95 	bl	800084c <__aeabi_ddiv>
 800e122:	4633      	mov	r3, r6
 800e124:	462a      	mov	r2, r5
 800e126:	f7f2 f8af 	bl	8000288 <__aeabi_dsub>
 800e12a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e12e:	4656      	mov	r6, sl
 800e130:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e134:	f7f2 fd10 	bl	8000b58 <__aeabi_d2iz>
 800e138:	4605      	mov	r5, r0
 800e13a:	f7f2 f9f3 	bl	8000524 <__aeabi_i2d>
 800e13e:	4602      	mov	r2, r0
 800e140:	460b      	mov	r3, r1
 800e142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e146:	f7f2 f89f 	bl	8000288 <__aeabi_dsub>
 800e14a:	3530      	adds	r5, #48	@ 0x30
 800e14c:	4602      	mov	r2, r0
 800e14e:	460b      	mov	r3, r1
 800e150:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e154:	f806 5b01 	strb.w	r5, [r6], #1
 800e158:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e15c:	f7f2 fcbe 	bl	8000adc <__aeabi_dcmplt>
 800e160:	2800      	cmp	r0, #0
 800e162:	d172      	bne.n	800e24a <_dtoa_r+0x622>
 800e164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e168:	4911      	ldr	r1, [pc, #68]	@ (800e1b0 <_dtoa_r+0x588>)
 800e16a:	2000      	movs	r0, #0
 800e16c:	f7f2 f88c 	bl	8000288 <__aeabi_dsub>
 800e170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e174:	f7f2 fcb2 	bl	8000adc <__aeabi_dcmplt>
 800e178:	2800      	cmp	r0, #0
 800e17a:	f040 80b4 	bne.w	800e2e6 <_dtoa_r+0x6be>
 800e17e:	42a6      	cmp	r6, r4
 800e180:	f43f af70 	beq.w	800e064 <_dtoa_r+0x43c>
 800e184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e188:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b4 <_dtoa_r+0x58c>)
 800e18a:	2200      	movs	r2, #0
 800e18c:	f7f2 fa34 	bl	80005f8 <__aeabi_dmul>
 800e190:	4b08      	ldr	r3, [pc, #32]	@ (800e1b4 <_dtoa_r+0x58c>)
 800e192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e196:	2200      	movs	r2, #0
 800e198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e19c:	f7f2 fa2c 	bl	80005f8 <__aeabi_dmul>
 800e1a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1a4:	e7c4      	b.n	800e130 <_dtoa_r+0x508>
 800e1a6:	bf00      	nop
 800e1a8:	0800fc08 	.word	0x0800fc08
 800e1ac:	0800fbe0 	.word	0x0800fbe0
 800e1b0:	3ff00000 	.word	0x3ff00000
 800e1b4:	40240000 	.word	0x40240000
 800e1b8:	401c0000 	.word	0x401c0000
 800e1bc:	40140000 	.word	0x40140000
 800e1c0:	3fe00000 	.word	0x3fe00000
 800e1c4:	4631      	mov	r1, r6
 800e1c6:	4628      	mov	r0, r5
 800e1c8:	f7f2 fa16 	bl	80005f8 <__aeabi_dmul>
 800e1cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e1d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e1d2:	4656      	mov	r6, sl
 800e1d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1d8:	f7f2 fcbe 	bl	8000b58 <__aeabi_d2iz>
 800e1dc:	4605      	mov	r5, r0
 800e1de:	f7f2 f9a1 	bl	8000524 <__aeabi_i2d>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	460b      	mov	r3, r1
 800e1e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1ea:	f7f2 f84d 	bl	8000288 <__aeabi_dsub>
 800e1ee:	3530      	adds	r5, #48	@ 0x30
 800e1f0:	f806 5b01 	strb.w	r5, [r6], #1
 800e1f4:	4602      	mov	r2, r0
 800e1f6:	460b      	mov	r3, r1
 800e1f8:	42a6      	cmp	r6, r4
 800e1fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e1fe:	f04f 0200 	mov.w	r2, #0
 800e202:	d124      	bne.n	800e24e <_dtoa_r+0x626>
 800e204:	4baf      	ldr	r3, [pc, #700]	@ (800e4c4 <_dtoa_r+0x89c>)
 800e206:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e20a:	f7f2 f83f 	bl	800028c <__adddf3>
 800e20e:	4602      	mov	r2, r0
 800e210:	460b      	mov	r3, r1
 800e212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e216:	f7f2 fc7f 	bl	8000b18 <__aeabi_dcmpgt>
 800e21a:	2800      	cmp	r0, #0
 800e21c:	d163      	bne.n	800e2e6 <_dtoa_r+0x6be>
 800e21e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e222:	49a8      	ldr	r1, [pc, #672]	@ (800e4c4 <_dtoa_r+0x89c>)
 800e224:	2000      	movs	r0, #0
 800e226:	f7f2 f82f 	bl	8000288 <__aeabi_dsub>
 800e22a:	4602      	mov	r2, r0
 800e22c:	460b      	mov	r3, r1
 800e22e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e232:	f7f2 fc53 	bl	8000adc <__aeabi_dcmplt>
 800e236:	2800      	cmp	r0, #0
 800e238:	f43f af14 	beq.w	800e064 <_dtoa_r+0x43c>
 800e23c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e23e:	1e73      	subs	r3, r6, #1
 800e240:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e242:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e246:	2b30      	cmp	r3, #48	@ 0x30
 800e248:	d0f8      	beq.n	800e23c <_dtoa_r+0x614>
 800e24a:	4647      	mov	r7, r8
 800e24c:	e03b      	b.n	800e2c6 <_dtoa_r+0x69e>
 800e24e:	4b9e      	ldr	r3, [pc, #632]	@ (800e4c8 <_dtoa_r+0x8a0>)
 800e250:	f7f2 f9d2 	bl	80005f8 <__aeabi_dmul>
 800e254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e258:	e7bc      	b.n	800e1d4 <_dtoa_r+0x5ac>
 800e25a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e25e:	4656      	mov	r6, sl
 800e260:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e264:	4620      	mov	r0, r4
 800e266:	4629      	mov	r1, r5
 800e268:	f7f2 faf0 	bl	800084c <__aeabi_ddiv>
 800e26c:	f7f2 fc74 	bl	8000b58 <__aeabi_d2iz>
 800e270:	4680      	mov	r8, r0
 800e272:	f7f2 f957 	bl	8000524 <__aeabi_i2d>
 800e276:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e27a:	f7f2 f9bd 	bl	80005f8 <__aeabi_dmul>
 800e27e:	4602      	mov	r2, r0
 800e280:	460b      	mov	r3, r1
 800e282:	4620      	mov	r0, r4
 800e284:	4629      	mov	r1, r5
 800e286:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e28a:	f7f1 fffd 	bl	8000288 <__aeabi_dsub>
 800e28e:	f806 4b01 	strb.w	r4, [r6], #1
 800e292:	9d03      	ldr	r5, [sp, #12]
 800e294:	eba6 040a 	sub.w	r4, r6, sl
 800e298:	42a5      	cmp	r5, r4
 800e29a:	4602      	mov	r2, r0
 800e29c:	460b      	mov	r3, r1
 800e29e:	d133      	bne.n	800e308 <_dtoa_r+0x6e0>
 800e2a0:	f7f1 fff4 	bl	800028c <__adddf3>
 800e2a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2a8:	4604      	mov	r4, r0
 800e2aa:	460d      	mov	r5, r1
 800e2ac:	f7f2 fc34 	bl	8000b18 <__aeabi_dcmpgt>
 800e2b0:	b9c0      	cbnz	r0, 800e2e4 <_dtoa_r+0x6bc>
 800e2b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2b6:	4620      	mov	r0, r4
 800e2b8:	4629      	mov	r1, r5
 800e2ba:	f7f2 fc05 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2be:	b110      	cbz	r0, 800e2c6 <_dtoa_r+0x69e>
 800e2c0:	f018 0f01 	tst.w	r8, #1
 800e2c4:	d10e      	bne.n	800e2e4 <_dtoa_r+0x6bc>
 800e2c6:	9902      	ldr	r1, [sp, #8]
 800e2c8:	4648      	mov	r0, r9
 800e2ca:	f000 fb07 	bl	800e8dc <_Bfree>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	7033      	strb	r3, [r6, #0]
 800e2d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e2d4:	3701      	adds	r7, #1
 800e2d6:	601f      	str	r7, [r3, #0]
 800e2d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	f000 824b 	beq.w	800e776 <_dtoa_r+0xb4e>
 800e2e0:	601e      	str	r6, [r3, #0]
 800e2e2:	e248      	b.n	800e776 <_dtoa_r+0xb4e>
 800e2e4:	46b8      	mov	r8, r7
 800e2e6:	4633      	mov	r3, r6
 800e2e8:	461e      	mov	r6, r3
 800e2ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2ee:	2a39      	cmp	r2, #57	@ 0x39
 800e2f0:	d106      	bne.n	800e300 <_dtoa_r+0x6d8>
 800e2f2:	459a      	cmp	sl, r3
 800e2f4:	d1f8      	bne.n	800e2e8 <_dtoa_r+0x6c0>
 800e2f6:	2230      	movs	r2, #48	@ 0x30
 800e2f8:	f108 0801 	add.w	r8, r8, #1
 800e2fc:	f88a 2000 	strb.w	r2, [sl]
 800e300:	781a      	ldrb	r2, [r3, #0]
 800e302:	3201      	adds	r2, #1
 800e304:	701a      	strb	r2, [r3, #0]
 800e306:	e7a0      	b.n	800e24a <_dtoa_r+0x622>
 800e308:	4b6f      	ldr	r3, [pc, #444]	@ (800e4c8 <_dtoa_r+0x8a0>)
 800e30a:	2200      	movs	r2, #0
 800e30c:	f7f2 f974 	bl	80005f8 <__aeabi_dmul>
 800e310:	2200      	movs	r2, #0
 800e312:	2300      	movs	r3, #0
 800e314:	4604      	mov	r4, r0
 800e316:	460d      	mov	r5, r1
 800e318:	f7f2 fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d09f      	beq.n	800e260 <_dtoa_r+0x638>
 800e320:	e7d1      	b.n	800e2c6 <_dtoa_r+0x69e>
 800e322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e324:	2a00      	cmp	r2, #0
 800e326:	f000 80ea 	beq.w	800e4fe <_dtoa_r+0x8d6>
 800e32a:	9a07      	ldr	r2, [sp, #28]
 800e32c:	2a01      	cmp	r2, #1
 800e32e:	f300 80cd 	bgt.w	800e4cc <_dtoa_r+0x8a4>
 800e332:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e334:	2a00      	cmp	r2, #0
 800e336:	f000 80c1 	beq.w	800e4bc <_dtoa_r+0x894>
 800e33a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e33e:	9c08      	ldr	r4, [sp, #32]
 800e340:	9e00      	ldr	r6, [sp, #0]
 800e342:	9a00      	ldr	r2, [sp, #0]
 800e344:	441a      	add	r2, r3
 800e346:	9200      	str	r2, [sp, #0]
 800e348:	9a06      	ldr	r2, [sp, #24]
 800e34a:	2101      	movs	r1, #1
 800e34c:	441a      	add	r2, r3
 800e34e:	4648      	mov	r0, r9
 800e350:	9206      	str	r2, [sp, #24]
 800e352:	f000 fb77 	bl	800ea44 <__i2b>
 800e356:	4605      	mov	r5, r0
 800e358:	b166      	cbz	r6, 800e374 <_dtoa_r+0x74c>
 800e35a:	9b06      	ldr	r3, [sp, #24]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	dd09      	ble.n	800e374 <_dtoa_r+0x74c>
 800e360:	42b3      	cmp	r3, r6
 800e362:	9a00      	ldr	r2, [sp, #0]
 800e364:	bfa8      	it	ge
 800e366:	4633      	movge	r3, r6
 800e368:	1ad2      	subs	r2, r2, r3
 800e36a:	9200      	str	r2, [sp, #0]
 800e36c:	9a06      	ldr	r2, [sp, #24]
 800e36e:	1af6      	subs	r6, r6, r3
 800e370:	1ad3      	subs	r3, r2, r3
 800e372:	9306      	str	r3, [sp, #24]
 800e374:	9b08      	ldr	r3, [sp, #32]
 800e376:	b30b      	cbz	r3, 800e3bc <_dtoa_r+0x794>
 800e378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	f000 80c6 	beq.w	800e50c <_dtoa_r+0x8e4>
 800e380:	2c00      	cmp	r4, #0
 800e382:	f000 80c0 	beq.w	800e506 <_dtoa_r+0x8de>
 800e386:	4629      	mov	r1, r5
 800e388:	4622      	mov	r2, r4
 800e38a:	4648      	mov	r0, r9
 800e38c:	f000 fc12 	bl	800ebb4 <__pow5mult>
 800e390:	9a02      	ldr	r2, [sp, #8]
 800e392:	4601      	mov	r1, r0
 800e394:	4605      	mov	r5, r0
 800e396:	4648      	mov	r0, r9
 800e398:	f000 fb6a 	bl	800ea70 <__multiply>
 800e39c:	9902      	ldr	r1, [sp, #8]
 800e39e:	4680      	mov	r8, r0
 800e3a0:	4648      	mov	r0, r9
 800e3a2:	f000 fa9b 	bl	800e8dc <_Bfree>
 800e3a6:	9b08      	ldr	r3, [sp, #32]
 800e3a8:	1b1b      	subs	r3, r3, r4
 800e3aa:	9308      	str	r3, [sp, #32]
 800e3ac:	f000 80b1 	beq.w	800e512 <_dtoa_r+0x8ea>
 800e3b0:	9a08      	ldr	r2, [sp, #32]
 800e3b2:	4641      	mov	r1, r8
 800e3b4:	4648      	mov	r0, r9
 800e3b6:	f000 fbfd 	bl	800ebb4 <__pow5mult>
 800e3ba:	9002      	str	r0, [sp, #8]
 800e3bc:	2101      	movs	r1, #1
 800e3be:	4648      	mov	r0, r9
 800e3c0:	f000 fb40 	bl	800ea44 <__i2b>
 800e3c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e3c6:	4604      	mov	r4, r0
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	f000 81d8 	beq.w	800e77e <_dtoa_r+0xb56>
 800e3ce:	461a      	mov	r2, r3
 800e3d0:	4601      	mov	r1, r0
 800e3d2:	4648      	mov	r0, r9
 800e3d4:	f000 fbee 	bl	800ebb4 <__pow5mult>
 800e3d8:	9b07      	ldr	r3, [sp, #28]
 800e3da:	2b01      	cmp	r3, #1
 800e3dc:	4604      	mov	r4, r0
 800e3de:	f300 809f 	bgt.w	800e520 <_dtoa_r+0x8f8>
 800e3e2:	9b04      	ldr	r3, [sp, #16]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	f040 8097 	bne.w	800e518 <_dtoa_r+0x8f0>
 800e3ea:	9b05      	ldr	r3, [sp, #20]
 800e3ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	f040 8093 	bne.w	800e51c <_dtoa_r+0x8f4>
 800e3f6:	9b05      	ldr	r3, [sp, #20]
 800e3f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e3fc:	0d1b      	lsrs	r3, r3, #20
 800e3fe:	051b      	lsls	r3, r3, #20
 800e400:	b133      	cbz	r3, 800e410 <_dtoa_r+0x7e8>
 800e402:	9b00      	ldr	r3, [sp, #0]
 800e404:	3301      	adds	r3, #1
 800e406:	9300      	str	r3, [sp, #0]
 800e408:	9b06      	ldr	r3, [sp, #24]
 800e40a:	3301      	adds	r3, #1
 800e40c:	9306      	str	r3, [sp, #24]
 800e40e:	2301      	movs	r3, #1
 800e410:	9308      	str	r3, [sp, #32]
 800e412:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e414:	2b00      	cmp	r3, #0
 800e416:	f000 81b8 	beq.w	800e78a <_dtoa_r+0xb62>
 800e41a:	6923      	ldr	r3, [r4, #16]
 800e41c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e420:	6918      	ldr	r0, [r3, #16]
 800e422:	f000 fac3 	bl	800e9ac <__hi0bits>
 800e426:	f1c0 0020 	rsb	r0, r0, #32
 800e42a:	9b06      	ldr	r3, [sp, #24]
 800e42c:	4418      	add	r0, r3
 800e42e:	f010 001f 	ands.w	r0, r0, #31
 800e432:	f000 8082 	beq.w	800e53a <_dtoa_r+0x912>
 800e436:	f1c0 0320 	rsb	r3, r0, #32
 800e43a:	2b04      	cmp	r3, #4
 800e43c:	dd73      	ble.n	800e526 <_dtoa_r+0x8fe>
 800e43e:	9b00      	ldr	r3, [sp, #0]
 800e440:	f1c0 001c 	rsb	r0, r0, #28
 800e444:	4403      	add	r3, r0
 800e446:	9300      	str	r3, [sp, #0]
 800e448:	9b06      	ldr	r3, [sp, #24]
 800e44a:	4403      	add	r3, r0
 800e44c:	4406      	add	r6, r0
 800e44e:	9306      	str	r3, [sp, #24]
 800e450:	9b00      	ldr	r3, [sp, #0]
 800e452:	2b00      	cmp	r3, #0
 800e454:	dd05      	ble.n	800e462 <_dtoa_r+0x83a>
 800e456:	9902      	ldr	r1, [sp, #8]
 800e458:	461a      	mov	r2, r3
 800e45a:	4648      	mov	r0, r9
 800e45c:	f000 fc04 	bl	800ec68 <__lshift>
 800e460:	9002      	str	r0, [sp, #8]
 800e462:	9b06      	ldr	r3, [sp, #24]
 800e464:	2b00      	cmp	r3, #0
 800e466:	dd05      	ble.n	800e474 <_dtoa_r+0x84c>
 800e468:	4621      	mov	r1, r4
 800e46a:	461a      	mov	r2, r3
 800e46c:	4648      	mov	r0, r9
 800e46e:	f000 fbfb 	bl	800ec68 <__lshift>
 800e472:	4604      	mov	r4, r0
 800e474:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e476:	2b00      	cmp	r3, #0
 800e478:	d061      	beq.n	800e53e <_dtoa_r+0x916>
 800e47a:	9802      	ldr	r0, [sp, #8]
 800e47c:	4621      	mov	r1, r4
 800e47e:	f000 fc5f 	bl	800ed40 <__mcmp>
 800e482:	2800      	cmp	r0, #0
 800e484:	da5b      	bge.n	800e53e <_dtoa_r+0x916>
 800e486:	2300      	movs	r3, #0
 800e488:	9902      	ldr	r1, [sp, #8]
 800e48a:	220a      	movs	r2, #10
 800e48c:	4648      	mov	r0, r9
 800e48e:	f000 fa47 	bl	800e920 <__multadd>
 800e492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e494:	9002      	str	r0, [sp, #8]
 800e496:	f107 38ff 	add.w	r8, r7, #4294967295
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	f000 8177 	beq.w	800e78e <_dtoa_r+0xb66>
 800e4a0:	4629      	mov	r1, r5
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	220a      	movs	r2, #10
 800e4a6:	4648      	mov	r0, r9
 800e4a8:	f000 fa3a 	bl	800e920 <__multadd>
 800e4ac:	f1bb 0f00 	cmp.w	fp, #0
 800e4b0:	4605      	mov	r5, r0
 800e4b2:	dc6f      	bgt.n	800e594 <_dtoa_r+0x96c>
 800e4b4:	9b07      	ldr	r3, [sp, #28]
 800e4b6:	2b02      	cmp	r3, #2
 800e4b8:	dc49      	bgt.n	800e54e <_dtoa_r+0x926>
 800e4ba:	e06b      	b.n	800e594 <_dtoa_r+0x96c>
 800e4bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e4be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e4c2:	e73c      	b.n	800e33e <_dtoa_r+0x716>
 800e4c4:	3fe00000 	.word	0x3fe00000
 800e4c8:	40240000 	.word	0x40240000
 800e4cc:	9b03      	ldr	r3, [sp, #12]
 800e4ce:	1e5c      	subs	r4, r3, #1
 800e4d0:	9b08      	ldr	r3, [sp, #32]
 800e4d2:	42a3      	cmp	r3, r4
 800e4d4:	db09      	blt.n	800e4ea <_dtoa_r+0x8c2>
 800e4d6:	1b1c      	subs	r4, r3, r4
 800e4d8:	9b03      	ldr	r3, [sp, #12]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	f6bf af30 	bge.w	800e340 <_dtoa_r+0x718>
 800e4e0:	9b00      	ldr	r3, [sp, #0]
 800e4e2:	9a03      	ldr	r2, [sp, #12]
 800e4e4:	1a9e      	subs	r6, r3, r2
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	e72b      	b.n	800e342 <_dtoa_r+0x71a>
 800e4ea:	9b08      	ldr	r3, [sp, #32]
 800e4ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e4ee:	9408      	str	r4, [sp, #32]
 800e4f0:	1ae3      	subs	r3, r4, r3
 800e4f2:	441a      	add	r2, r3
 800e4f4:	9e00      	ldr	r6, [sp, #0]
 800e4f6:	9b03      	ldr	r3, [sp, #12]
 800e4f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800e4fa:	2400      	movs	r4, #0
 800e4fc:	e721      	b.n	800e342 <_dtoa_r+0x71a>
 800e4fe:	9c08      	ldr	r4, [sp, #32]
 800e500:	9e00      	ldr	r6, [sp, #0]
 800e502:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e504:	e728      	b.n	800e358 <_dtoa_r+0x730>
 800e506:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e50a:	e751      	b.n	800e3b0 <_dtoa_r+0x788>
 800e50c:	9a08      	ldr	r2, [sp, #32]
 800e50e:	9902      	ldr	r1, [sp, #8]
 800e510:	e750      	b.n	800e3b4 <_dtoa_r+0x78c>
 800e512:	f8cd 8008 	str.w	r8, [sp, #8]
 800e516:	e751      	b.n	800e3bc <_dtoa_r+0x794>
 800e518:	2300      	movs	r3, #0
 800e51a:	e779      	b.n	800e410 <_dtoa_r+0x7e8>
 800e51c:	9b04      	ldr	r3, [sp, #16]
 800e51e:	e777      	b.n	800e410 <_dtoa_r+0x7e8>
 800e520:	2300      	movs	r3, #0
 800e522:	9308      	str	r3, [sp, #32]
 800e524:	e779      	b.n	800e41a <_dtoa_r+0x7f2>
 800e526:	d093      	beq.n	800e450 <_dtoa_r+0x828>
 800e528:	9a00      	ldr	r2, [sp, #0]
 800e52a:	331c      	adds	r3, #28
 800e52c:	441a      	add	r2, r3
 800e52e:	9200      	str	r2, [sp, #0]
 800e530:	9a06      	ldr	r2, [sp, #24]
 800e532:	441a      	add	r2, r3
 800e534:	441e      	add	r6, r3
 800e536:	9206      	str	r2, [sp, #24]
 800e538:	e78a      	b.n	800e450 <_dtoa_r+0x828>
 800e53a:	4603      	mov	r3, r0
 800e53c:	e7f4      	b.n	800e528 <_dtoa_r+0x900>
 800e53e:	9b03      	ldr	r3, [sp, #12]
 800e540:	2b00      	cmp	r3, #0
 800e542:	46b8      	mov	r8, r7
 800e544:	dc20      	bgt.n	800e588 <_dtoa_r+0x960>
 800e546:	469b      	mov	fp, r3
 800e548:	9b07      	ldr	r3, [sp, #28]
 800e54a:	2b02      	cmp	r3, #2
 800e54c:	dd1e      	ble.n	800e58c <_dtoa_r+0x964>
 800e54e:	f1bb 0f00 	cmp.w	fp, #0
 800e552:	f47f adb1 	bne.w	800e0b8 <_dtoa_r+0x490>
 800e556:	4621      	mov	r1, r4
 800e558:	465b      	mov	r3, fp
 800e55a:	2205      	movs	r2, #5
 800e55c:	4648      	mov	r0, r9
 800e55e:	f000 f9df 	bl	800e920 <__multadd>
 800e562:	4601      	mov	r1, r0
 800e564:	4604      	mov	r4, r0
 800e566:	9802      	ldr	r0, [sp, #8]
 800e568:	f000 fbea 	bl	800ed40 <__mcmp>
 800e56c:	2800      	cmp	r0, #0
 800e56e:	f77f ada3 	ble.w	800e0b8 <_dtoa_r+0x490>
 800e572:	4656      	mov	r6, sl
 800e574:	2331      	movs	r3, #49	@ 0x31
 800e576:	f806 3b01 	strb.w	r3, [r6], #1
 800e57a:	f108 0801 	add.w	r8, r8, #1
 800e57e:	e59f      	b.n	800e0c0 <_dtoa_r+0x498>
 800e580:	9c03      	ldr	r4, [sp, #12]
 800e582:	46b8      	mov	r8, r7
 800e584:	4625      	mov	r5, r4
 800e586:	e7f4      	b.n	800e572 <_dtoa_r+0x94a>
 800e588:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e58c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f000 8101 	beq.w	800e796 <_dtoa_r+0xb6e>
 800e594:	2e00      	cmp	r6, #0
 800e596:	dd05      	ble.n	800e5a4 <_dtoa_r+0x97c>
 800e598:	4629      	mov	r1, r5
 800e59a:	4632      	mov	r2, r6
 800e59c:	4648      	mov	r0, r9
 800e59e:	f000 fb63 	bl	800ec68 <__lshift>
 800e5a2:	4605      	mov	r5, r0
 800e5a4:	9b08      	ldr	r3, [sp, #32]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d05c      	beq.n	800e664 <_dtoa_r+0xa3c>
 800e5aa:	6869      	ldr	r1, [r5, #4]
 800e5ac:	4648      	mov	r0, r9
 800e5ae:	f000 f955 	bl	800e85c <_Balloc>
 800e5b2:	4606      	mov	r6, r0
 800e5b4:	b928      	cbnz	r0, 800e5c2 <_dtoa_r+0x99a>
 800e5b6:	4b82      	ldr	r3, [pc, #520]	@ (800e7c0 <_dtoa_r+0xb98>)
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e5be:	f7ff bb4a 	b.w	800dc56 <_dtoa_r+0x2e>
 800e5c2:	692a      	ldr	r2, [r5, #16]
 800e5c4:	3202      	adds	r2, #2
 800e5c6:	0092      	lsls	r2, r2, #2
 800e5c8:	f105 010c 	add.w	r1, r5, #12
 800e5cc:	300c      	adds	r0, #12
 800e5ce:	f7ff fa94 	bl	800dafa <memcpy>
 800e5d2:	2201      	movs	r2, #1
 800e5d4:	4631      	mov	r1, r6
 800e5d6:	4648      	mov	r0, r9
 800e5d8:	f000 fb46 	bl	800ec68 <__lshift>
 800e5dc:	f10a 0301 	add.w	r3, sl, #1
 800e5e0:	9300      	str	r3, [sp, #0]
 800e5e2:	eb0a 030b 	add.w	r3, sl, fp
 800e5e6:	9308      	str	r3, [sp, #32]
 800e5e8:	9b04      	ldr	r3, [sp, #16]
 800e5ea:	f003 0301 	and.w	r3, r3, #1
 800e5ee:	462f      	mov	r7, r5
 800e5f0:	9306      	str	r3, [sp, #24]
 800e5f2:	4605      	mov	r5, r0
 800e5f4:	9b00      	ldr	r3, [sp, #0]
 800e5f6:	9802      	ldr	r0, [sp, #8]
 800e5f8:	4621      	mov	r1, r4
 800e5fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800e5fe:	f7ff fa8a 	bl	800db16 <quorem>
 800e602:	4603      	mov	r3, r0
 800e604:	3330      	adds	r3, #48	@ 0x30
 800e606:	9003      	str	r0, [sp, #12]
 800e608:	4639      	mov	r1, r7
 800e60a:	9802      	ldr	r0, [sp, #8]
 800e60c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e60e:	f000 fb97 	bl	800ed40 <__mcmp>
 800e612:	462a      	mov	r2, r5
 800e614:	9004      	str	r0, [sp, #16]
 800e616:	4621      	mov	r1, r4
 800e618:	4648      	mov	r0, r9
 800e61a:	f000 fbad 	bl	800ed78 <__mdiff>
 800e61e:	68c2      	ldr	r2, [r0, #12]
 800e620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e622:	4606      	mov	r6, r0
 800e624:	bb02      	cbnz	r2, 800e668 <_dtoa_r+0xa40>
 800e626:	4601      	mov	r1, r0
 800e628:	9802      	ldr	r0, [sp, #8]
 800e62a:	f000 fb89 	bl	800ed40 <__mcmp>
 800e62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e630:	4602      	mov	r2, r0
 800e632:	4631      	mov	r1, r6
 800e634:	4648      	mov	r0, r9
 800e636:	920c      	str	r2, [sp, #48]	@ 0x30
 800e638:	9309      	str	r3, [sp, #36]	@ 0x24
 800e63a:	f000 f94f 	bl	800e8dc <_Bfree>
 800e63e:	9b07      	ldr	r3, [sp, #28]
 800e640:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e642:	9e00      	ldr	r6, [sp, #0]
 800e644:	ea42 0103 	orr.w	r1, r2, r3
 800e648:	9b06      	ldr	r3, [sp, #24]
 800e64a:	4319      	orrs	r1, r3
 800e64c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e64e:	d10d      	bne.n	800e66c <_dtoa_r+0xa44>
 800e650:	2b39      	cmp	r3, #57	@ 0x39
 800e652:	d027      	beq.n	800e6a4 <_dtoa_r+0xa7c>
 800e654:	9a04      	ldr	r2, [sp, #16]
 800e656:	2a00      	cmp	r2, #0
 800e658:	dd01      	ble.n	800e65e <_dtoa_r+0xa36>
 800e65a:	9b03      	ldr	r3, [sp, #12]
 800e65c:	3331      	adds	r3, #49	@ 0x31
 800e65e:	f88b 3000 	strb.w	r3, [fp]
 800e662:	e52e      	b.n	800e0c2 <_dtoa_r+0x49a>
 800e664:	4628      	mov	r0, r5
 800e666:	e7b9      	b.n	800e5dc <_dtoa_r+0x9b4>
 800e668:	2201      	movs	r2, #1
 800e66a:	e7e2      	b.n	800e632 <_dtoa_r+0xa0a>
 800e66c:	9904      	ldr	r1, [sp, #16]
 800e66e:	2900      	cmp	r1, #0
 800e670:	db04      	blt.n	800e67c <_dtoa_r+0xa54>
 800e672:	9807      	ldr	r0, [sp, #28]
 800e674:	4301      	orrs	r1, r0
 800e676:	9806      	ldr	r0, [sp, #24]
 800e678:	4301      	orrs	r1, r0
 800e67a:	d120      	bne.n	800e6be <_dtoa_r+0xa96>
 800e67c:	2a00      	cmp	r2, #0
 800e67e:	ddee      	ble.n	800e65e <_dtoa_r+0xa36>
 800e680:	9902      	ldr	r1, [sp, #8]
 800e682:	9300      	str	r3, [sp, #0]
 800e684:	2201      	movs	r2, #1
 800e686:	4648      	mov	r0, r9
 800e688:	f000 faee 	bl	800ec68 <__lshift>
 800e68c:	4621      	mov	r1, r4
 800e68e:	9002      	str	r0, [sp, #8]
 800e690:	f000 fb56 	bl	800ed40 <__mcmp>
 800e694:	2800      	cmp	r0, #0
 800e696:	9b00      	ldr	r3, [sp, #0]
 800e698:	dc02      	bgt.n	800e6a0 <_dtoa_r+0xa78>
 800e69a:	d1e0      	bne.n	800e65e <_dtoa_r+0xa36>
 800e69c:	07da      	lsls	r2, r3, #31
 800e69e:	d5de      	bpl.n	800e65e <_dtoa_r+0xa36>
 800e6a0:	2b39      	cmp	r3, #57	@ 0x39
 800e6a2:	d1da      	bne.n	800e65a <_dtoa_r+0xa32>
 800e6a4:	2339      	movs	r3, #57	@ 0x39
 800e6a6:	f88b 3000 	strb.w	r3, [fp]
 800e6aa:	4633      	mov	r3, r6
 800e6ac:	461e      	mov	r6, r3
 800e6ae:	3b01      	subs	r3, #1
 800e6b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e6b4:	2a39      	cmp	r2, #57	@ 0x39
 800e6b6:	d04e      	beq.n	800e756 <_dtoa_r+0xb2e>
 800e6b8:	3201      	adds	r2, #1
 800e6ba:	701a      	strb	r2, [r3, #0]
 800e6bc:	e501      	b.n	800e0c2 <_dtoa_r+0x49a>
 800e6be:	2a00      	cmp	r2, #0
 800e6c0:	dd03      	ble.n	800e6ca <_dtoa_r+0xaa2>
 800e6c2:	2b39      	cmp	r3, #57	@ 0x39
 800e6c4:	d0ee      	beq.n	800e6a4 <_dtoa_r+0xa7c>
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	e7c9      	b.n	800e65e <_dtoa_r+0xa36>
 800e6ca:	9a00      	ldr	r2, [sp, #0]
 800e6cc:	9908      	ldr	r1, [sp, #32]
 800e6ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e6d2:	428a      	cmp	r2, r1
 800e6d4:	d028      	beq.n	800e728 <_dtoa_r+0xb00>
 800e6d6:	9902      	ldr	r1, [sp, #8]
 800e6d8:	2300      	movs	r3, #0
 800e6da:	220a      	movs	r2, #10
 800e6dc:	4648      	mov	r0, r9
 800e6de:	f000 f91f 	bl	800e920 <__multadd>
 800e6e2:	42af      	cmp	r7, r5
 800e6e4:	9002      	str	r0, [sp, #8]
 800e6e6:	f04f 0300 	mov.w	r3, #0
 800e6ea:	f04f 020a 	mov.w	r2, #10
 800e6ee:	4639      	mov	r1, r7
 800e6f0:	4648      	mov	r0, r9
 800e6f2:	d107      	bne.n	800e704 <_dtoa_r+0xadc>
 800e6f4:	f000 f914 	bl	800e920 <__multadd>
 800e6f8:	4607      	mov	r7, r0
 800e6fa:	4605      	mov	r5, r0
 800e6fc:	9b00      	ldr	r3, [sp, #0]
 800e6fe:	3301      	adds	r3, #1
 800e700:	9300      	str	r3, [sp, #0]
 800e702:	e777      	b.n	800e5f4 <_dtoa_r+0x9cc>
 800e704:	f000 f90c 	bl	800e920 <__multadd>
 800e708:	4629      	mov	r1, r5
 800e70a:	4607      	mov	r7, r0
 800e70c:	2300      	movs	r3, #0
 800e70e:	220a      	movs	r2, #10
 800e710:	4648      	mov	r0, r9
 800e712:	f000 f905 	bl	800e920 <__multadd>
 800e716:	4605      	mov	r5, r0
 800e718:	e7f0      	b.n	800e6fc <_dtoa_r+0xad4>
 800e71a:	f1bb 0f00 	cmp.w	fp, #0
 800e71e:	bfcc      	ite	gt
 800e720:	465e      	movgt	r6, fp
 800e722:	2601      	movle	r6, #1
 800e724:	4456      	add	r6, sl
 800e726:	2700      	movs	r7, #0
 800e728:	9902      	ldr	r1, [sp, #8]
 800e72a:	9300      	str	r3, [sp, #0]
 800e72c:	2201      	movs	r2, #1
 800e72e:	4648      	mov	r0, r9
 800e730:	f000 fa9a 	bl	800ec68 <__lshift>
 800e734:	4621      	mov	r1, r4
 800e736:	9002      	str	r0, [sp, #8]
 800e738:	f000 fb02 	bl	800ed40 <__mcmp>
 800e73c:	2800      	cmp	r0, #0
 800e73e:	dcb4      	bgt.n	800e6aa <_dtoa_r+0xa82>
 800e740:	d102      	bne.n	800e748 <_dtoa_r+0xb20>
 800e742:	9b00      	ldr	r3, [sp, #0]
 800e744:	07db      	lsls	r3, r3, #31
 800e746:	d4b0      	bmi.n	800e6aa <_dtoa_r+0xa82>
 800e748:	4633      	mov	r3, r6
 800e74a:	461e      	mov	r6, r3
 800e74c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e750:	2a30      	cmp	r2, #48	@ 0x30
 800e752:	d0fa      	beq.n	800e74a <_dtoa_r+0xb22>
 800e754:	e4b5      	b.n	800e0c2 <_dtoa_r+0x49a>
 800e756:	459a      	cmp	sl, r3
 800e758:	d1a8      	bne.n	800e6ac <_dtoa_r+0xa84>
 800e75a:	2331      	movs	r3, #49	@ 0x31
 800e75c:	f108 0801 	add.w	r8, r8, #1
 800e760:	f88a 3000 	strb.w	r3, [sl]
 800e764:	e4ad      	b.n	800e0c2 <_dtoa_r+0x49a>
 800e766:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e768:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e7c4 <_dtoa_r+0xb9c>
 800e76c:	b11b      	cbz	r3, 800e776 <_dtoa_r+0xb4e>
 800e76e:	f10a 0308 	add.w	r3, sl, #8
 800e772:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e774:	6013      	str	r3, [r2, #0]
 800e776:	4650      	mov	r0, sl
 800e778:	b017      	add	sp, #92	@ 0x5c
 800e77a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e77e:	9b07      	ldr	r3, [sp, #28]
 800e780:	2b01      	cmp	r3, #1
 800e782:	f77f ae2e 	ble.w	800e3e2 <_dtoa_r+0x7ba>
 800e786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e788:	9308      	str	r3, [sp, #32]
 800e78a:	2001      	movs	r0, #1
 800e78c:	e64d      	b.n	800e42a <_dtoa_r+0x802>
 800e78e:	f1bb 0f00 	cmp.w	fp, #0
 800e792:	f77f aed9 	ble.w	800e548 <_dtoa_r+0x920>
 800e796:	4656      	mov	r6, sl
 800e798:	9802      	ldr	r0, [sp, #8]
 800e79a:	4621      	mov	r1, r4
 800e79c:	f7ff f9bb 	bl	800db16 <quorem>
 800e7a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e7a4:	f806 3b01 	strb.w	r3, [r6], #1
 800e7a8:	eba6 020a 	sub.w	r2, r6, sl
 800e7ac:	4593      	cmp	fp, r2
 800e7ae:	ddb4      	ble.n	800e71a <_dtoa_r+0xaf2>
 800e7b0:	9902      	ldr	r1, [sp, #8]
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	220a      	movs	r2, #10
 800e7b6:	4648      	mov	r0, r9
 800e7b8:	f000 f8b2 	bl	800e920 <__multadd>
 800e7bc:	9002      	str	r0, [sp, #8]
 800e7be:	e7eb      	b.n	800e798 <_dtoa_r+0xb70>
 800e7c0:	0800fb10 	.word	0x0800fb10
 800e7c4:	0800fa94 	.word	0x0800fa94

0800e7c8 <_free_r>:
 800e7c8:	b538      	push	{r3, r4, r5, lr}
 800e7ca:	4605      	mov	r5, r0
 800e7cc:	2900      	cmp	r1, #0
 800e7ce:	d041      	beq.n	800e854 <_free_r+0x8c>
 800e7d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e7d4:	1f0c      	subs	r4, r1, #4
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	bfb8      	it	lt
 800e7da:	18e4      	addlt	r4, r4, r3
 800e7dc:	f7fe fa8a 	bl	800ccf4 <__malloc_lock>
 800e7e0:	4a1d      	ldr	r2, [pc, #116]	@ (800e858 <_free_r+0x90>)
 800e7e2:	6813      	ldr	r3, [r2, #0]
 800e7e4:	b933      	cbnz	r3, 800e7f4 <_free_r+0x2c>
 800e7e6:	6063      	str	r3, [r4, #4]
 800e7e8:	6014      	str	r4, [r2, #0]
 800e7ea:	4628      	mov	r0, r5
 800e7ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7f0:	f7fe ba86 	b.w	800cd00 <__malloc_unlock>
 800e7f4:	42a3      	cmp	r3, r4
 800e7f6:	d908      	bls.n	800e80a <_free_r+0x42>
 800e7f8:	6820      	ldr	r0, [r4, #0]
 800e7fa:	1821      	adds	r1, r4, r0
 800e7fc:	428b      	cmp	r3, r1
 800e7fe:	bf01      	itttt	eq
 800e800:	6819      	ldreq	r1, [r3, #0]
 800e802:	685b      	ldreq	r3, [r3, #4]
 800e804:	1809      	addeq	r1, r1, r0
 800e806:	6021      	streq	r1, [r4, #0]
 800e808:	e7ed      	b.n	800e7e6 <_free_r+0x1e>
 800e80a:	461a      	mov	r2, r3
 800e80c:	685b      	ldr	r3, [r3, #4]
 800e80e:	b10b      	cbz	r3, 800e814 <_free_r+0x4c>
 800e810:	42a3      	cmp	r3, r4
 800e812:	d9fa      	bls.n	800e80a <_free_r+0x42>
 800e814:	6811      	ldr	r1, [r2, #0]
 800e816:	1850      	adds	r0, r2, r1
 800e818:	42a0      	cmp	r0, r4
 800e81a:	d10b      	bne.n	800e834 <_free_r+0x6c>
 800e81c:	6820      	ldr	r0, [r4, #0]
 800e81e:	4401      	add	r1, r0
 800e820:	1850      	adds	r0, r2, r1
 800e822:	4283      	cmp	r3, r0
 800e824:	6011      	str	r1, [r2, #0]
 800e826:	d1e0      	bne.n	800e7ea <_free_r+0x22>
 800e828:	6818      	ldr	r0, [r3, #0]
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	6053      	str	r3, [r2, #4]
 800e82e:	4408      	add	r0, r1
 800e830:	6010      	str	r0, [r2, #0]
 800e832:	e7da      	b.n	800e7ea <_free_r+0x22>
 800e834:	d902      	bls.n	800e83c <_free_r+0x74>
 800e836:	230c      	movs	r3, #12
 800e838:	602b      	str	r3, [r5, #0]
 800e83a:	e7d6      	b.n	800e7ea <_free_r+0x22>
 800e83c:	6820      	ldr	r0, [r4, #0]
 800e83e:	1821      	adds	r1, r4, r0
 800e840:	428b      	cmp	r3, r1
 800e842:	bf04      	itt	eq
 800e844:	6819      	ldreq	r1, [r3, #0]
 800e846:	685b      	ldreq	r3, [r3, #4]
 800e848:	6063      	str	r3, [r4, #4]
 800e84a:	bf04      	itt	eq
 800e84c:	1809      	addeq	r1, r1, r0
 800e84e:	6021      	streq	r1, [r4, #0]
 800e850:	6054      	str	r4, [r2, #4]
 800e852:	e7ca      	b.n	800e7ea <_free_r+0x22>
 800e854:	bd38      	pop	{r3, r4, r5, pc}
 800e856:	bf00      	nop
 800e858:	20002294 	.word	0x20002294

0800e85c <_Balloc>:
 800e85c:	b570      	push	{r4, r5, r6, lr}
 800e85e:	69c6      	ldr	r6, [r0, #28]
 800e860:	4604      	mov	r4, r0
 800e862:	460d      	mov	r5, r1
 800e864:	b976      	cbnz	r6, 800e884 <_Balloc+0x28>
 800e866:	2010      	movs	r0, #16
 800e868:	f7fe f99a 	bl	800cba0 <malloc>
 800e86c:	4602      	mov	r2, r0
 800e86e:	61e0      	str	r0, [r4, #28]
 800e870:	b920      	cbnz	r0, 800e87c <_Balloc+0x20>
 800e872:	4b18      	ldr	r3, [pc, #96]	@ (800e8d4 <_Balloc+0x78>)
 800e874:	4818      	ldr	r0, [pc, #96]	@ (800e8d8 <_Balloc+0x7c>)
 800e876:	216b      	movs	r1, #107	@ 0x6b
 800e878:	f000 fe10 	bl	800f49c <__assert_func>
 800e87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e880:	6006      	str	r6, [r0, #0]
 800e882:	60c6      	str	r6, [r0, #12]
 800e884:	69e6      	ldr	r6, [r4, #28]
 800e886:	68f3      	ldr	r3, [r6, #12]
 800e888:	b183      	cbz	r3, 800e8ac <_Balloc+0x50>
 800e88a:	69e3      	ldr	r3, [r4, #28]
 800e88c:	68db      	ldr	r3, [r3, #12]
 800e88e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e892:	b9b8      	cbnz	r0, 800e8c4 <_Balloc+0x68>
 800e894:	2101      	movs	r1, #1
 800e896:	fa01 f605 	lsl.w	r6, r1, r5
 800e89a:	1d72      	adds	r2, r6, #5
 800e89c:	0092      	lsls	r2, r2, #2
 800e89e:	4620      	mov	r0, r4
 800e8a0:	f000 fe1a 	bl	800f4d8 <_calloc_r>
 800e8a4:	b160      	cbz	r0, 800e8c0 <_Balloc+0x64>
 800e8a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e8aa:	e00e      	b.n	800e8ca <_Balloc+0x6e>
 800e8ac:	2221      	movs	r2, #33	@ 0x21
 800e8ae:	2104      	movs	r1, #4
 800e8b0:	4620      	mov	r0, r4
 800e8b2:	f000 fe11 	bl	800f4d8 <_calloc_r>
 800e8b6:	69e3      	ldr	r3, [r4, #28]
 800e8b8:	60f0      	str	r0, [r6, #12]
 800e8ba:	68db      	ldr	r3, [r3, #12]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d1e4      	bne.n	800e88a <_Balloc+0x2e>
 800e8c0:	2000      	movs	r0, #0
 800e8c2:	bd70      	pop	{r4, r5, r6, pc}
 800e8c4:	6802      	ldr	r2, [r0, #0]
 800e8c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e8d0:	e7f7      	b.n	800e8c2 <_Balloc+0x66>
 800e8d2:	bf00      	nop
 800e8d4:	0800faa1 	.word	0x0800faa1
 800e8d8:	0800fb21 	.word	0x0800fb21

0800e8dc <_Bfree>:
 800e8dc:	b570      	push	{r4, r5, r6, lr}
 800e8de:	69c6      	ldr	r6, [r0, #28]
 800e8e0:	4605      	mov	r5, r0
 800e8e2:	460c      	mov	r4, r1
 800e8e4:	b976      	cbnz	r6, 800e904 <_Bfree+0x28>
 800e8e6:	2010      	movs	r0, #16
 800e8e8:	f7fe f95a 	bl	800cba0 <malloc>
 800e8ec:	4602      	mov	r2, r0
 800e8ee:	61e8      	str	r0, [r5, #28]
 800e8f0:	b920      	cbnz	r0, 800e8fc <_Bfree+0x20>
 800e8f2:	4b09      	ldr	r3, [pc, #36]	@ (800e918 <_Bfree+0x3c>)
 800e8f4:	4809      	ldr	r0, [pc, #36]	@ (800e91c <_Bfree+0x40>)
 800e8f6:	218f      	movs	r1, #143	@ 0x8f
 800e8f8:	f000 fdd0 	bl	800f49c <__assert_func>
 800e8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e900:	6006      	str	r6, [r0, #0]
 800e902:	60c6      	str	r6, [r0, #12]
 800e904:	b13c      	cbz	r4, 800e916 <_Bfree+0x3a>
 800e906:	69eb      	ldr	r3, [r5, #28]
 800e908:	6862      	ldr	r2, [r4, #4]
 800e90a:	68db      	ldr	r3, [r3, #12]
 800e90c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e910:	6021      	str	r1, [r4, #0]
 800e912:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e916:	bd70      	pop	{r4, r5, r6, pc}
 800e918:	0800faa1 	.word	0x0800faa1
 800e91c:	0800fb21 	.word	0x0800fb21

0800e920 <__multadd>:
 800e920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e924:	690d      	ldr	r5, [r1, #16]
 800e926:	4607      	mov	r7, r0
 800e928:	460c      	mov	r4, r1
 800e92a:	461e      	mov	r6, r3
 800e92c:	f101 0c14 	add.w	ip, r1, #20
 800e930:	2000      	movs	r0, #0
 800e932:	f8dc 3000 	ldr.w	r3, [ip]
 800e936:	b299      	uxth	r1, r3
 800e938:	fb02 6101 	mla	r1, r2, r1, r6
 800e93c:	0c1e      	lsrs	r6, r3, #16
 800e93e:	0c0b      	lsrs	r3, r1, #16
 800e940:	fb02 3306 	mla	r3, r2, r6, r3
 800e944:	b289      	uxth	r1, r1
 800e946:	3001      	adds	r0, #1
 800e948:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e94c:	4285      	cmp	r5, r0
 800e94e:	f84c 1b04 	str.w	r1, [ip], #4
 800e952:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e956:	dcec      	bgt.n	800e932 <__multadd+0x12>
 800e958:	b30e      	cbz	r6, 800e99e <__multadd+0x7e>
 800e95a:	68a3      	ldr	r3, [r4, #8]
 800e95c:	42ab      	cmp	r3, r5
 800e95e:	dc19      	bgt.n	800e994 <__multadd+0x74>
 800e960:	6861      	ldr	r1, [r4, #4]
 800e962:	4638      	mov	r0, r7
 800e964:	3101      	adds	r1, #1
 800e966:	f7ff ff79 	bl	800e85c <_Balloc>
 800e96a:	4680      	mov	r8, r0
 800e96c:	b928      	cbnz	r0, 800e97a <__multadd+0x5a>
 800e96e:	4602      	mov	r2, r0
 800e970:	4b0c      	ldr	r3, [pc, #48]	@ (800e9a4 <__multadd+0x84>)
 800e972:	480d      	ldr	r0, [pc, #52]	@ (800e9a8 <__multadd+0x88>)
 800e974:	21ba      	movs	r1, #186	@ 0xba
 800e976:	f000 fd91 	bl	800f49c <__assert_func>
 800e97a:	6922      	ldr	r2, [r4, #16]
 800e97c:	3202      	adds	r2, #2
 800e97e:	f104 010c 	add.w	r1, r4, #12
 800e982:	0092      	lsls	r2, r2, #2
 800e984:	300c      	adds	r0, #12
 800e986:	f7ff f8b8 	bl	800dafa <memcpy>
 800e98a:	4621      	mov	r1, r4
 800e98c:	4638      	mov	r0, r7
 800e98e:	f7ff ffa5 	bl	800e8dc <_Bfree>
 800e992:	4644      	mov	r4, r8
 800e994:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e998:	3501      	adds	r5, #1
 800e99a:	615e      	str	r6, [r3, #20]
 800e99c:	6125      	str	r5, [r4, #16]
 800e99e:	4620      	mov	r0, r4
 800e9a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9a4:	0800fb10 	.word	0x0800fb10
 800e9a8:	0800fb21 	.word	0x0800fb21

0800e9ac <__hi0bits>:
 800e9ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	bf36      	itet	cc
 800e9b4:	0403      	lslcc	r3, r0, #16
 800e9b6:	2000      	movcs	r0, #0
 800e9b8:	2010      	movcc	r0, #16
 800e9ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e9be:	bf3c      	itt	cc
 800e9c0:	021b      	lslcc	r3, r3, #8
 800e9c2:	3008      	addcc	r0, #8
 800e9c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e9c8:	bf3c      	itt	cc
 800e9ca:	011b      	lslcc	r3, r3, #4
 800e9cc:	3004      	addcc	r0, #4
 800e9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9d2:	bf3c      	itt	cc
 800e9d4:	009b      	lslcc	r3, r3, #2
 800e9d6:	3002      	addcc	r0, #2
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	db05      	blt.n	800e9e8 <__hi0bits+0x3c>
 800e9dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e9e0:	f100 0001 	add.w	r0, r0, #1
 800e9e4:	bf08      	it	eq
 800e9e6:	2020      	moveq	r0, #32
 800e9e8:	4770      	bx	lr

0800e9ea <__lo0bits>:
 800e9ea:	6803      	ldr	r3, [r0, #0]
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	f013 0007 	ands.w	r0, r3, #7
 800e9f2:	d00b      	beq.n	800ea0c <__lo0bits+0x22>
 800e9f4:	07d9      	lsls	r1, r3, #31
 800e9f6:	d421      	bmi.n	800ea3c <__lo0bits+0x52>
 800e9f8:	0798      	lsls	r0, r3, #30
 800e9fa:	bf49      	itett	mi
 800e9fc:	085b      	lsrmi	r3, r3, #1
 800e9fe:	089b      	lsrpl	r3, r3, #2
 800ea00:	2001      	movmi	r0, #1
 800ea02:	6013      	strmi	r3, [r2, #0]
 800ea04:	bf5c      	itt	pl
 800ea06:	6013      	strpl	r3, [r2, #0]
 800ea08:	2002      	movpl	r0, #2
 800ea0a:	4770      	bx	lr
 800ea0c:	b299      	uxth	r1, r3
 800ea0e:	b909      	cbnz	r1, 800ea14 <__lo0bits+0x2a>
 800ea10:	0c1b      	lsrs	r3, r3, #16
 800ea12:	2010      	movs	r0, #16
 800ea14:	b2d9      	uxtb	r1, r3
 800ea16:	b909      	cbnz	r1, 800ea1c <__lo0bits+0x32>
 800ea18:	3008      	adds	r0, #8
 800ea1a:	0a1b      	lsrs	r3, r3, #8
 800ea1c:	0719      	lsls	r1, r3, #28
 800ea1e:	bf04      	itt	eq
 800ea20:	091b      	lsreq	r3, r3, #4
 800ea22:	3004      	addeq	r0, #4
 800ea24:	0799      	lsls	r1, r3, #30
 800ea26:	bf04      	itt	eq
 800ea28:	089b      	lsreq	r3, r3, #2
 800ea2a:	3002      	addeq	r0, #2
 800ea2c:	07d9      	lsls	r1, r3, #31
 800ea2e:	d403      	bmi.n	800ea38 <__lo0bits+0x4e>
 800ea30:	085b      	lsrs	r3, r3, #1
 800ea32:	f100 0001 	add.w	r0, r0, #1
 800ea36:	d003      	beq.n	800ea40 <__lo0bits+0x56>
 800ea38:	6013      	str	r3, [r2, #0]
 800ea3a:	4770      	bx	lr
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	4770      	bx	lr
 800ea40:	2020      	movs	r0, #32
 800ea42:	4770      	bx	lr

0800ea44 <__i2b>:
 800ea44:	b510      	push	{r4, lr}
 800ea46:	460c      	mov	r4, r1
 800ea48:	2101      	movs	r1, #1
 800ea4a:	f7ff ff07 	bl	800e85c <_Balloc>
 800ea4e:	4602      	mov	r2, r0
 800ea50:	b928      	cbnz	r0, 800ea5e <__i2b+0x1a>
 800ea52:	4b05      	ldr	r3, [pc, #20]	@ (800ea68 <__i2b+0x24>)
 800ea54:	4805      	ldr	r0, [pc, #20]	@ (800ea6c <__i2b+0x28>)
 800ea56:	f240 1145 	movw	r1, #325	@ 0x145
 800ea5a:	f000 fd1f 	bl	800f49c <__assert_func>
 800ea5e:	2301      	movs	r3, #1
 800ea60:	6144      	str	r4, [r0, #20]
 800ea62:	6103      	str	r3, [r0, #16]
 800ea64:	bd10      	pop	{r4, pc}
 800ea66:	bf00      	nop
 800ea68:	0800fb10 	.word	0x0800fb10
 800ea6c:	0800fb21 	.word	0x0800fb21

0800ea70 <__multiply>:
 800ea70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea74:	4617      	mov	r7, r2
 800ea76:	690a      	ldr	r2, [r1, #16]
 800ea78:	693b      	ldr	r3, [r7, #16]
 800ea7a:	429a      	cmp	r2, r3
 800ea7c:	bfa8      	it	ge
 800ea7e:	463b      	movge	r3, r7
 800ea80:	4689      	mov	r9, r1
 800ea82:	bfa4      	itt	ge
 800ea84:	460f      	movge	r7, r1
 800ea86:	4699      	movge	r9, r3
 800ea88:	693d      	ldr	r5, [r7, #16]
 800ea8a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea8e:	68bb      	ldr	r3, [r7, #8]
 800ea90:	6879      	ldr	r1, [r7, #4]
 800ea92:	eb05 060a 	add.w	r6, r5, sl
 800ea96:	42b3      	cmp	r3, r6
 800ea98:	b085      	sub	sp, #20
 800ea9a:	bfb8      	it	lt
 800ea9c:	3101      	addlt	r1, #1
 800ea9e:	f7ff fedd 	bl	800e85c <_Balloc>
 800eaa2:	b930      	cbnz	r0, 800eab2 <__multiply+0x42>
 800eaa4:	4602      	mov	r2, r0
 800eaa6:	4b41      	ldr	r3, [pc, #260]	@ (800ebac <__multiply+0x13c>)
 800eaa8:	4841      	ldr	r0, [pc, #260]	@ (800ebb0 <__multiply+0x140>)
 800eaaa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800eaae:	f000 fcf5 	bl	800f49c <__assert_func>
 800eab2:	f100 0414 	add.w	r4, r0, #20
 800eab6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800eaba:	4623      	mov	r3, r4
 800eabc:	2200      	movs	r2, #0
 800eabe:	4573      	cmp	r3, lr
 800eac0:	d320      	bcc.n	800eb04 <__multiply+0x94>
 800eac2:	f107 0814 	add.w	r8, r7, #20
 800eac6:	f109 0114 	add.w	r1, r9, #20
 800eaca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800eace:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ead2:	9302      	str	r3, [sp, #8]
 800ead4:	1beb      	subs	r3, r5, r7
 800ead6:	3b15      	subs	r3, #21
 800ead8:	f023 0303 	bic.w	r3, r3, #3
 800eadc:	3304      	adds	r3, #4
 800eade:	3715      	adds	r7, #21
 800eae0:	42bd      	cmp	r5, r7
 800eae2:	bf38      	it	cc
 800eae4:	2304      	movcc	r3, #4
 800eae6:	9301      	str	r3, [sp, #4]
 800eae8:	9b02      	ldr	r3, [sp, #8]
 800eaea:	9103      	str	r1, [sp, #12]
 800eaec:	428b      	cmp	r3, r1
 800eaee:	d80c      	bhi.n	800eb0a <__multiply+0x9a>
 800eaf0:	2e00      	cmp	r6, #0
 800eaf2:	dd03      	ble.n	800eafc <__multiply+0x8c>
 800eaf4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d055      	beq.n	800eba8 <__multiply+0x138>
 800eafc:	6106      	str	r6, [r0, #16]
 800eafe:	b005      	add	sp, #20
 800eb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb04:	f843 2b04 	str.w	r2, [r3], #4
 800eb08:	e7d9      	b.n	800eabe <__multiply+0x4e>
 800eb0a:	f8b1 a000 	ldrh.w	sl, [r1]
 800eb0e:	f1ba 0f00 	cmp.w	sl, #0
 800eb12:	d01f      	beq.n	800eb54 <__multiply+0xe4>
 800eb14:	46c4      	mov	ip, r8
 800eb16:	46a1      	mov	r9, r4
 800eb18:	2700      	movs	r7, #0
 800eb1a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eb1e:	f8d9 3000 	ldr.w	r3, [r9]
 800eb22:	fa1f fb82 	uxth.w	fp, r2
 800eb26:	b29b      	uxth	r3, r3
 800eb28:	fb0a 330b 	mla	r3, sl, fp, r3
 800eb2c:	443b      	add	r3, r7
 800eb2e:	f8d9 7000 	ldr.w	r7, [r9]
 800eb32:	0c12      	lsrs	r2, r2, #16
 800eb34:	0c3f      	lsrs	r7, r7, #16
 800eb36:	fb0a 7202 	mla	r2, sl, r2, r7
 800eb3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eb3e:	b29b      	uxth	r3, r3
 800eb40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb44:	4565      	cmp	r5, ip
 800eb46:	f849 3b04 	str.w	r3, [r9], #4
 800eb4a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eb4e:	d8e4      	bhi.n	800eb1a <__multiply+0xaa>
 800eb50:	9b01      	ldr	r3, [sp, #4]
 800eb52:	50e7      	str	r7, [r4, r3]
 800eb54:	9b03      	ldr	r3, [sp, #12]
 800eb56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eb5a:	3104      	adds	r1, #4
 800eb5c:	f1b9 0f00 	cmp.w	r9, #0
 800eb60:	d020      	beq.n	800eba4 <__multiply+0x134>
 800eb62:	6823      	ldr	r3, [r4, #0]
 800eb64:	4647      	mov	r7, r8
 800eb66:	46a4      	mov	ip, r4
 800eb68:	f04f 0a00 	mov.w	sl, #0
 800eb6c:	f8b7 b000 	ldrh.w	fp, [r7]
 800eb70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eb74:	fb09 220b 	mla	r2, r9, fp, r2
 800eb78:	4452      	add	r2, sl
 800eb7a:	b29b      	uxth	r3, r3
 800eb7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb80:	f84c 3b04 	str.w	r3, [ip], #4
 800eb84:	f857 3b04 	ldr.w	r3, [r7], #4
 800eb88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb8c:	f8bc 3000 	ldrh.w	r3, [ip]
 800eb90:	fb09 330a 	mla	r3, r9, sl, r3
 800eb94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eb98:	42bd      	cmp	r5, r7
 800eb9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb9e:	d8e5      	bhi.n	800eb6c <__multiply+0xfc>
 800eba0:	9a01      	ldr	r2, [sp, #4]
 800eba2:	50a3      	str	r3, [r4, r2]
 800eba4:	3404      	adds	r4, #4
 800eba6:	e79f      	b.n	800eae8 <__multiply+0x78>
 800eba8:	3e01      	subs	r6, #1
 800ebaa:	e7a1      	b.n	800eaf0 <__multiply+0x80>
 800ebac:	0800fb10 	.word	0x0800fb10
 800ebb0:	0800fb21 	.word	0x0800fb21

0800ebb4 <__pow5mult>:
 800ebb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebb8:	4615      	mov	r5, r2
 800ebba:	f012 0203 	ands.w	r2, r2, #3
 800ebbe:	4607      	mov	r7, r0
 800ebc0:	460e      	mov	r6, r1
 800ebc2:	d007      	beq.n	800ebd4 <__pow5mult+0x20>
 800ebc4:	4c25      	ldr	r4, [pc, #148]	@ (800ec5c <__pow5mult+0xa8>)
 800ebc6:	3a01      	subs	r2, #1
 800ebc8:	2300      	movs	r3, #0
 800ebca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ebce:	f7ff fea7 	bl	800e920 <__multadd>
 800ebd2:	4606      	mov	r6, r0
 800ebd4:	10ad      	asrs	r5, r5, #2
 800ebd6:	d03d      	beq.n	800ec54 <__pow5mult+0xa0>
 800ebd8:	69fc      	ldr	r4, [r7, #28]
 800ebda:	b97c      	cbnz	r4, 800ebfc <__pow5mult+0x48>
 800ebdc:	2010      	movs	r0, #16
 800ebde:	f7fd ffdf 	bl	800cba0 <malloc>
 800ebe2:	4602      	mov	r2, r0
 800ebe4:	61f8      	str	r0, [r7, #28]
 800ebe6:	b928      	cbnz	r0, 800ebf4 <__pow5mult+0x40>
 800ebe8:	4b1d      	ldr	r3, [pc, #116]	@ (800ec60 <__pow5mult+0xac>)
 800ebea:	481e      	ldr	r0, [pc, #120]	@ (800ec64 <__pow5mult+0xb0>)
 800ebec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ebf0:	f000 fc54 	bl	800f49c <__assert_func>
 800ebf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ebf8:	6004      	str	r4, [r0, #0]
 800ebfa:	60c4      	str	r4, [r0, #12]
 800ebfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ec00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ec04:	b94c      	cbnz	r4, 800ec1a <__pow5mult+0x66>
 800ec06:	f240 2171 	movw	r1, #625	@ 0x271
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	f7ff ff1a 	bl	800ea44 <__i2b>
 800ec10:	2300      	movs	r3, #0
 800ec12:	f8c8 0008 	str.w	r0, [r8, #8]
 800ec16:	4604      	mov	r4, r0
 800ec18:	6003      	str	r3, [r0, #0]
 800ec1a:	f04f 0900 	mov.w	r9, #0
 800ec1e:	07eb      	lsls	r3, r5, #31
 800ec20:	d50a      	bpl.n	800ec38 <__pow5mult+0x84>
 800ec22:	4631      	mov	r1, r6
 800ec24:	4622      	mov	r2, r4
 800ec26:	4638      	mov	r0, r7
 800ec28:	f7ff ff22 	bl	800ea70 <__multiply>
 800ec2c:	4631      	mov	r1, r6
 800ec2e:	4680      	mov	r8, r0
 800ec30:	4638      	mov	r0, r7
 800ec32:	f7ff fe53 	bl	800e8dc <_Bfree>
 800ec36:	4646      	mov	r6, r8
 800ec38:	106d      	asrs	r5, r5, #1
 800ec3a:	d00b      	beq.n	800ec54 <__pow5mult+0xa0>
 800ec3c:	6820      	ldr	r0, [r4, #0]
 800ec3e:	b938      	cbnz	r0, 800ec50 <__pow5mult+0x9c>
 800ec40:	4622      	mov	r2, r4
 800ec42:	4621      	mov	r1, r4
 800ec44:	4638      	mov	r0, r7
 800ec46:	f7ff ff13 	bl	800ea70 <__multiply>
 800ec4a:	6020      	str	r0, [r4, #0]
 800ec4c:	f8c0 9000 	str.w	r9, [r0]
 800ec50:	4604      	mov	r4, r0
 800ec52:	e7e4      	b.n	800ec1e <__pow5mult+0x6a>
 800ec54:	4630      	mov	r0, r6
 800ec56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec5a:	bf00      	nop
 800ec5c:	0800fbd4 	.word	0x0800fbd4
 800ec60:	0800faa1 	.word	0x0800faa1
 800ec64:	0800fb21 	.word	0x0800fb21

0800ec68 <__lshift>:
 800ec68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec6c:	460c      	mov	r4, r1
 800ec6e:	6849      	ldr	r1, [r1, #4]
 800ec70:	6923      	ldr	r3, [r4, #16]
 800ec72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec76:	68a3      	ldr	r3, [r4, #8]
 800ec78:	4607      	mov	r7, r0
 800ec7a:	4691      	mov	r9, r2
 800ec7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec80:	f108 0601 	add.w	r6, r8, #1
 800ec84:	42b3      	cmp	r3, r6
 800ec86:	db0b      	blt.n	800eca0 <__lshift+0x38>
 800ec88:	4638      	mov	r0, r7
 800ec8a:	f7ff fde7 	bl	800e85c <_Balloc>
 800ec8e:	4605      	mov	r5, r0
 800ec90:	b948      	cbnz	r0, 800eca6 <__lshift+0x3e>
 800ec92:	4602      	mov	r2, r0
 800ec94:	4b28      	ldr	r3, [pc, #160]	@ (800ed38 <__lshift+0xd0>)
 800ec96:	4829      	ldr	r0, [pc, #164]	@ (800ed3c <__lshift+0xd4>)
 800ec98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ec9c:	f000 fbfe 	bl	800f49c <__assert_func>
 800eca0:	3101      	adds	r1, #1
 800eca2:	005b      	lsls	r3, r3, #1
 800eca4:	e7ee      	b.n	800ec84 <__lshift+0x1c>
 800eca6:	2300      	movs	r3, #0
 800eca8:	f100 0114 	add.w	r1, r0, #20
 800ecac:	f100 0210 	add.w	r2, r0, #16
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	4553      	cmp	r3, sl
 800ecb4:	db33      	blt.n	800ed1e <__lshift+0xb6>
 800ecb6:	6920      	ldr	r0, [r4, #16]
 800ecb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ecbc:	f104 0314 	add.w	r3, r4, #20
 800ecc0:	f019 091f 	ands.w	r9, r9, #31
 800ecc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ecc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eccc:	d02b      	beq.n	800ed26 <__lshift+0xbe>
 800ecce:	f1c9 0e20 	rsb	lr, r9, #32
 800ecd2:	468a      	mov	sl, r1
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	6818      	ldr	r0, [r3, #0]
 800ecd8:	fa00 f009 	lsl.w	r0, r0, r9
 800ecdc:	4310      	orrs	r0, r2
 800ecde:	f84a 0b04 	str.w	r0, [sl], #4
 800ece2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ece6:	459c      	cmp	ip, r3
 800ece8:	fa22 f20e 	lsr.w	r2, r2, lr
 800ecec:	d8f3      	bhi.n	800ecd6 <__lshift+0x6e>
 800ecee:	ebac 0304 	sub.w	r3, ip, r4
 800ecf2:	3b15      	subs	r3, #21
 800ecf4:	f023 0303 	bic.w	r3, r3, #3
 800ecf8:	3304      	adds	r3, #4
 800ecfa:	f104 0015 	add.w	r0, r4, #21
 800ecfe:	4560      	cmp	r0, ip
 800ed00:	bf88      	it	hi
 800ed02:	2304      	movhi	r3, #4
 800ed04:	50ca      	str	r2, [r1, r3]
 800ed06:	b10a      	cbz	r2, 800ed0c <__lshift+0xa4>
 800ed08:	f108 0602 	add.w	r6, r8, #2
 800ed0c:	3e01      	subs	r6, #1
 800ed0e:	4638      	mov	r0, r7
 800ed10:	612e      	str	r6, [r5, #16]
 800ed12:	4621      	mov	r1, r4
 800ed14:	f7ff fde2 	bl	800e8dc <_Bfree>
 800ed18:	4628      	mov	r0, r5
 800ed1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ed22:	3301      	adds	r3, #1
 800ed24:	e7c5      	b.n	800ecb2 <__lshift+0x4a>
 800ed26:	3904      	subs	r1, #4
 800ed28:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed2c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed30:	459c      	cmp	ip, r3
 800ed32:	d8f9      	bhi.n	800ed28 <__lshift+0xc0>
 800ed34:	e7ea      	b.n	800ed0c <__lshift+0xa4>
 800ed36:	bf00      	nop
 800ed38:	0800fb10 	.word	0x0800fb10
 800ed3c:	0800fb21 	.word	0x0800fb21

0800ed40 <__mcmp>:
 800ed40:	690a      	ldr	r2, [r1, #16]
 800ed42:	4603      	mov	r3, r0
 800ed44:	6900      	ldr	r0, [r0, #16]
 800ed46:	1a80      	subs	r0, r0, r2
 800ed48:	b530      	push	{r4, r5, lr}
 800ed4a:	d10e      	bne.n	800ed6a <__mcmp+0x2a>
 800ed4c:	3314      	adds	r3, #20
 800ed4e:	3114      	adds	r1, #20
 800ed50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ed54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ed58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ed5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ed60:	4295      	cmp	r5, r2
 800ed62:	d003      	beq.n	800ed6c <__mcmp+0x2c>
 800ed64:	d205      	bcs.n	800ed72 <__mcmp+0x32>
 800ed66:	f04f 30ff 	mov.w	r0, #4294967295
 800ed6a:	bd30      	pop	{r4, r5, pc}
 800ed6c:	42a3      	cmp	r3, r4
 800ed6e:	d3f3      	bcc.n	800ed58 <__mcmp+0x18>
 800ed70:	e7fb      	b.n	800ed6a <__mcmp+0x2a>
 800ed72:	2001      	movs	r0, #1
 800ed74:	e7f9      	b.n	800ed6a <__mcmp+0x2a>
	...

0800ed78 <__mdiff>:
 800ed78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed7c:	4689      	mov	r9, r1
 800ed7e:	4606      	mov	r6, r0
 800ed80:	4611      	mov	r1, r2
 800ed82:	4648      	mov	r0, r9
 800ed84:	4614      	mov	r4, r2
 800ed86:	f7ff ffdb 	bl	800ed40 <__mcmp>
 800ed8a:	1e05      	subs	r5, r0, #0
 800ed8c:	d112      	bne.n	800edb4 <__mdiff+0x3c>
 800ed8e:	4629      	mov	r1, r5
 800ed90:	4630      	mov	r0, r6
 800ed92:	f7ff fd63 	bl	800e85c <_Balloc>
 800ed96:	4602      	mov	r2, r0
 800ed98:	b928      	cbnz	r0, 800eda6 <__mdiff+0x2e>
 800ed9a:	4b3f      	ldr	r3, [pc, #252]	@ (800ee98 <__mdiff+0x120>)
 800ed9c:	f240 2137 	movw	r1, #567	@ 0x237
 800eda0:	483e      	ldr	r0, [pc, #248]	@ (800ee9c <__mdiff+0x124>)
 800eda2:	f000 fb7b 	bl	800f49c <__assert_func>
 800eda6:	2301      	movs	r3, #1
 800eda8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800edac:	4610      	mov	r0, r2
 800edae:	b003      	add	sp, #12
 800edb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edb4:	bfbc      	itt	lt
 800edb6:	464b      	movlt	r3, r9
 800edb8:	46a1      	movlt	r9, r4
 800edba:	4630      	mov	r0, r6
 800edbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800edc0:	bfba      	itte	lt
 800edc2:	461c      	movlt	r4, r3
 800edc4:	2501      	movlt	r5, #1
 800edc6:	2500      	movge	r5, #0
 800edc8:	f7ff fd48 	bl	800e85c <_Balloc>
 800edcc:	4602      	mov	r2, r0
 800edce:	b918      	cbnz	r0, 800edd8 <__mdiff+0x60>
 800edd0:	4b31      	ldr	r3, [pc, #196]	@ (800ee98 <__mdiff+0x120>)
 800edd2:	f240 2145 	movw	r1, #581	@ 0x245
 800edd6:	e7e3      	b.n	800eda0 <__mdiff+0x28>
 800edd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eddc:	6926      	ldr	r6, [r4, #16]
 800edde:	60c5      	str	r5, [r0, #12]
 800ede0:	f109 0310 	add.w	r3, r9, #16
 800ede4:	f109 0514 	add.w	r5, r9, #20
 800ede8:	f104 0e14 	add.w	lr, r4, #20
 800edec:	f100 0b14 	add.w	fp, r0, #20
 800edf0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800edf4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800edf8:	9301      	str	r3, [sp, #4]
 800edfa:	46d9      	mov	r9, fp
 800edfc:	f04f 0c00 	mov.w	ip, #0
 800ee00:	9b01      	ldr	r3, [sp, #4]
 800ee02:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ee06:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ee0a:	9301      	str	r3, [sp, #4]
 800ee0c:	fa1f f38a 	uxth.w	r3, sl
 800ee10:	4619      	mov	r1, r3
 800ee12:	b283      	uxth	r3, r0
 800ee14:	1acb      	subs	r3, r1, r3
 800ee16:	0c00      	lsrs	r0, r0, #16
 800ee18:	4463      	add	r3, ip
 800ee1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ee1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ee28:	4576      	cmp	r6, lr
 800ee2a:	f849 3b04 	str.w	r3, [r9], #4
 800ee2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee32:	d8e5      	bhi.n	800ee00 <__mdiff+0x88>
 800ee34:	1b33      	subs	r3, r6, r4
 800ee36:	3b15      	subs	r3, #21
 800ee38:	f023 0303 	bic.w	r3, r3, #3
 800ee3c:	3415      	adds	r4, #21
 800ee3e:	3304      	adds	r3, #4
 800ee40:	42a6      	cmp	r6, r4
 800ee42:	bf38      	it	cc
 800ee44:	2304      	movcc	r3, #4
 800ee46:	441d      	add	r5, r3
 800ee48:	445b      	add	r3, fp
 800ee4a:	461e      	mov	r6, r3
 800ee4c:	462c      	mov	r4, r5
 800ee4e:	4544      	cmp	r4, r8
 800ee50:	d30e      	bcc.n	800ee70 <__mdiff+0xf8>
 800ee52:	f108 0103 	add.w	r1, r8, #3
 800ee56:	1b49      	subs	r1, r1, r5
 800ee58:	f021 0103 	bic.w	r1, r1, #3
 800ee5c:	3d03      	subs	r5, #3
 800ee5e:	45a8      	cmp	r8, r5
 800ee60:	bf38      	it	cc
 800ee62:	2100      	movcc	r1, #0
 800ee64:	440b      	add	r3, r1
 800ee66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee6a:	b191      	cbz	r1, 800ee92 <__mdiff+0x11a>
 800ee6c:	6117      	str	r7, [r2, #16]
 800ee6e:	e79d      	b.n	800edac <__mdiff+0x34>
 800ee70:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee74:	46e6      	mov	lr, ip
 800ee76:	0c08      	lsrs	r0, r1, #16
 800ee78:	fa1c fc81 	uxtah	ip, ip, r1
 800ee7c:	4471      	add	r1, lr
 800ee7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee82:	b289      	uxth	r1, r1
 800ee84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee88:	f846 1b04 	str.w	r1, [r6], #4
 800ee8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee90:	e7dd      	b.n	800ee4e <__mdiff+0xd6>
 800ee92:	3f01      	subs	r7, #1
 800ee94:	e7e7      	b.n	800ee66 <__mdiff+0xee>
 800ee96:	bf00      	nop
 800ee98:	0800fb10 	.word	0x0800fb10
 800ee9c:	0800fb21 	.word	0x0800fb21

0800eea0 <__d2b>:
 800eea0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eea4:	460f      	mov	r7, r1
 800eea6:	2101      	movs	r1, #1
 800eea8:	ec59 8b10 	vmov	r8, r9, d0
 800eeac:	4616      	mov	r6, r2
 800eeae:	f7ff fcd5 	bl	800e85c <_Balloc>
 800eeb2:	4604      	mov	r4, r0
 800eeb4:	b930      	cbnz	r0, 800eec4 <__d2b+0x24>
 800eeb6:	4602      	mov	r2, r0
 800eeb8:	4b23      	ldr	r3, [pc, #140]	@ (800ef48 <__d2b+0xa8>)
 800eeba:	4824      	ldr	r0, [pc, #144]	@ (800ef4c <__d2b+0xac>)
 800eebc:	f240 310f 	movw	r1, #783	@ 0x30f
 800eec0:	f000 faec 	bl	800f49c <__assert_func>
 800eec4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eec8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eecc:	b10d      	cbz	r5, 800eed2 <__d2b+0x32>
 800eece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eed2:	9301      	str	r3, [sp, #4]
 800eed4:	f1b8 0300 	subs.w	r3, r8, #0
 800eed8:	d023      	beq.n	800ef22 <__d2b+0x82>
 800eeda:	4668      	mov	r0, sp
 800eedc:	9300      	str	r3, [sp, #0]
 800eede:	f7ff fd84 	bl	800e9ea <__lo0bits>
 800eee2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eee6:	b1d0      	cbz	r0, 800ef1e <__d2b+0x7e>
 800eee8:	f1c0 0320 	rsb	r3, r0, #32
 800eeec:	fa02 f303 	lsl.w	r3, r2, r3
 800eef0:	430b      	orrs	r3, r1
 800eef2:	40c2      	lsrs	r2, r0
 800eef4:	6163      	str	r3, [r4, #20]
 800eef6:	9201      	str	r2, [sp, #4]
 800eef8:	9b01      	ldr	r3, [sp, #4]
 800eefa:	61a3      	str	r3, [r4, #24]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	bf0c      	ite	eq
 800ef00:	2201      	moveq	r2, #1
 800ef02:	2202      	movne	r2, #2
 800ef04:	6122      	str	r2, [r4, #16]
 800ef06:	b1a5      	cbz	r5, 800ef32 <__d2b+0x92>
 800ef08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ef0c:	4405      	add	r5, r0
 800ef0e:	603d      	str	r5, [r7, #0]
 800ef10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ef14:	6030      	str	r0, [r6, #0]
 800ef16:	4620      	mov	r0, r4
 800ef18:	b003      	add	sp, #12
 800ef1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef1e:	6161      	str	r1, [r4, #20]
 800ef20:	e7ea      	b.n	800eef8 <__d2b+0x58>
 800ef22:	a801      	add	r0, sp, #4
 800ef24:	f7ff fd61 	bl	800e9ea <__lo0bits>
 800ef28:	9b01      	ldr	r3, [sp, #4]
 800ef2a:	6163      	str	r3, [r4, #20]
 800ef2c:	3020      	adds	r0, #32
 800ef2e:	2201      	movs	r2, #1
 800ef30:	e7e8      	b.n	800ef04 <__d2b+0x64>
 800ef32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef3a:	6038      	str	r0, [r7, #0]
 800ef3c:	6918      	ldr	r0, [r3, #16]
 800ef3e:	f7ff fd35 	bl	800e9ac <__hi0bits>
 800ef42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef46:	e7e5      	b.n	800ef14 <__d2b+0x74>
 800ef48:	0800fb10 	.word	0x0800fb10
 800ef4c:	0800fb21 	.word	0x0800fb21

0800ef50 <__sfputc_r>:
 800ef50:	6893      	ldr	r3, [r2, #8]
 800ef52:	3b01      	subs	r3, #1
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	b410      	push	{r4}
 800ef58:	6093      	str	r3, [r2, #8]
 800ef5a:	da08      	bge.n	800ef6e <__sfputc_r+0x1e>
 800ef5c:	6994      	ldr	r4, [r2, #24]
 800ef5e:	42a3      	cmp	r3, r4
 800ef60:	db01      	blt.n	800ef66 <__sfputc_r+0x16>
 800ef62:	290a      	cmp	r1, #10
 800ef64:	d103      	bne.n	800ef6e <__sfputc_r+0x1e>
 800ef66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef6a:	f7fe bca2 	b.w	800d8b2 <__swbuf_r>
 800ef6e:	6813      	ldr	r3, [r2, #0]
 800ef70:	1c58      	adds	r0, r3, #1
 800ef72:	6010      	str	r0, [r2, #0]
 800ef74:	7019      	strb	r1, [r3, #0]
 800ef76:	4608      	mov	r0, r1
 800ef78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef7c:	4770      	bx	lr

0800ef7e <__sfputs_r>:
 800ef7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef80:	4606      	mov	r6, r0
 800ef82:	460f      	mov	r7, r1
 800ef84:	4614      	mov	r4, r2
 800ef86:	18d5      	adds	r5, r2, r3
 800ef88:	42ac      	cmp	r4, r5
 800ef8a:	d101      	bne.n	800ef90 <__sfputs_r+0x12>
 800ef8c:	2000      	movs	r0, #0
 800ef8e:	e007      	b.n	800efa0 <__sfputs_r+0x22>
 800ef90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef94:	463a      	mov	r2, r7
 800ef96:	4630      	mov	r0, r6
 800ef98:	f7ff ffda 	bl	800ef50 <__sfputc_r>
 800ef9c:	1c43      	adds	r3, r0, #1
 800ef9e:	d1f3      	bne.n	800ef88 <__sfputs_r+0xa>
 800efa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800efa4 <_vfiprintf_r>:
 800efa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efa8:	460d      	mov	r5, r1
 800efaa:	b09d      	sub	sp, #116	@ 0x74
 800efac:	4614      	mov	r4, r2
 800efae:	4698      	mov	r8, r3
 800efb0:	4606      	mov	r6, r0
 800efb2:	b118      	cbz	r0, 800efbc <_vfiprintf_r+0x18>
 800efb4:	6a03      	ldr	r3, [r0, #32]
 800efb6:	b90b      	cbnz	r3, 800efbc <_vfiprintf_r+0x18>
 800efb8:	f7fe fb8a 	bl	800d6d0 <__sinit>
 800efbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efbe:	07d9      	lsls	r1, r3, #31
 800efc0:	d405      	bmi.n	800efce <_vfiprintf_r+0x2a>
 800efc2:	89ab      	ldrh	r3, [r5, #12]
 800efc4:	059a      	lsls	r2, r3, #22
 800efc6:	d402      	bmi.n	800efce <_vfiprintf_r+0x2a>
 800efc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efca:	f7fe fd94 	bl	800daf6 <__retarget_lock_acquire_recursive>
 800efce:	89ab      	ldrh	r3, [r5, #12]
 800efd0:	071b      	lsls	r3, r3, #28
 800efd2:	d501      	bpl.n	800efd8 <_vfiprintf_r+0x34>
 800efd4:	692b      	ldr	r3, [r5, #16]
 800efd6:	b99b      	cbnz	r3, 800f000 <_vfiprintf_r+0x5c>
 800efd8:	4629      	mov	r1, r5
 800efda:	4630      	mov	r0, r6
 800efdc:	f7fe fca8 	bl	800d930 <__swsetup_r>
 800efe0:	b170      	cbz	r0, 800f000 <_vfiprintf_r+0x5c>
 800efe2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efe4:	07dc      	lsls	r4, r3, #31
 800efe6:	d504      	bpl.n	800eff2 <_vfiprintf_r+0x4e>
 800efe8:	f04f 30ff 	mov.w	r0, #4294967295
 800efec:	b01d      	add	sp, #116	@ 0x74
 800efee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eff2:	89ab      	ldrh	r3, [r5, #12]
 800eff4:	0598      	lsls	r0, r3, #22
 800eff6:	d4f7      	bmi.n	800efe8 <_vfiprintf_r+0x44>
 800eff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800effa:	f7fe fd7d 	bl	800daf8 <__retarget_lock_release_recursive>
 800effe:	e7f3      	b.n	800efe8 <_vfiprintf_r+0x44>
 800f000:	2300      	movs	r3, #0
 800f002:	9309      	str	r3, [sp, #36]	@ 0x24
 800f004:	2320      	movs	r3, #32
 800f006:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f00a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f00e:	2330      	movs	r3, #48	@ 0x30
 800f010:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f1c0 <_vfiprintf_r+0x21c>
 800f014:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f018:	f04f 0901 	mov.w	r9, #1
 800f01c:	4623      	mov	r3, r4
 800f01e:	469a      	mov	sl, r3
 800f020:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f024:	b10a      	cbz	r2, 800f02a <_vfiprintf_r+0x86>
 800f026:	2a25      	cmp	r2, #37	@ 0x25
 800f028:	d1f9      	bne.n	800f01e <_vfiprintf_r+0x7a>
 800f02a:	ebba 0b04 	subs.w	fp, sl, r4
 800f02e:	d00b      	beq.n	800f048 <_vfiprintf_r+0xa4>
 800f030:	465b      	mov	r3, fp
 800f032:	4622      	mov	r2, r4
 800f034:	4629      	mov	r1, r5
 800f036:	4630      	mov	r0, r6
 800f038:	f7ff ffa1 	bl	800ef7e <__sfputs_r>
 800f03c:	3001      	adds	r0, #1
 800f03e:	f000 80a7 	beq.w	800f190 <_vfiprintf_r+0x1ec>
 800f042:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f044:	445a      	add	r2, fp
 800f046:	9209      	str	r2, [sp, #36]	@ 0x24
 800f048:	f89a 3000 	ldrb.w	r3, [sl]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	f000 809f 	beq.w	800f190 <_vfiprintf_r+0x1ec>
 800f052:	2300      	movs	r3, #0
 800f054:	f04f 32ff 	mov.w	r2, #4294967295
 800f058:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f05c:	f10a 0a01 	add.w	sl, sl, #1
 800f060:	9304      	str	r3, [sp, #16]
 800f062:	9307      	str	r3, [sp, #28]
 800f064:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f068:	931a      	str	r3, [sp, #104]	@ 0x68
 800f06a:	4654      	mov	r4, sl
 800f06c:	2205      	movs	r2, #5
 800f06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f072:	4853      	ldr	r0, [pc, #332]	@ (800f1c0 <_vfiprintf_r+0x21c>)
 800f074:	f7f1 f8ac 	bl	80001d0 <memchr>
 800f078:	9a04      	ldr	r2, [sp, #16]
 800f07a:	b9d8      	cbnz	r0, 800f0b4 <_vfiprintf_r+0x110>
 800f07c:	06d1      	lsls	r1, r2, #27
 800f07e:	bf44      	itt	mi
 800f080:	2320      	movmi	r3, #32
 800f082:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f086:	0713      	lsls	r3, r2, #28
 800f088:	bf44      	itt	mi
 800f08a:	232b      	movmi	r3, #43	@ 0x2b
 800f08c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f090:	f89a 3000 	ldrb.w	r3, [sl]
 800f094:	2b2a      	cmp	r3, #42	@ 0x2a
 800f096:	d015      	beq.n	800f0c4 <_vfiprintf_r+0x120>
 800f098:	9a07      	ldr	r2, [sp, #28]
 800f09a:	4654      	mov	r4, sl
 800f09c:	2000      	movs	r0, #0
 800f09e:	f04f 0c0a 	mov.w	ip, #10
 800f0a2:	4621      	mov	r1, r4
 800f0a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f0a8:	3b30      	subs	r3, #48	@ 0x30
 800f0aa:	2b09      	cmp	r3, #9
 800f0ac:	d94b      	bls.n	800f146 <_vfiprintf_r+0x1a2>
 800f0ae:	b1b0      	cbz	r0, 800f0de <_vfiprintf_r+0x13a>
 800f0b0:	9207      	str	r2, [sp, #28]
 800f0b2:	e014      	b.n	800f0de <_vfiprintf_r+0x13a>
 800f0b4:	eba0 0308 	sub.w	r3, r0, r8
 800f0b8:	fa09 f303 	lsl.w	r3, r9, r3
 800f0bc:	4313      	orrs	r3, r2
 800f0be:	9304      	str	r3, [sp, #16]
 800f0c0:	46a2      	mov	sl, r4
 800f0c2:	e7d2      	b.n	800f06a <_vfiprintf_r+0xc6>
 800f0c4:	9b03      	ldr	r3, [sp, #12]
 800f0c6:	1d19      	adds	r1, r3, #4
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	9103      	str	r1, [sp, #12]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	bfbb      	ittet	lt
 800f0d0:	425b      	neglt	r3, r3
 800f0d2:	f042 0202 	orrlt.w	r2, r2, #2
 800f0d6:	9307      	strge	r3, [sp, #28]
 800f0d8:	9307      	strlt	r3, [sp, #28]
 800f0da:	bfb8      	it	lt
 800f0dc:	9204      	strlt	r2, [sp, #16]
 800f0de:	7823      	ldrb	r3, [r4, #0]
 800f0e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0e2:	d10a      	bne.n	800f0fa <_vfiprintf_r+0x156>
 800f0e4:	7863      	ldrb	r3, [r4, #1]
 800f0e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0e8:	d132      	bne.n	800f150 <_vfiprintf_r+0x1ac>
 800f0ea:	9b03      	ldr	r3, [sp, #12]
 800f0ec:	1d1a      	adds	r2, r3, #4
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	9203      	str	r2, [sp, #12]
 800f0f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0f6:	3402      	adds	r4, #2
 800f0f8:	9305      	str	r3, [sp, #20]
 800f0fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f1d0 <_vfiprintf_r+0x22c>
 800f0fe:	7821      	ldrb	r1, [r4, #0]
 800f100:	2203      	movs	r2, #3
 800f102:	4650      	mov	r0, sl
 800f104:	f7f1 f864 	bl	80001d0 <memchr>
 800f108:	b138      	cbz	r0, 800f11a <_vfiprintf_r+0x176>
 800f10a:	9b04      	ldr	r3, [sp, #16]
 800f10c:	eba0 000a 	sub.w	r0, r0, sl
 800f110:	2240      	movs	r2, #64	@ 0x40
 800f112:	4082      	lsls	r2, r0
 800f114:	4313      	orrs	r3, r2
 800f116:	3401      	adds	r4, #1
 800f118:	9304      	str	r3, [sp, #16]
 800f11a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f11e:	4829      	ldr	r0, [pc, #164]	@ (800f1c4 <_vfiprintf_r+0x220>)
 800f120:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f124:	2206      	movs	r2, #6
 800f126:	f7f1 f853 	bl	80001d0 <memchr>
 800f12a:	2800      	cmp	r0, #0
 800f12c:	d03f      	beq.n	800f1ae <_vfiprintf_r+0x20a>
 800f12e:	4b26      	ldr	r3, [pc, #152]	@ (800f1c8 <_vfiprintf_r+0x224>)
 800f130:	bb1b      	cbnz	r3, 800f17a <_vfiprintf_r+0x1d6>
 800f132:	9b03      	ldr	r3, [sp, #12]
 800f134:	3307      	adds	r3, #7
 800f136:	f023 0307 	bic.w	r3, r3, #7
 800f13a:	3308      	adds	r3, #8
 800f13c:	9303      	str	r3, [sp, #12]
 800f13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f140:	443b      	add	r3, r7
 800f142:	9309      	str	r3, [sp, #36]	@ 0x24
 800f144:	e76a      	b.n	800f01c <_vfiprintf_r+0x78>
 800f146:	fb0c 3202 	mla	r2, ip, r2, r3
 800f14a:	460c      	mov	r4, r1
 800f14c:	2001      	movs	r0, #1
 800f14e:	e7a8      	b.n	800f0a2 <_vfiprintf_r+0xfe>
 800f150:	2300      	movs	r3, #0
 800f152:	3401      	adds	r4, #1
 800f154:	9305      	str	r3, [sp, #20]
 800f156:	4619      	mov	r1, r3
 800f158:	f04f 0c0a 	mov.w	ip, #10
 800f15c:	4620      	mov	r0, r4
 800f15e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f162:	3a30      	subs	r2, #48	@ 0x30
 800f164:	2a09      	cmp	r2, #9
 800f166:	d903      	bls.n	800f170 <_vfiprintf_r+0x1cc>
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d0c6      	beq.n	800f0fa <_vfiprintf_r+0x156>
 800f16c:	9105      	str	r1, [sp, #20]
 800f16e:	e7c4      	b.n	800f0fa <_vfiprintf_r+0x156>
 800f170:	fb0c 2101 	mla	r1, ip, r1, r2
 800f174:	4604      	mov	r4, r0
 800f176:	2301      	movs	r3, #1
 800f178:	e7f0      	b.n	800f15c <_vfiprintf_r+0x1b8>
 800f17a:	ab03      	add	r3, sp, #12
 800f17c:	9300      	str	r3, [sp, #0]
 800f17e:	462a      	mov	r2, r5
 800f180:	4b12      	ldr	r3, [pc, #72]	@ (800f1cc <_vfiprintf_r+0x228>)
 800f182:	a904      	add	r1, sp, #16
 800f184:	4630      	mov	r0, r6
 800f186:	f7fd fe61 	bl	800ce4c <_printf_float>
 800f18a:	4607      	mov	r7, r0
 800f18c:	1c78      	adds	r0, r7, #1
 800f18e:	d1d6      	bne.n	800f13e <_vfiprintf_r+0x19a>
 800f190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f192:	07d9      	lsls	r1, r3, #31
 800f194:	d405      	bmi.n	800f1a2 <_vfiprintf_r+0x1fe>
 800f196:	89ab      	ldrh	r3, [r5, #12]
 800f198:	059a      	lsls	r2, r3, #22
 800f19a:	d402      	bmi.n	800f1a2 <_vfiprintf_r+0x1fe>
 800f19c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f19e:	f7fe fcab 	bl	800daf8 <__retarget_lock_release_recursive>
 800f1a2:	89ab      	ldrh	r3, [r5, #12]
 800f1a4:	065b      	lsls	r3, r3, #25
 800f1a6:	f53f af1f 	bmi.w	800efe8 <_vfiprintf_r+0x44>
 800f1aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f1ac:	e71e      	b.n	800efec <_vfiprintf_r+0x48>
 800f1ae:	ab03      	add	r3, sp, #12
 800f1b0:	9300      	str	r3, [sp, #0]
 800f1b2:	462a      	mov	r2, r5
 800f1b4:	4b05      	ldr	r3, [pc, #20]	@ (800f1cc <_vfiprintf_r+0x228>)
 800f1b6:	a904      	add	r1, sp, #16
 800f1b8:	4630      	mov	r0, r6
 800f1ba:	f7fe f8df 	bl	800d37c <_printf_i>
 800f1be:	e7e4      	b.n	800f18a <_vfiprintf_r+0x1e6>
 800f1c0:	0800fb7a 	.word	0x0800fb7a
 800f1c4:	0800fb84 	.word	0x0800fb84
 800f1c8:	0800ce4d 	.word	0x0800ce4d
 800f1cc:	0800ef7f 	.word	0x0800ef7f
 800f1d0:	0800fb80 	.word	0x0800fb80

0800f1d4 <__sflush_r>:
 800f1d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1dc:	0716      	lsls	r6, r2, #28
 800f1de:	4605      	mov	r5, r0
 800f1e0:	460c      	mov	r4, r1
 800f1e2:	d454      	bmi.n	800f28e <__sflush_r+0xba>
 800f1e4:	684b      	ldr	r3, [r1, #4]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	dc02      	bgt.n	800f1f0 <__sflush_r+0x1c>
 800f1ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	dd48      	ble.n	800f282 <__sflush_r+0xae>
 800f1f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f1f2:	2e00      	cmp	r6, #0
 800f1f4:	d045      	beq.n	800f282 <__sflush_r+0xae>
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f1fc:	682f      	ldr	r7, [r5, #0]
 800f1fe:	6a21      	ldr	r1, [r4, #32]
 800f200:	602b      	str	r3, [r5, #0]
 800f202:	d030      	beq.n	800f266 <__sflush_r+0x92>
 800f204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f206:	89a3      	ldrh	r3, [r4, #12]
 800f208:	0759      	lsls	r1, r3, #29
 800f20a:	d505      	bpl.n	800f218 <__sflush_r+0x44>
 800f20c:	6863      	ldr	r3, [r4, #4]
 800f20e:	1ad2      	subs	r2, r2, r3
 800f210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f212:	b10b      	cbz	r3, 800f218 <__sflush_r+0x44>
 800f214:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f216:	1ad2      	subs	r2, r2, r3
 800f218:	2300      	movs	r3, #0
 800f21a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f21c:	6a21      	ldr	r1, [r4, #32]
 800f21e:	4628      	mov	r0, r5
 800f220:	47b0      	blx	r6
 800f222:	1c43      	adds	r3, r0, #1
 800f224:	89a3      	ldrh	r3, [r4, #12]
 800f226:	d106      	bne.n	800f236 <__sflush_r+0x62>
 800f228:	6829      	ldr	r1, [r5, #0]
 800f22a:	291d      	cmp	r1, #29
 800f22c:	d82b      	bhi.n	800f286 <__sflush_r+0xb2>
 800f22e:	4a2a      	ldr	r2, [pc, #168]	@ (800f2d8 <__sflush_r+0x104>)
 800f230:	40ca      	lsrs	r2, r1
 800f232:	07d6      	lsls	r6, r2, #31
 800f234:	d527      	bpl.n	800f286 <__sflush_r+0xb2>
 800f236:	2200      	movs	r2, #0
 800f238:	6062      	str	r2, [r4, #4]
 800f23a:	04d9      	lsls	r1, r3, #19
 800f23c:	6922      	ldr	r2, [r4, #16]
 800f23e:	6022      	str	r2, [r4, #0]
 800f240:	d504      	bpl.n	800f24c <__sflush_r+0x78>
 800f242:	1c42      	adds	r2, r0, #1
 800f244:	d101      	bne.n	800f24a <__sflush_r+0x76>
 800f246:	682b      	ldr	r3, [r5, #0]
 800f248:	b903      	cbnz	r3, 800f24c <__sflush_r+0x78>
 800f24a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f24e:	602f      	str	r7, [r5, #0]
 800f250:	b1b9      	cbz	r1, 800f282 <__sflush_r+0xae>
 800f252:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f256:	4299      	cmp	r1, r3
 800f258:	d002      	beq.n	800f260 <__sflush_r+0x8c>
 800f25a:	4628      	mov	r0, r5
 800f25c:	f7ff fab4 	bl	800e7c8 <_free_r>
 800f260:	2300      	movs	r3, #0
 800f262:	6363      	str	r3, [r4, #52]	@ 0x34
 800f264:	e00d      	b.n	800f282 <__sflush_r+0xae>
 800f266:	2301      	movs	r3, #1
 800f268:	4628      	mov	r0, r5
 800f26a:	47b0      	blx	r6
 800f26c:	4602      	mov	r2, r0
 800f26e:	1c50      	adds	r0, r2, #1
 800f270:	d1c9      	bne.n	800f206 <__sflush_r+0x32>
 800f272:	682b      	ldr	r3, [r5, #0]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d0c6      	beq.n	800f206 <__sflush_r+0x32>
 800f278:	2b1d      	cmp	r3, #29
 800f27a:	d001      	beq.n	800f280 <__sflush_r+0xac>
 800f27c:	2b16      	cmp	r3, #22
 800f27e:	d11e      	bne.n	800f2be <__sflush_r+0xea>
 800f280:	602f      	str	r7, [r5, #0]
 800f282:	2000      	movs	r0, #0
 800f284:	e022      	b.n	800f2cc <__sflush_r+0xf8>
 800f286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f28a:	b21b      	sxth	r3, r3
 800f28c:	e01b      	b.n	800f2c6 <__sflush_r+0xf2>
 800f28e:	690f      	ldr	r7, [r1, #16]
 800f290:	2f00      	cmp	r7, #0
 800f292:	d0f6      	beq.n	800f282 <__sflush_r+0xae>
 800f294:	0793      	lsls	r3, r2, #30
 800f296:	680e      	ldr	r6, [r1, #0]
 800f298:	bf08      	it	eq
 800f29a:	694b      	ldreq	r3, [r1, #20]
 800f29c:	600f      	str	r7, [r1, #0]
 800f29e:	bf18      	it	ne
 800f2a0:	2300      	movne	r3, #0
 800f2a2:	eba6 0807 	sub.w	r8, r6, r7
 800f2a6:	608b      	str	r3, [r1, #8]
 800f2a8:	f1b8 0f00 	cmp.w	r8, #0
 800f2ac:	dde9      	ble.n	800f282 <__sflush_r+0xae>
 800f2ae:	6a21      	ldr	r1, [r4, #32]
 800f2b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f2b2:	4643      	mov	r3, r8
 800f2b4:	463a      	mov	r2, r7
 800f2b6:	4628      	mov	r0, r5
 800f2b8:	47b0      	blx	r6
 800f2ba:	2800      	cmp	r0, #0
 800f2bc:	dc08      	bgt.n	800f2d0 <__sflush_r+0xfc>
 800f2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2c6:	81a3      	strh	r3, [r4, #12]
 800f2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2d0:	4407      	add	r7, r0
 800f2d2:	eba8 0800 	sub.w	r8, r8, r0
 800f2d6:	e7e7      	b.n	800f2a8 <__sflush_r+0xd4>
 800f2d8:	20400001 	.word	0x20400001

0800f2dc <_fflush_r>:
 800f2dc:	b538      	push	{r3, r4, r5, lr}
 800f2de:	690b      	ldr	r3, [r1, #16]
 800f2e0:	4605      	mov	r5, r0
 800f2e2:	460c      	mov	r4, r1
 800f2e4:	b913      	cbnz	r3, 800f2ec <_fflush_r+0x10>
 800f2e6:	2500      	movs	r5, #0
 800f2e8:	4628      	mov	r0, r5
 800f2ea:	bd38      	pop	{r3, r4, r5, pc}
 800f2ec:	b118      	cbz	r0, 800f2f6 <_fflush_r+0x1a>
 800f2ee:	6a03      	ldr	r3, [r0, #32]
 800f2f0:	b90b      	cbnz	r3, 800f2f6 <_fflush_r+0x1a>
 800f2f2:	f7fe f9ed 	bl	800d6d0 <__sinit>
 800f2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d0f3      	beq.n	800f2e6 <_fflush_r+0xa>
 800f2fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f300:	07d0      	lsls	r0, r2, #31
 800f302:	d404      	bmi.n	800f30e <_fflush_r+0x32>
 800f304:	0599      	lsls	r1, r3, #22
 800f306:	d402      	bmi.n	800f30e <_fflush_r+0x32>
 800f308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f30a:	f7fe fbf4 	bl	800daf6 <__retarget_lock_acquire_recursive>
 800f30e:	4628      	mov	r0, r5
 800f310:	4621      	mov	r1, r4
 800f312:	f7ff ff5f 	bl	800f1d4 <__sflush_r>
 800f316:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f318:	07da      	lsls	r2, r3, #31
 800f31a:	4605      	mov	r5, r0
 800f31c:	d4e4      	bmi.n	800f2e8 <_fflush_r+0xc>
 800f31e:	89a3      	ldrh	r3, [r4, #12]
 800f320:	059b      	lsls	r3, r3, #22
 800f322:	d4e1      	bmi.n	800f2e8 <_fflush_r+0xc>
 800f324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f326:	f7fe fbe7 	bl	800daf8 <__retarget_lock_release_recursive>
 800f32a:	e7dd      	b.n	800f2e8 <_fflush_r+0xc>

0800f32c <__swhatbuf_r>:
 800f32c:	b570      	push	{r4, r5, r6, lr}
 800f32e:	460c      	mov	r4, r1
 800f330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f334:	2900      	cmp	r1, #0
 800f336:	b096      	sub	sp, #88	@ 0x58
 800f338:	4615      	mov	r5, r2
 800f33a:	461e      	mov	r6, r3
 800f33c:	da0d      	bge.n	800f35a <__swhatbuf_r+0x2e>
 800f33e:	89a3      	ldrh	r3, [r4, #12]
 800f340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f344:	f04f 0100 	mov.w	r1, #0
 800f348:	bf14      	ite	ne
 800f34a:	2340      	movne	r3, #64	@ 0x40
 800f34c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f350:	2000      	movs	r0, #0
 800f352:	6031      	str	r1, [r6, #0]
 800f354:	602b      	str	r3, [r5, #0]
 800f356:	b016      	add	sp, #88	@ 0x58
 800f358:	bd70      	pop	{r4, r5, r6, pc}
 800f35a:	466a      	mov	r2, sp
 800f35c:	f000 f87c 	bl	800f458 <_fstat_r>
 800f360:	2800      	cmp	r0, #0
 800f362:	dbec      	blt.n	800f33e <__swhatbuf_r+0x12>
 800f364:	9901      	ldr	r1, [sp, #4]
 800f366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f36a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f36e:	4259      	negs	r1, r3
 800f370:	4159      	adcs	r1, r3
 800f372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f376:	e7eb      	b.n	800f350 <__swhatbuf_r+0x24>

0800f378 <__smakebuf_r>:
 800f378:	898b      	ldrh	r3, [r1, #12]
 800f37a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f37c:	079d      	lsls	r5, r3, #30
 800f37e:	4606      	mov	r6, r0
 800f380:	460c      	mov	r4, r1
 800f382:	d507      	bpl.n	800f394 <__smakebuf_r+0x1c>
 800f384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f388:	6023      	str	r3, [r4, #0]
 800f38a:	6123      	str	r3, [r4, #16]
 800f38c:	2301      	movs	r3, #1
 800f38e:	6163      	str	r3, [r4, #20]
 800f390:	b003      	add	sp, #12
 800f392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f394:	ab01      	add	r3, sp, #4
 800f396:	466a      	mov	r2, sp
 800f398:	f7ff ffc8 	bl	800f32c <__swhatbuf_r>
 800f39c:	9f00      	ldr	r7, [sp, #0]
 800f39e:	4605      	mov	r5, r0
 800f3a0:	4639      	mov	r1, r7
 800f3a2:	4630      	mov	r0, r6
 800f3a4:	f7fd fc26 	bl	800cbf4 <_malloc_r>
 800f3a8:	b948      	cbnz	r0, 800f3be <__smakebuf_r+0x46>
 800f3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3ae:	059a      	lsls	r2, r3, #22
 800f3b0:	d4ee      	bmi.n	800f390 <__smakebuf_r+0x18>
 800f3b2:	f023 0303 	bic.w	r3, r3, #3
 800f3b6:	f043 0302 	orr.w	r3, r3, #2
 800f3ba:	81a3      	strh	r3, [r4, #12]
 800f3bc:	e7e2      	b.n	800f384 <__smakebuf_r+0xc>
 800f3be:	89a3      	ldrh	r3, [r4, #12]
 800f3c0:	6020      	str	r0, [r4, #0]
 800f3c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3c6:	81a3      	strh	r3, [r4, #12]
 800f3c8:	9b01      	ldr	r3, [sp, #4]
 800f3ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f3ce:	b15b      	cbz	r3, 800f3e8 <__smakebuf_r+0x70>
 800f3d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3d4:	4630      	mov	r0, r6
 800f3d6:	f000 f851 	bl	800f47c <_isatty_r>
 800f3da:	b128      	cbz	r0, 800f3e8 <__smakebuf_r+0x70>
 800f3dc:	89a3      	ldrh	r3, [r4, #12]
 800f3de:	f023 0303 	bic.w	r3, r3, #3
 800f3e2:	f043 0301 	orr.w	r3, r3, #1
 800f3e6:	81a3      	strh	r3, [r4, #12]
 800f3e8:	89a3      	ldrh	r3, [r4, #12]
 800f3ea:	431d      	orrs	r5, r3
 800f3ec:	81a5      	strh	r5, [r4, #12]
 800f3ee:	e7cf      	b.n	800f390 <__smakebuf_r+0x18>

0800f3f0 <_putc_r>:
 800f3f0:	b570      	push	{r4, r5, r6, lr}
 800f3f2:	460d      	mov	r5, r1
 800f3f4:	4614      	mov	r4, r2
 800f3f6:	4606      	mov	r6, r0
 800f3f8:	b118      	cbz	r0, 800f402 <_putc_r+0x12>
 800f3fa:	6a03      	ldr	r3, [r0, #32]
 800f3fc:	b90b      	cbnz	r3, 800f402 <_putc_r+0x12>
 800f3fe:	f7fe f967 	bl	800d6d0 <__sinit>
 800f402:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f404:	07d8      	lsls	r0, r3, #31
 800f406:	d405      	bmi.n	800f414 <_putc_r+0x24>
 800f408:	89a3      	ldrh	r3, [r4, #12]
 800f40a:	0599      	lsls	r1, r3, #22
 800f40c:	d402      	bmi.n	800f414 <_putc_r+0x24>
 800f40e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f410:	f7fe fb71 	bl	800daf6 <__retarget_lock_acquire_recursive>
 800f414:	68a3      	ldr	r3, [r4, #8]
 800f416:	3b01      	subs	r3, #1
 800f418:	2b00      	cmp	r3, #0
 800f41a:	60a3      	str	r3, [r4, #8]
 800f41c:	da05      	bge.n	800f42a <_putc_r+0x3a>
 800f41e:	69a2      	ldr	r2, [r4, #24]
 800f420:	4293      	cmp	r3, r2
 800f422:	db12      	blt.n	800f44a <_putc_r+0x5a>
 800f424:	b2eb      	uxtb	r3, r5
 800f426:	2b0a      	cmp	r3, #10
 800f428:	d00f      	beq.n	800f44a <_putc_r+0x5a>
 800f42a:	6823      	ldr	r3, [r4, #0]
 800f42c:	1c5a      	adds	r2, r3, #1
 800f42e:	6022      	str	r2, [r4, #0]
 800f430:	701d      	strb	r5, [r3, #0]
 800f432:	b2ed      	uxtb	r5, r5
 800f434:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f436:	07da      	lsls	r2, r3, #31
 800f438:	d405      	bmi.n	800f446 <_putc_r+0x56>
 800f43a:	89a3      	ldrh	r3, [r4, #12]
 800f43c:	059b      	lsls	r3, r3, #22
 800f43e:	d402      	bmi.n	800f446 <_putc_r+0x56>
 800f440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f442:	f7fe fb59 	bl	800daf8 <__retarget_lock_release_recursive>
 800f446:	4628      	mov	r0, r5
 800f448:	bd70      	pop	{r4, r5, r6, pc}
 800f44a:	4629      	mov	r1, r5
 800f44c:	4622      	mov	r2, r4
 800f44e:	4630      	mov	r0, r6
 800f450:	f7fe fa2f 	bl	800d8b2 <__swbuf_r>
 800f454:	4605      	mov	r5, r0
 800f456:	e7ed      	b.n	800f434 <_putc_r+0x44>

0800f458 <_fstat_r>:
 800f458:	b538      	push	{r3, r4, r5, lr}
 800f45a:	4d07      	ldr	r5, [pc, #28]	@ (800f478 <_fstat_r+0x20>)
 800f45c:	2300      	movs	r3, #0
 800f45e:	4604      	mov	r4, r0
 800f460:	4608      	mov	r0, r1
 800f462:	4611      	mov	r1, r2
 800f464:	602b      	str	r3, [r5, #0]
 800f466:	f7f4 fd01 	bl	8003e6c <_fstat>
 800f46a:	1c43      	adds	r3, r0, #1
 800f46c:	d102      	bne.n	800f474 <_fstat_r+0x1c>
 800f46e:	682b      	ldr	r3, [r5, #0]
 800f470:	b103      	cbz	r3, 800f474 <_fstat_r+0x1c>
 800f472:	6023      	str	r3, [r4, #0]
 800f474:	bd38      	pop	{r3, r4, r5, pc}
 800f476:	bf00      	nop
 800f478:	200023d4 	.word	0x200023d4

0800f47c <_isatty_r>:
 800f47c:	b538      	push	{r3, r4, r5, lr}
 800f47e:	4d06      	ldr	r5, [pc, #24]	@ (800f498 <_isatty_r+0x1c>)
 800f480:	2300      	movs	r3, #0
 800f482:	4604      	mov	r4, r0
 800f484:	4608      	mov	r0, r1
 800f486:	602b      	str	r3, [r5, #0]
 800f488:	f7f4 fd00 	bl	8003e8c <_isatty>
 800f48c:	1c43      	adds	r3, r0, #1
 800f48e:	d102      	bne.n	800f496 <_isatty_r+0x1a>
 800f490:	682b      	ldr	r3, [r5, #0]
 800f492:	b103      	cbz	r3, 800f496 <_isatty_r+0x1a>
 800f494:	6023      	str	r3, [r4, #0]
 800f496:	bd38      	pop	{r3, r4, r5, pc}
 800f498:	200023d4 	.word	0x200023d4

0800f49c <__assert_func>:
 800f49c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f49e:	4614      	mov	r4, r2
 800f4a0:	461a      	mov	r2, r3
 800f4a2:	4b09      	ldr	r3, [pc, #36]	@ (800f4c8 <__assert_func+0x2c>)
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	68d8      	ldr	r0, [r3, #12]
 800f4aa:	b14c      	cbz	r4, 800f4c0 <__assert_func+0x24>
 800f4ac:	4b07      	ldr	r3, [pc, #28]	@ (800f4cc <__assert_func+0x30>)
 800f4ae:	9100      	str	r1, [sp, #0]
 800f4b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f4b4:	4906      	ldr	r1, [pc, #24]	@ (800f4d0 <__assert_func+0x34>)
 800f4b6:	462b      	mov	r3, r5
 800f4b8:	f000 f842 	bl	800f540 <fiprintf>
 800f4bc:	f000 f852 	bl	800f564 <abort>
 800f4c0:	4b04      	ldr	r3, [pc, #16]	@ (800f4d4 <__assert_func+0x38>)
 800f4c2:	461c      	mov	r4, r3
 800f4c4:	e7f3      	b.n	800f4ae <__assert_func+0x12>
 800f4c6:	bf00      	nop
 800f4c8:	20000128 	.word	0x20000128
 800f4cc:	0800fb95 	.word	0x0800fb95
 800f4d0:	0800fba2 	.word	0x0800fba2
 800f4d4:	0800fbd0 	.word	0x0800fbd0

0800f4d8 <_calloc_r>:
 800f4d8:	b570      	push	{r4, r5, r6, lr}
 800f4da:	fba1 5402 	umull	r5, r4, r1, r2
 800f4de:	b934      	cbnz	r4, 800f4ee <_calloc_r+0x16>
 800f4e0:	4629      	mov	r1, r5
 800f4e2:	f7fd fb87 	bl	800cbf4 <_malloc_r>
 800f4e6:	4606      	mov	r6, r0
 800f4e8:	b928      	cbnz	r0, 800f4f6 <_calloc_r+0x1e>
 800f4ea:	4630      	mov	r0, r6
 800f4ec:	bd70      	pop	{r4, r5, r6, pc}
 800f4ee:	220c      	movs	r2, #12
 800f4f0:	6002      	str	r2, [r0, #0]
 800f4f2:	2600      	movs	r6, #0
 800f4f4:	e7f9      	b.n	800f4ea <_calloc_r+0x12>
 800f4f6:	462a      	mov	r2, r5
 800f4f8:	4621      	mov	r1, r4
 800f4fa:	f7fe fa6f 	bl	800d9dc <memset>
 800f4fe:	e7f4      	b.n	800f4ea <_calloc_r+0x12>

0800f500 <__ascii_mbtowc>:
 800f500:	b082      	sub	sp, #8
 800f502:	b901      	cbnz	r1, 800f506 <__ascii_mbtowc+0x6>
 800f504:	a901      	add	r1, sp, #4
 800f506:	b142      	cbz	r2, 800f51a <__ascii_mbtowc+0x1a>
 800f508:	b14b      	cbz	r3, 800f51e <__ascii_mbtowc+0x1e>
 800f50a:	7813      	ldrb	r3, [r2, #0]
 800f50c:	600b      	str	r3, [r1, #0]
 800f50e:	7812      	ldrb	r2, [r2, #0]
 800f510:	1e10      	subs	r0, r2, #0
 800f512:	bf18      	it	ne
 800f514:	2001      	movne	r0, #1
 800f516:	b002      	add	sp, #8
 800f518:	4770      	bx	lr
 800f51a:	4610      	mov	r0, r2
 800f51c:	e7fb      	b.n	800f516 <__ascii_mbtowc+0x16>
 800f51e:	f06f 0001 	mvn.w	r0, #1
 800f522:	e7f8      	b.n	800f516 <__ascii_mbtowc+0x16>

0800f524 <__ascii_wctomb>:
 800f524:	4603      	mov	r3, r0
 800f526:	4608      	mov	r0, r1
 800f528:	b141      	cbz	r1, 800f53c <__ascii_wctomb+0x18>
 800f52a:	2aff      	cmp	r2, #255	@ 0xff
 800f52c:	d904      	bls.n	800f538 <__ascii_wctomb+0x14>
 800f52e:	228a      	movs	r2, #138	@ 0x8a
 800f530:	601a      	str	r2, [r3, #0]
 800f532:	f04f 30ff 	mov.w	r0, #4294967295
 800f536:	4770      	bx	lr
 800f538:	700a      	strb	r2, [r1, #0]
 800f53a:	2001      	movs	r0, #1
 800f53c:	4770      	bx	lr
	...

0800f540 <fiprintf>:
 800f540:	b40e      	push	{r1, r2, r3}
 800f542:	b503      	push	{r0, r1, lr}
 800f544:	4601      	mov	r1, r0
 800f546:	ab03      	add	r3, sp, #12
 800f548:	4805      	ldr	r0, [pc, #20]	@ (800f560 <fiprintf+0x20>)
 800f54a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f54e:	6800      	ldr	r0, [r0, #0]
 800f550:	9301      	str	r3, [sp, #4]
 800f552:	f7ff fd27 	bl	800efa4 <_vfiprintf_r>
 800f556:	b002      	add	sp, #8
 800f558:	f85d eb04 	ldr.w	lr, [sp], #4
 800f55c:	b003      	add	sp, #12
 800f55e:	4770      	bx	lr
 800f560:	20000128 	.word	0x20000128

0800f564 <abort>:
 800f564:	b508      	push	{r3, lr}
 800f566:	2006      	movs	r0, #6
 800f568:	f000 f82c 	bl	800f5c4 <raise>
 800f56c:	2001      	movs	r0, #1
 800f56e:	f7f4 fc49 	bl	8003e04 <_exit>

0800f572 <_raise_r>:
 800f572:	291f      	cmp	r1, #31
 800f574:	b538      	push	{r3, r4, r5, lr}
 800f576:	4605      	mov	r5, r0
 800f578:	460c      	mov	r4, r1
 800f57a:	d904      	bls.n	800f586 <_raise_r+0x14>
 800f57c:	2316      	movs	r3, #22
 800f57e:	6003      	str	r3, [r0, #0]
 800f580:	f04f 30ff 	mov.w	r0, #4294967295
 800f584:	bd38      	pop	{r3, r4, r5, pc}
 800f586:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f588:	b112      	cbz	r2, 800f590 <_raise_r+0x1e>
 800f58a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f58e:	b94b      	cbnz	r3, 800f5a4 <_raise_r+0x32>
 800f590:	4628      	mov	r0, r5
 800f592:	f000 f831 	bl	800f5f8 <_getpid_r>
 800f596:	4622      	mov	r2, r4
 800f598:	4601      	mov	r1, r0
 800f59a:	4628      	mov	r0, r5
 800f59c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5a0:	f000 b818 	b.w	800f5d4 <_kill_r>
 800f5a4:	2b01      	cmp	r3, #1
 800f5a6:	d00a      	beq.n	800f5be <_raise_r+0x4c>
 800f5a8:	1c59      	adds	r1, r3, #1
 800f5aa:	d103      	bne.n	800f5b4 <_raise_r+0x42>
 800f5ac:	2316      	movs	r3, #22
 800f5ae:	6003      	str	r3, [r0, #0]
 800f5b0:	2001      	movs	r0, #1
 800f5b2:	e7e7      	b.n	800f584 <_raise_r+0x12>
 800f5b4:	2100      	movs	r1, #0
 800f5b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f5ba:	4620      	mov	r0, r4
 800f5bc:	4798      	blx	r3
 800f5be:	2000      	movs	r0, #0
 800f5c0:	e7e0      	b.n	800f584 <_raise_r+0x12>
	...

0800f5c4 <raise>:
 800f5c4:	4b02      	ldr	r3, [pc, #8]	@ (800f5d0 <raise+0xc>)
 800f5c6:	4601      	mov	r1, r0
 800f5c8:	6818      	ldr	r0, [r3, #0]
 800f5ca:	f7ff bfd2 	b.w	800f572 <_raise_r>
 800f5ce:	bf00      	nop
 800f5d0:	20000128 	.word	0x20000128

0800f5d4 <_kill_r>:
 800f5d4:	b538      	push	{r3, r4, r5, lr}
 800f5d6:	4d07      	ldr	r5, [pc, #28]	@ (800f5f4 <_kill_r+0x20>)
 800f5d8:	2300      	movs	r3, #0
 800f5da:	4604      	mov	r4, r0
 800f5dc:	4608      	mov	r0, r1
 800f5de:	4611      	mov	r1, r2
 800f5e0:	602b      	str	r3, [r5, #0]
 800f5e2:	f7f4 fbff 	bl	8003de4 <_kill>
 800f5e6:	1c43      	adds	r3, r0, #1
 800f5e8:	d102      	bne.n	800f5f0 <_kill_r+0x1c>
 800f5ea:	682b      	ldr	r3, [r5, #0]
 800f5ec:	b103      	cbz	r3, 800f5f0 <_kill_r+0x1c>
 800f5ee:	6023      	str	r3, [r4, #0]
 800f5f0:	bd38      	pop	{r3, r4, r5, pc}
 800f5f2:	bf00      	nop
 800f5f4:	200023d4 	.word	0x200023d4

0800f5f8 <_getpid_r>:
 800f5f8:	f7f4 bbec 	b.w	8003dd4 <_getpid>

0800f5fc <_init>:
 800f5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5fe:	bf00      	nop
 800f600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f602:	bc08      	pop	{r3}
 800f604:	469e      	mov	lr, r3
 800f606:	4770      	bx	lr

0800f608 <_fini>:
 800f608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f60a:	bf00      	nop
 800f60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f60e:	bc08      	pop	{r3}
 800f610:	469e      	mov	lr, r3
 800f612:	4770      	bx	lr
