var pipelineJSON={"289964384":{"nodes":[{"name":"Exit", "id":290228928, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":312698848, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}, {"name":"shift_reg", "id":312716080, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312718864, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "type":"inst"}, {"name":"ST", "id":312722032, "subtype":"load/store", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "type":"inst"}, {"name":"+", "id":312726336, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}, {"name":"Entry", "id":313682368, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":312698848, "to":290228928, "details":[{"type":"table", "Width":"4"}]}, {"from":312698848, "to":312722032, "details":[{"type":"table", "Width":"4"}]}, {"from":312698848, "to":312716080, "details":[{"type":"table", "Width":"4"}]}, {"from":312716080, "to":312718864, "details":[{"type":"table", "Width":"32"}]}, {"from":312716080, "to":312726336, "details":[{"type":"table", "Width":"32"}]}, {"from":312718864, "to":312722032, "details":[{"type":"table", "Width":"64"}]}, {"from":312726336, "to":312716080, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"shift_reg", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":313682368, "to":290228928, "details":[{"type":"table", "Width":"16"}]}, {"from":313682368, "to":312698848, "details":[{"type":"table", "Width":"16"}]}, {"from":313682368, "to":312716080, "details":[{"type":"table", "Width":"16"}]}, {"from":313682368, "to":312716080, "details":[{"type":"table", "Width":"16"}]}]}, "290503360":{"nodes":[{"name":"Entry", "id":312749984, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":312753536, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Dest", "id":312759472, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Xor", "id":312762112, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Global variable", "id":312762464, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"arr", "id":312765248, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arr\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":312768096, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"FFwd Dest", "id":312770256, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Loop Orch", "id":312773776, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":312780960, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Exit", "id":312935312, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":312749984, "to":312762464, "details":[{"type":"table", "Width":"16"}]}, {"from":312749984, "to":312773776, "details":[{"type":"table", "Width":"16"}]}, {"from":312749984, "to":312762464, "details":[{"type":"table", "Width":"16"}]}, {"from":312749984, "to":312935312, "details":[{"type":"table", "Width":"16"}]}, {"from":312753536, "to":312773776, "details":[{"type":"table", "Width":"33"}]}, {"from":312753536, "to":312762464, "details":[{"type":"table", "Width":"33"}]}, {"from":312753536, "to":312935312, "details":[{"type":"table", "Width":"33"}]}, {"from":312759472, "to":312762112, "details":[{"type":"table", "Width":"1"}]}, {"from":312762112, "to":312935312, "details":[{"type":"table", "Width":"1"}]}, {"from":312762464, "to":312768096, "details":[{"type":"table", "Width":"32"}]}, {"from":312762464, "to":312780960, "details":[{"type":"table", "Width":"32"}]}, {"from":312765248, "to":312768096, "details":[{"type":"table", "Width":"64"}]}, {"from":312768096, "to":312935312, "details":[{"type":"table", "Width":"64"}]}, {"from":312770256, "to":312773776, "details":[{"type":"table", "Width":"1"}]}, {"from":312770256, "to":312762464, "details":[{"type":"table", "Width":"1"}]}, {"from":312770256, "to":312935312, "details":[{"type":"table", "Width":"1"}]}, {"from":312773776, "to":312935312, "details":[{"type":"table", "Width":"1"}]}, {"from":312780960, "to":312762464, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}]}, "290885024":{"nodes":[{"name":"Entry", "id":312793872, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":312795632, "subtype":"load/store", "start":"9.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"9", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"f64 +", "id":312801536, "subtype":"default", "start":"14.00", "end":"24.00", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"14", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"ST", "id":312802240, "subtype":"load/store", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"Exit", "id":313695040, "subtype":"exit", "start":"25.00", "end":"28.00", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":312793872, "to":312795632, "details":[{"type":"table", "Width":"192"}]}, {"from":312793872, "to":312801536, "details":[{"type":"table", "Width":"192"}]}, {"from":312793872, "to":312802240, "details":[{"type":"table", "Width":"192"}]}, {"from":312795632, "to":312801536, "details":[{"type":"table", "Width":"64"}]}, {"from":312801536, "to":312802240, "details":[{"type":"table", "Width":"64"}]}]}, "291219536":{"nodes":[{"name":"Entry", "id":312810736, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":312816048, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "type":"inst"}, {"name":"shift_reg", "id":312831616, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "type":"inst"}, {"name":"+", "id":312834048, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312837472, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"shift_reg", "id":312840112, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Or", "id":312846624, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":312852960, "subtype":"load/store", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312861072, "subtype":"default", "start":"2.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"6"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"ST", "id":312864064, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"FFwd Dest", "id":312875584, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Exit", "id":313515008, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":312810736, "to":312816048, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":312831616, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":312831616, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":312840112, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":312840112, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":312852960, "details":[{"type":"table", "Width":"48"}]}, {"from":312810736, "to":313515008, "details":[{"type":"table", "Width":"48"}]}, {"from":312816048, "to":312816048, "details":[{"type":"table", "Width":"1"}]}, {"from":312816048, "to":312831616, "details":[{"type":"table", "Width":"1"}]}, {"from":312816048, "to":312840112, "details":[{"type":"table", "Width":"1"}]}, {"from":312816048, "to":312846624, "details":[{"type":"table", "Width":"1"}]}, {"from":312816048, "to":312852960, "details":[{"type":"table", "Width":"1"}]}, {"from":312816048, "to":313515008, "details":[{"type":"table", "Width":"1"}]}, {"from":312831616, "to":312834048, "details":[{"type":"table", "Width":"32"}]}, {"from":312831616, "to":312861072, "details":[{"type":"table", "Width":"32"}]}, {"from":312834048, "to":312831616, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"shift_reg", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}]}, {"from":312834048, "to":312837472, "details":[{"type":"table", "Width":"32"}]}, {"from":312837472, "to":312852960, "details":[{"type":"table", "Width":"64"}]}, {"from":312840112, "to":312840112, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"shift_reg", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":312840112, "to":312846624, "details":[{"type":"table", "Width":"1"}]}, {"from":312846624, "to":312852960, "details":[{"type":"table", "Width":"1"}]}, {"from":312846624, "to":312864064, "details":[{"type":"table", "Width":"1"}]}, {"from":312852960, "to":312864064, "details":[{"type":"table", "Width":"64"}]}, {"from":312852960, "to":313515008, "details":[{"type":"table", "Width":"64"}]}, {"from":312861072, "to":312864064, "details":[{"type":"table", "Width":"64"}]}, {"from":312864064, "to":313515008, "details":[{"type":"table", "Width":"1"}]}, {"from":312875584, "to":312816048, "details":[{"type":"table", "Width":"1"}]}, {"from":312875584, "to":312831616, "details":[{"type":"table", "Width":"1"}]}, {"from":312875584, "to":312840112, "details":[{"type":"table", "Width":"1"}]}, {"from":312875584, "to":312852960, "details":[{"type":"table", "Width":"1"}]}, {"from":312875584, "to":313515008, "details":[{"type":"table", "Width":"1"}]}]}, "292151568":{"nodes":[{"name":"Exit", "id":312695648, "subtype":"exit", "start":"25.00", "end":"28.00", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":312909264, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":312909968, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"Xor", "id":312913168, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"shift_reg", "id":312928304, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312931088, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"LD", "id":312965952, "subtype":"load/store", "start":"10.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"10", "Latency":"5", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"\'temp_sum,temp_sum\'", "id":312970880, "subtype":"pop", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'temp_sum,temp_sum\'", "Start Cycle":"15", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":31}]], "type":"inst"}, {"name":"f64 +", "id":312974048, "subtype":"default", "start":"15.00", "end":"25.00", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"15", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":312977328, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"FFwd Src", "id":312994944, "subtype":"ffwdSource", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}], "links":[{"from":312909264, "to":312695648, "details":[{"type":"table", "Width":"16"}]}, {"from":312909264, "to":312909968, "details":[{"type":"table", "Width":"16"}]}, {"from":312909264, "to":312928304, "details":[{"type":"table", "Width":"16"}]}, {"from":312909264, "to":312970880, "details":[{"type":"table", "Width":"16"}]}, {"from":312909264, "to":312970880, "details":[{"type":"table", "Width":"16"}]}, {"from":312909264, "to":312928304, "details":[{"type":"table", "Width":"16"}]}, {"from":312909968, "to":312695648, "details":[{"type":"table", "Width":"4"}]}, {"from":312909968, "to":312913168, "details":[{"type":"table", "Width":"4"}]}, {"from":312909968, "to":312970880, "details":[{"type":"table", "Width":"4"}]}, {"from":312909968, "to":312928304, "details":[{"type":"table", "Width":"4"}]}, {"from":312913168, "to":312909968, "details":[{"type":"table", "Width":"1"}]}, {"from":312913168, "to":312965952, "details":[{"type":"table", "Width":"1"}]}, {"from":312913168, "to":312994944, "details":[{"type":"table", "Width":"1"}]}, {"from":312928304, "to":312931088, "details":[{"type":"table", "Width":"32"}]}, {"from":312928304, "to":312977328, "details":[{"type":"table", "Width":"32"}]}, {"from":312931088, "to":312965952, "details":[{"type":"table", "Width":"64"}]}, {"from":312965952, "to":312974048, "details":[{"type":"table", "Width":"64"}]}, {"from":312970880, "to":312974048, "details":[{"type":"table", "Width":"64"}]}, {"from":312974048, "to":312970880, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'temp_sum,temp_sum\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"25", "Latency":"0", "Subnormal Support":"On"}]}, {"from":312974048, "to":312994944, "details":[{"type":"table", "Width":"64"}]}, {"from":312977328, "to":312928304, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"shift_reg", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"10", "Latency":"0"}]}]}};
var treeJSON={"nodes":[{"name":"double_add_2", "id":286750264, "type":"kernel", "children":[{"name":"double_add_2.B4", "id":286277856, "type":"bb", "children":[{"name":"Cluster 1", "id":290503360, "type":"cluster"}, {"name":"Cluster 2", "id":290885024, "type":"cluster"}]}, {"name":"double_add_2.B5", "id":286277936, "type":"bb"}, {"name":"double_add_2.B6", "id":286278016, "type":"bb", "children":[{"name":"Cluster 3", "id":291219536, "type":"cluster"}]}, {"name":"double_add_2.B7", "id":286278096, "type":"bb"}, {"name":"double_add_2.B8", "id":286278176, "type":"bb", "children":[{"name":"Cluster 4", "id":292151568, "type":"cluster"}]}, {"name":"double_add_2.B3", "id":286277776, "type":"bb"}, {"name":"double_add_2.B1", "id":286778960, "type":"bb"}, {"name":"double_add_2.B2", "id":286779040, "type":"bb", "children":[{"name":"Cluster 0", "id":289964384, "type":"cluster"}]}, {"name":"double_add_2.B0", "id":286778880, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"double_add_2", "id":286750264, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"shift_reg", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"7"}]}], "Requested size":"104 bytes", "Implemented size":"128 bytes = (16 words per bank) x (8 bytes per word)", "Memory Usage":"4 MLABs", "Number of banks":"1", "Bank width (word size)":"8 bytes", "Bank depth":"16 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'shift_reg\' occupies memory words [0-12] and has 1 array element per memory word.</br>  Memory words [13-15] are unused padding."}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":7}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"8 bytes", "Bank depth":"16 words", "Implemented bank size":"128 bytes = (16 words) x (8 bytes per word)", "Number of active ports":"4", "Number of read ports":"2", "Number of write ports":"2", "Additional information":"In each private copy:</br>  Variable \'shift_reg\' occupies memory words [0-12] and has 1 array element per memory word.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":7}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "padding":"3", "depth":"16", "details":[{"type":"table", "Implemented size":"128 bytes = (16 words) x (8 bytes per word)", "Memory Usage":"4 MLABs", "Number of physical ports":"4", "Number of read ports":"2", "Number of write ports":"2", "Additional information":"In each private copy:</br>  Variable \'shift_reg\' occupies memory words [0-12] and has 1 array element per memory word.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":7}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"R", "id":7, "type":"port"}, {"name":"W", "id":8, "type":"port"}, {"name":"W", "id":10, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"16 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'shift_reg\' occupies memory words [0-12] and has 1 array element per memory word.</br>  Memory words [13-15] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":286896296, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"shift_reg", "Start cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"Load", "id":286910408, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"shift_reg", "Start cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Load", "id":286927032, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"shift_reg", "Start cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"Store", "id":286875400, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"shift_reg", "Start cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "type":"inst"}, {"name":"Store", "id":286897352, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"shift_reg", "Start cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"Store", "id":286911880, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"shift_reg", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"SHARE", "id":6, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":9, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":5, "to":6}, {"from":6, "to":286896296}, {"from":6, "to":286927032}, {"from":7, "to":286910408}, {"from":9, "to":8}, {"from":286875400, "to":9}, {"from":286897352, "to":9}, {"from":286911880, "to":10}]};
var systemJSON={};
var blockJSON={"286277776":{"nodes":[], "links":[]}, "286277856":{"nodes":[{"name":"Cluster 1", "id":290503360, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_double_add_2s_c0_enter555_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":290509888, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":290742912, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":290885024, "start":"8.00", "end":"28.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_double_add_2s_c1_enter_double_add_26", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"20"}], "type":"cluster", "children":[{"name":"Logic", "id":290891664, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"17"}], "type":"inst"}, {"name":"Exit", "id":291001696, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"shift_reg", "id":297072544, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"LD", "id":297283232, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"Loop Orch", "id":313446432, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}], "links":[{"from":290509888, "to":290742912}, {"from":290891664, "to":291001696}, {"from":297072544, "to":290891664, "details":[{"type":"table", "Width":"1"}]}, {"from":290742912, "to":297072544, "details":[{"type":"table", "Width":"192"}]}, {"from":297283232, "to":290891664, "details":[{"type":"table", "Width":"64"}]}, {"from":290742912, "to":297283232, "details":[{"type":"table", "Width":"192"}]}, {"from":313446432, "to":290509888, "details":[{"type":"table", "Width":"1"}]}]}, "286277936":{"nodes":[{"name":"Input", "id":296759936, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"double_add_2.B6"}], "type":"inst"}, {"name":"Feedback", "id":296764864, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"shift_reg", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}], "links":[]}, "286278016":{"nodes":[{"name":"Cluster 3", "id":291219536, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_double_add_2s_c0_enter637_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":291226176, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":291879664, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":296746464, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"double_add_2.B6, double_add_2.B4"}], "type":"inst"}], "links":[{"from":291226176, "to":291879664}, {"from":296746464, "to":291226176, "details":[{"type":"table", "Width":"1"}]}, {"from":296746464, "to":291226176, "details":[{"type":"table", "Width":"1"}]}, {"from":296746464, "to":291226176, "details":[{"type":"table", "Width":"1"}]}, {"from":296746464, "to":291226176, "details":[{"type":"table", "Width":"1"}]}, {"from":296746464, "to":291226176, "details":[{"type":"table", "Width":"1"}]}]}, "286278096":{"nodes":[{"name":"FFwd Dest", "id":290330688, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"result", "id":291353792, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'result\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":294855952, "start":"2.00", "end":"3.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":40}]], "type":"inst"}, {"name":"ST", "id":313691824, "start":"1.00", "end":"2.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "type":"inst"}], "links":[{"from":290330688, "to":313691824, "details":[{"type":"table", "Width":"64"}]}, {"from":291353792, "to":313691824, "details":[{"type":"table", "Width":"64"}]}, {"from":313691824, "to":294855952, "details":[{"type":"table", "Width":"1"}]}]}, "286278176":{"nodes":[{"name":"Cluster 4", "id":292151568, "start":"1.00", "end":"28.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body29_double_add_2s_c0_enter774_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"27"}], "type":"cluster", "children":[{"name":"Logic", "id":292157952, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"24"}], "type":"inst"}, {"name":"Exit", "id":292587952, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":297081568, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}], "links":[{"from":292157952, "to":292587952}, {"from":297081568, "to":292157952, "details":[{"type":"table", "Width":"1"}]}]}, "286778880":{"nodes":[{"name":"?", "id":297079536, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "286778960":{"nodes":[{"name":"+", "id":290082240, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Compare", "id":293524560, "start":"0.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Select", "id":295848880, "start":"1.00", "end":"1.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Compare", "id":296738864, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"N", "id":297040320, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":297075040, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"N", "id":297080928, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":297291504, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Src", "id":297299744, "start":"0.00", "end":"0.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"N", "id":313996592, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}], "links":[{"from":290082240, "to":297075040, "details":[{"type":"table", "Width":"32"}]}, {"from":293524560, "to":295848880, "details":[{"type":"table", "Width":"1"}]}, {"from":295848880, "to":290082240, "details":[{"type":"table", "Width":"32"}]}, {"from":296738864, "to":297299744, "details":[{"type":"table", "Width":"1"}]}, {"from":297040320, "to":295848880, "details":[{"type":"table", "Width":"32"}]}, {"from":297075040, "to":297291504, "details":[{"type":"table", "Width":"33"}]}, {"from":297080928, "to":296738864, "details":[{"type":"table", "Width":"32"}]}, {"from":313996592, "to":293524560, "details":[{"type":"table", "Width":"32"}]}]}, "286779040":{"nodes":[{"name":"Cluster 0", "id":289964384, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_double_add_2s_c0_enter6_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":289970880, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":290377728, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":313687504, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}], "links":[{"from":289970880, "to":290377728}, {"from":313687504, "to":289970880, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"286750264":{"nodes":[{"name":"double_add_2.B0", "id":286778880, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":297079536, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"double_add_2.B2", "id":286779040, "start":"2", "end":"8", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":289964384, "start":"3", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_double_add_2s_c0_enter6_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"shift_reg", "id":312716080, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}, {"name":"+", "id":312726336, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":10}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312718864, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "type":"inst"}, {"name":"ST", "id":312722032, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":12}]], "type":"inst"}, {"name":"Exit", "id":290228928, "start":"5", "end":"8", "details":[{"type":"table", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"double_add_2.B1", "id":286778960, "start":"8", "end":"9", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"N", "id":313996592, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":293524560, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"N", "id":297080928, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":296738864, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Src", "id":297299744, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"N", "id":297040320, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":295848880, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":290082240, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":297075040, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Src", "id":297291504, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}]}, {"name":"double_add_2.B4", "id":286277856, "start":"9", "end":"37", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":290503360, "start":"10", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body5_double_add_2s_c0_enter555_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":312762464, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":312780960, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Dest", "id":312753536, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"FFwd Dest", "id":312759472, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Xor", "id":312762112, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"arr", "id":312765248, "start":"9", "end":"11", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arr\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":312768096, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"FFwd Dest", "id":312770256, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Exit", "id":312935312, "start":"11", "end":"14", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":297283232, "start":"14", "end":"17", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"shift_reg", "id":297072544, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Cluster 2", "id":290885024, "start":"17", "end":"37", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body5_double_add_2s_c1_enter_double_add_26", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"20"}], "type":"cluster", "children":[{"name":"LD", "id":312795632, "start":"18", "end":"23", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"9", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"f64 +", "id":312801536, "start":"23", "end":"33", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"14", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"ST", "id":312802240, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}, {"name":"Exit", "id":313695040, "start":"34", "end":"37", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"double_add_2.B6", "id":286278016, "start":"37", "end":"49", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":291219536, "start":"38", "end":"49", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_double_add_2s_c0_enter637_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"shift_reg", "id":312840112, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"shift_reg", "id":312831616, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312861072, "start":"39", "end":"45", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"6"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"+", "id":312834048, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312837472, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"FFwd Dest", "id":312875584, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"Or", "id":312846624, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":16}]], "type":"inst"}, {"name":"LD", "id":312852960, "start":"40", "end":"45", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"3", "Latency":"5", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"ST", "id":312864064, "start":"45", "end":"46", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"Exit", "id":313515008, "start":"46", "end":"49", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"double_add_2.B5", "id":286277936, "start":"49", "end":"50", "details":[{"type":"table"}], "type":"bb"}, {"name":"double_add_2.B3", "id":286277776, "start":"50", "end":"50", "details":[{"type":"table"}], "type":"bb"}, {"name":"double_add_2.B8", "id":286278176, "start":"50", "end":"78", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":292151568, "start":"51", "end":"78", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body29_double_add_2s_c0_enter774_double_add_21", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"27"}], "type":"cluster", "children":[{"name":"\'temp_sum,temp_sum\'", "id":312970880, "start":"65", "end":"65", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'temp_sum,temp_sum\'", "Start Cycle":"15", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":31}]], "type":"inst"}, {"name":"shift_reg", "id":312928304, "start":"60", "end":"60", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"shift_reg", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"+", "id":312977328, "start":"60", "end":"60", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312931088, "start":"60", "end":"60", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"Xor", "id":312913168, "start":"60", "end":"60", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":34}]], "type":"inst"}, {"name":"LD", "id":312965952, "start":"60", "end":"65", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"10", "Latency":"5", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"f64 +", "id":312974048, "start":"65", "end":"75", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"15", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"FFwd Src", "id":312994944, "start":"75", "end":"75", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"Exit", "id":312695648, "start":"75", "end":"78", "details":[{"type":"table", "Start Cycle":"25", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"double_add_2.B7", "id":286278096, "start":"78", "end":"81", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"result", "id":291353792, "start":"79", "end":"79", "details":[{"type":"table", "Instruction":"Input Synchronization for \'result\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":290330688, "start":"78", "end":"79", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"ST", "id":313691824, "start":"79", "end":"80", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "type":"inst"}]}], "links":[{"from":291353792, "to":313691824}, {"from":312913168, "to":312965952}, {"from":312913168, "to":312994944}, {"from":312931088, "to":312965952}, {"from":312965952, "to":312974048}, {"from":312970880, "to":312974048}, {"from":286278176, "to":286278096}, {"from":286277776, "to":286278176}, {"from":312864064, "to":313515008}, {"from":290330688, "to":313691824}, {"from":312837472, "to":312852960}, {"from":312831616, "to":312834048}, {"from":312831616, "to":312861072}, {"from":312875584, "to":312852960}, {"from":312875584, "to":313515008}, {"from":286278016, "to":286277936}, {"from":312852960, "to":312864064}, {"from":312852960, "to":313515008}, {"from":297040320, "to":295848880}, {"from":312753536, "to":312935312}, {"from":293524560, "to":295848880}, {"from":312861072, "to":312864064}, {"from":312928304, "to":312931088}, {"from":312928304, "to":312977328}, {"from":312765248, "to":312768096}, {"from":296738864, "to":297299744}, {"from":286779040, "to":286778960}, {"from":312718864, "to":312722032}, {"from":312716080, "to":312718864}, {"from":312716080, "to":312726336}, {"from":297283232, "to":290885024}, {"from":312974048, "to":312994944}, {"from":286778880, "to":286779040}, {"from":297075040, "to":297291504}, {"from":313996592, "to":293524560}, {"from":286277936, "to":286277856}, {"from":286277936, "to":286277776}, {"from":312846624, "to":312852960}, {"from":312846624, "to":312864064}, {"from":290503360, "to":290885024}, {"from":290503360, "to":297072544}, {"from":290503360, "to":297283232}, {"from":286778960, "to":286277856}, {"from":297072544, "to":290885024}, {"from":290082240, "to":297075040}, {"from":286277856, "to":286278016}, {"from":295848880, "to":290082240}, {"from":312762464, "to":312768096}, {"from":312762464, "to":312780960}, {"from":312801536, "to":312802240}, {"from":312834048, "to":312837472}, {"from":312759472, "to":312762112}, {"from":297080928, "to":296738864}, {"from":312762112, "to":312935312}, {"from":312768096, "to":312935312}, {"from":312770256, "to":312935312}, {"from":312840112, "to":312846624}, {"from":312795632, "to":312801536}]}};
var bottleneckJSON={"bottlenecks":[{"name":"shift_reg", "id":4294967295, "src":"297072544", "dst":"296764864", "concurrency":"1", "type":"Occupancy limiter", "brief":"Memory dependency", "loop":"double_add_2.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"shift_reg", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"7"}]}], "Dependency: ":"Memory dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: double_add_2.B6(%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"24"}]}]}], "nodes":[{"name":"shift_reg", "id":297072544, "start":"7.00", "parent":"double_add_2.B4", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}, {"name":"double_add_2.B6", "id":296752000, "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":24}]], "type":"loop"}, {"name":"Feedback", "id":296764864, "end":"1.00", "parent":"double_add_2.B5", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":26}]], "type":"inst"}], "links":[{"from":296752000, "to":296752000}, {"from":297072544, "to":296752000}, {"from":296752000, "to":296764864}, {"from":297072544, "to":296764864, "reverse":1}]}, {"name":"\'temp_sum,temp_sum\'", "id":4294967295, "src":"312970880", "dst":"312974400", "type":"fMAX/II", "brief":"Data dependency", "loop":"double_add_2.B8", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'temp_sum,temp_sum\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"120.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f64 +(%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":"36"}]}]}], "nodes":[{"name":"\'temp_sum,temp_sum\'", "id":312970880, "start":"15.00", "parent":"double_add_2.B8", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":31}]], "type":"inst"}, {"name":"f64 +", "id":312974048, "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}, {"name":"Feedback", "id":312974400, "end":"25.00", "parent":"double_add_2.B8", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":36}]], "type":"inst"}], "links":[{"from":312970880, "to":312974048}, {"from":312974048, "to":312974400}, {"from":312970880, "to":312974400, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":13, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":9, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":10, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"64 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":20}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":11, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":12, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1 cycle", "Width":"64 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl", "line":39}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":6}, {"from":12, "to":8}, {"from":2, "to":13}, {"from":13, "to":10, "reverse":1}]};
