<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>btcd.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/btcd.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/btcd.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='btcd.h.html'>btcd.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: btcd.h,v 1.2 2018/08/27 04:58:35 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2010 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * Authors: Alex Deucher</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/_BTCD_H_">_BTCD_H_</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/_BTCD_H_" data-ref="_M/_BTCD_H_">_BTCD_H_</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* pm registers */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x63c</u></td></tr>
<tr><th id="32">32</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="33">33</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="34">34</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="35">35</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="36">36</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2XSP" data-ref="_M/ENABLE_GEN2XSP">ENABLE_GEN2XSP</dfn>                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX" data-ref="_M/SW_SMIO_INDEX">SW_SMIO_INDEX</dfn>(x)                         ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_MASK" data-ref="_M/SW_SMIO_INDEX_MASK">SW_SMIO_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_SHIFT" data-ref="_M/SW_SMIO_INDEX_SHIFT">SW_SMIO_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="41">41</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_PAD_EN" data-ref="_M/BACKBIAS_PAD_EN">BACKBIAS_PAD_EN</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_VALUE" data-ref="_M/BACKBIAS_VALUE">BACKBIAS_VALUE</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="46">46</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/AC_DC_SW" data-ref="_M/AC_DC_SW">AC_DC_SW</dfn>                                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x66c</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_MASK" data-ref="_M/CURRENT_PROFILE_INDEX_MASK">CURRENT_PROFILE_INDEX_MASK</dfn>                 (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="51">51</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_PROFILE_INDEX_SHIFT" data-ref="_M/CURRENT_PROFILE_INDEX_SHIFT">CURRENT_PROFILE_INDEX_SHIFT</dfn>                4</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/CG_BIF_REQ_AND_RSP" data-ref="_M/CG_BIF_REQ_AND_RSP">CG_BIF_REQ_AND_RSP</dfn>				0x7f4</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ" data-ref="_M/CG_CLIENT_REQ">CG_CLIENT_REQ</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ_MASK" data-ref="_M/CG_CLIENT_REQ_MASK">CG_CLIENT_REQ_MASK</dfn>			(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ_SHIFT" data-ref="_M/CG_CLIENT_REQ_SHIFT">CG_CLIENT_REQ_SHIFT</dfn>			0</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP" data-ref="_M/CG_CLIENT_RESP">CG_CLIENT_RESP</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP_MASK" data-ref="_M/CG_CLIENT_RESP_MASK">CG_CLIENT_RESP_MASK</dfn>			(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP_SHIFT" data-ref="_M/CG_CLIENT_RESP_SHIFT">CG_CLIENT_RESP_SHIFT</dfn>			8</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ" data-ref="_M/CLIENT_CG_REQ">CLIENT_CG_REQ</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ_MASK" data-ref="_M/CLIENT_CG_REQ_MASK">CLIENT_CG_REQ_MASK</dfn>			(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ_SHIFT" data-ref="_M/CLIENT_CG_REQ_SHIFT">CLIENT_CG_REQ_SHIFT</dfn>			16</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP" data-ref="_M/CLIENT_CG_RESP">CLIENT_CG_RESP</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="64">64</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP_MASK" data-ref="_M/CLIENT_CG_RESP_MASK">CLIENT_CG_RESP_MASK</dfn>			(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="65">65</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP_SHIFT" data-ref="_M/CLIENT_CG_RESP_SHIFT">CLIENT_CG_RESP_SHIFT</dfn>			24</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SCLK_PSKIP_CNTL" data-ref="_M/SCLK_PSKIP_CNTL">SCLK_PSKIP_CNTL</dfn>					0x8c0</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/PSKIP_ON_ALLOW_STOP_HI" data-ref="_M/PSKIP_ON_ALLOW_STOP_HI">PSKIP_ON_ALLOW_STOP_HI</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/PSKIP_ON_ALLOW_STOP_HI_MASK" data-ref="_M/PSKIP_ON_ALLOW_STOP_HI_MASK">PSKIP_ON_ALLOW_STOP_HI_MASK</dfn>		(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/PSKIP_ON_ALLOW_STOP_HI_SHIFT" data-ref="_M/PSKIP_ON_ALLOW_STOP_HI_SHIFT">PSKIP_ON_ALLOW_STOP_HI_SHIFT</dfn>		16</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/CG_ULV_CONTROL" data-ref="_M/CG_ULV_CONTROL">CG_ULV_CONTROL</dfn>					0x8c8</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/CG_ULV_PARAMETER" data-ref="_M/CG_ULV_PARAMETER">CG_ULV_PARAMETER</dfn>				0x8cc</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING" data-ref="_M/MC_ARB_DRAM_TIMING">MC_ARB_DRAM_TIMING</dfn>				0x2774</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2" data-ref="_M/MC_ARB_DRAM_TIMING2">MC_ARB_DRAM_TIMING2</dfn>				0x2778</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RFSH_RATE" data-ref="_M/MC_ARB_RFSH_RATE">MC_ARB_RFSH_RATE</dfn>				0x27b0</u></td></tr>
<tr><th id="79">79</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0" data-ref="_M/POWERMODE0">POWERMODE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_MASK" data-ref="_M/POWERMODE0_MASK">POWERMODE0_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_SHIFT" data-ref="_M/POWERMODE0_SHIFT">POWERMODE0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1" data-ref="_M/POWERMODE1">POWERMODE1</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_MASK" data-ref="_M/POWERMODE1_MASK">POWERMODE1_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="84">84</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_SHIFT" data-ref="_M/POWERMODE1_SHIFT">POWERMODE1_SHIFT</dfn>			8</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2" data-ref="_M/POWERMODE2">POWERMODE2</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_MASK" data-ref="_M/POWERMODE2_MASK">POWERMODE2_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="87">87</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_SHIFT" data-ref="_M/POWERMODE2_SHIFT">POWERMODE2_SHIFT</dfn>			16</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3" data-ref="_M/POWERMODE3">POWERMODE3</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="89">89</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_MASK" data-ref="_M/POWERMODE3_MASK">POWERMODE3_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="90">90</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_SHIFT" data-ref="_M/POWERMODE3_SHIFT">POWERMODE3_SHIFT</dfn>			24</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MC_ARB_BURST_TIME" data-ref="_M/MC_ARB_BURST_TIME">MC_ARB_BURST_TIME</dfn>                               0x2808</u></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/STATE0" data-ref="_M/STATE0">STATE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/STATE0_MASK" data-ref="_M/STATE0_MASK">STATE0_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/STATE0_SHIFT" data-ref="_M/STATE0_SHIFT">STATE0_SHIFT</dfn>				0</u></td></tr>
<tr><th id="96">96</th><td><u>#define		<dfn class="macro" id="_M/STATE1" data-ref="_M/STATE1">STATE1</dfn>(x)				((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/STATE1_MASK" data-ref="_M/STATE1_MASK">STATE1_MASK</dfn>				(0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/STATE1_SHIFT" data-ref="_M/STATE1_SHIFT">STATE1_SHIFT</dfn>				5</u></td></tr>
<tr><th id="99">99</th><td><u>#define		<dfn class="macro" id="_M/STATE2" data-ref="_M/STATE2">STATE2</dfn>(x)				((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/STATE2_MASK" data-ref="_M/STATE2_MASK">STATE2_MASK</dfn>				(0x1f &lt;&lt; 10)</u></td></tr>
<tr><th id="101">101</th><td><u>#define		<dfn class="macro" id="_M/STATE2_SHIFT" data-ref="_M/STATE2_SHIFT">STATE2_SHIFT</dfn>				10</u></td></tr>
<tr><th id="102">102</th><td><u>#define		<dfn class="macro" id="_M/STATE3" data-ref="_M/STATE3">STATE3</dfn>(x)				((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/STATE3_MASK" data-ref="_M/STATE3_MASK">STATE3_MASK</dfn>				(0x1f &lt;&lt; 15)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/STATE3_SHIFT" data-ref="_M/STATE3_SHIFT">STATE3_SHIFT</dfn>				15</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING" data-ref="_M/MC_SEQ_RAS_TIMING">MC_SEQ_RAS_TIMING</dfn>                               0x28a0</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING" data-ref="_M/MC_SEQ_CAS_TIMING">MC_SEQ_CAS_TIMING</dfn>                               0x28a4</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING" data-ref="_M/MC_SEQ_MISC_TIMING">MC_SEQ_MISC_TIMING</dfn>                              0x28a8</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2" data-ref="_M/MC_SEQ_MISC_TIMING2">MC_SEQ_MISC_TIMING2</dfn>                             0x28ac</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0" data-ref="_M/MC_SEQ_RD_CTL_D0">MC_SEQ_RD_CTL_D0</dfn>                                0x28b4</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1" data-ref="_M/MC_SEQ_RD_CTL_D1">MC_SEQ_RD_CTL_D1</dfn>                                0x28b8</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0" data-ref="_M/MC_SEQ_WR_CTL_D0">MC_SEQ_WR_CTL_D0</dfn>                                0x28bc</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1" data-ref="_M/MC_SEQ_WR_CTL_D1">MC_SEQ_WR_CTL_D1</dfn>                                0x28c0</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_AUTO_CFG" data-ref="_M/MC_PMG_AUTO_CFG">MC_PMG_AUTO_CFG</dfn>                                 0x28d4</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_STATUS_M" data-ref="_M/MC_SEQ_STATUS_M">MC_SEQ_STATUS_M</dfn>                                 0x29f4</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/PMG_PWRSTATE" data-ref="_M/PMG_PWRSTATE">PMG_PWRSTATE</dfn>                             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC0" data-ref="_M/MC_SEQ_MISC0">MC_SEQ_MISC0</dfn>                                    0x2a00</u></td></tr>
<tr><th id="122">122</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_SHIFT" data-ref="_M/MC_SEQ_MISC0_GDDR5_SHIFT">MC_SEQ_MISC0_GDDR5_SHIFT</dfn>                28</u></td></tr>
<tr><th id="123">123</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_MASK" data-ref="_M/MC_SEQ_MISC0_GDDR5_MASK">MC_SEQ_MISC0_GDDR5_MASK</dfn>                 0xf0000000</u></td></tr>
<tr><th id="124">124</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_VALUE" data-ref="_M/MC_SEQ_MISC0_GDDR5_VALUE">MC_SEQ_MISC0_GDDR5_VALUE</dfn>                5</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC1" data-ref="_M/MC_SEQ_MISC1">MC_SEQ_MISC1</dfn>                                    0x2a04</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RESERVE_M" data-ref="_M/MC_SEQ_RESERVE_M">MC_SEQ_RESERVE_M</dfn>                                0x2a08</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_EMRS" data-ref="_M/MC_PMG_CMD_EMRS">MC_PMG_CMD_EMRS</dfn>                                 0x2a0c</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC3" data-ref="_M/MC_SEQ_MISC3">MC_SEQ_MISC3</dfn>                                    0x2a2c</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC5" data-ref="_M/MC_SEQ_MISC5">MC_SEQ_MISC5</dfn>                                    0x2a54</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC6" data-ref="_M/MC_SEQ_MISC6">MC_SEQ_MISC6</dfn>                                    0x2a58</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC7" data-ref="_M/MC_SEQ_MISC7">MC_SEQ_MISC7</dfn>                                    0x2a64</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CG" data-ref="_M/MC_SEQ_CG">MC_SEQ_CG</dfn>                                       0x2a68</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_REQ" data-ref="_M/CG_SEQ_REQ">CG_SEQ_REQ</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="138">138</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_REQ_MASK" data-ref="_M/CG_SEQ_REQ_MASK">CG_SEQ_REQ_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_REQ_SHIFT" data-ref="_M/CG_SEQ_REQ_SHIFT">CG_SEQ_REQ_SHIFT</dfn>			0</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_RESP" data-ref="_M/CG_SEQ_RESP">CG_SEQ_RESP</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="141">141</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_RESP_MASK" data-ref="_M/CG_SEQ_RESP_MASK">CG_SEQ_RESP_MASK</dfn>			(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="142">142</th><td><u>#define		<dfn class="macro" id="_M/CG_SEQ_RESP_SHIFT" data-ref="_M/CG_SEQ_RESP_SHIFT">CG_SEQ_RESP_SHIFT</dfn>			8</u></td></tr>
<tr><th id="143">143</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_REQ" data-ref="_M/SEQ_CG_REQ">SEQ_CG_REQ</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_REQ_MASK" data-ref="_M/SEQ_CG_REQ_MASK">SEQ_CG_REQ_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="145">145</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_REQ_SHIFT" data-ref="_M/SEQ_CG_REQ_SHIFT">SEQ_CG_REQ_SHIFT</dfn>			16</u></td></tr>
<tr><th id="146">146</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_RESP" data-ref="_M/SEQ_CG_RESP">SEQ_CG_RESP</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="147">147</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_RESP_MASK" data-ref="_M/SEQ_CG_RESP_MASK">SEQ_CG_RESP_MASK</dfn>			(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="148">148</th><td><u>#define		<dfn class="macro" id="_M/SEQ_CG_RESP_SHIFT" data-ref="_M/SEQ_CG_RESP_SHIFT">SEQ_CG_RESP_SHIFT</dfn>			24</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING_LP" data-ref="_M/MC_SEQ_RAS_TIMING_LP">MC_SEQ_RAS_TIMING_LP</dfn>                            0x2a6c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING_LP" data-ref="_M/MC_SEQ_CAS_TIMING_LP">MC_SEQ_CAS_TIMING_LP</dfn>                            0x2a70</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING_LP" data-ref="_M/MC_SEQ_MISC_TIMING_LP">MC_SEQ_MISC_TIMING_LP</dfn>                           0x2a74</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2_LP" data-ref="_M/MC_SEQ_MISC_TIMING2_LP">MC_SEQ_MISC_TIMING2_LP</dfn>                          0x2a78</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0_LP" data-ref="_M/MC_SEQ_WR_CTL_D0_LP">MC_SEQ_WR_CTL_D0_LP</dfn>                             0x2a7c</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1_LP" data-ref="_M/MC_SEQ_WR_CTL_D1_LP">MC_SEQ_WR_CTL_D1_LP</dfn>                             0x2a80</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_EMRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_EMRS_LP">MC_SEQ_PMG_CMD_EMRS_LP</dfn>                          0x2a84</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS_LP">MC_SEQ_PMG_CMD_MRS_LP</dfn>                           0x2a88</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS" data-ref="_M/MC_PMG_CMD_MRS">MC_PMG_CMD_MRS</dfn>                                  0x2aac</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0_LP" data-ref="_M/MC_SEQ_RD_CTL_D0_LP">MC_SEQ_RD_CTL_D0_LP</dfn>                             0x2b1c</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1_LP" data-ref="_M/MC_SEQ_RD_CTL_D1_LP">MC_SEQ_RD_CTL_D1_LP</dfn>                             0x2b20</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS1" data-ref="_M/MC_PMG_CMD_MRS1">MC_PMG_CMD_MRS1</dfn>                                 0x2b44</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS1_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS1_LP">MC_SEQ_PMG_CMD_MRS1_LP</dfn>                          0x2b48</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/LB_SYNC_RESET_SEL" data-ref="_M/LB_SYNC_RESET_SEL">LB_SYNC_RESET_SEL</dfn>				0x6b28</u></td></tr>
<tr><th id="167">167</th><td><u>#define		<dfn class="macro" id="_M/LB_SYNC_RESET_SEL_MASK" data-ref="_M/LB_SYNC_RESET_SEL_MASK">LB_SYNC_RESET_SEL_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="168">168</th><td><u>#define		<dfn class="macro" id="_M/LB_SYNC_RESET_SEL_SHIFT" data-ref="_M/LB_SYNC_RESET_SEL_SHIFT">LB_SYNC_RESET_SEL_SHIFT</dfn>			0</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* PCIE link stuff */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4 /* PCIE_P */</u></td></tr>
<tr><th id="172">172</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN_STRAP" data-ref="_M/LC_GEN2_EN_STRAP">LC_GEN2_EN_STRAP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="173">173</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN">LC_TARGET_LINK_SPEED_OVERRIDE_EN</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="174">174</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_HW_SPEED_CHANGE">LC_FORCE_EN_HW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="175">175</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_HW_SPEED_CHANGE">LC_FORCE_DIS_HW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="176">176</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</dfn>      (0x3 &lt;&lt; 8)</u></td></tr>
<tr><th id="177">177</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</dfn>     3</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE" data-ref="_M/LC_CURRENT_DATA_RATE">LC_CURRENT_DATA_RATE</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL">LC_HW_VOLTAGE_IF_CONTROL</dfn>(x)                ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="180">180</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK">LC_HW_VOLTAGE_IF_CONTROL_MASK</dfn>              (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT">LC_HW_VOLTAGE_IF_CONTROL_SHIFT</dfn>             12</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/LC_VOLTAGE_TIMER_SEL_MASK" data-ref="_M/LC_VOLTAGE_TIMER_SEL_MASK">LC_VOLTAGE_TIMER_SEL_MASK</dfn>                  (0xf &lt;&lt; 14)</u></td></tr>
<tr><th id="183">183</th><td><u>#       define <dfn class="macro" id="_M/LC_CLR_FAILED_SPD_CHANGE_CNT" data-ref="_M/LC_CLR_FAILED_SPD_CHANGE_CNT">LC_CLR_FAILED_SPD_CHANGE_CNT</dfn>               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="184">184</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="185">185</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="188">188</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_btc_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_btc_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
