Module Name* (in netlist),Type,synopsys memory type,config boundary reference,Word Number,Bit Number,Bit-write,Memory C-Q delay(ns),Max Operating Freq.(MHz),power_gating,Mux Number,Bank,center_decode,periphery_vt,redundancy,2-cycle latency,Instance Name ,bits,num,core,sum_num,bit sun
SR_1P_2048X72B1,HS SRAM (1M),ts28nzh41p11sassl01ms,32words160bits <-> 4096words40bits,2048,72,TRUE,,1200,FALSE,4,4,TRUE,LOW,FALSE,FALSE,L1 ICACHE_DATA_RAM X 2 X4,147456,2,4,8,1179648
SR_1P_512X31,HS SRAM (1M),ts28nzh41p11sassl01ms,32words160bits <-> 4096words40bits,512,31,FALSE,,1200,FALSE,4,2,FALSE,LOW,FALSE,FALSE,L1 ICACHE TAG RAM X 2 X4 ,15872,2,4,8,126976
RF_1P_1024X32B1,HS RF (128K),ts28nzh41p11sasrl128s,16words128bits <-> 1024words64bits,1024,32,TRUE,,1200,FALSE,4,2,FALSE,LOW,FALSE,FALSE,L1 DCACHE DATA RAM X 8 X4,32768,8,4,32,1048576
SR_1P_128X32,HS SRAM (1M ),ts28nzh41p11sassl01ms,32words160bits <-> 4096words40bits,128,32,FALSE,,1200,FALSE,4,1,FALSE,LOW,FALSE,FALSE,"L1 DCACHE TAG RAM X4X4, SNOOP TAG RAM X4X4",4096,8,4,32,131072
SR_1P_128X20B1,HS SRAM (1M ),ts28nzh41p11sassl01ms,32words160bits <-> 4096words40bits,128,20,TRUE,,1200,FALSE,4,1,FALSE,LOW,FALSE,FALSE,L1 DCACHE DIRTY RAM X 1 X 4,2560,1,4,4,10240
SR_1P_192X86,HS SRAM (1M ),ts28nzh41p11sassl01ms,32words160bits <-> 4096words40bits,192,86,FALSE,,1200,FALSE,4,2,TRUE,LOW,FALSE,FALSE,TLB RAM X 2 X 4,16512,2,4,8,132096
SR_1P_8192X64PG,UHD SRAM (2M GEN2 ),ts28nzh41p11sad2l02ms,32words160bits <-> 4096words40bits,8192,64,FALSE,,600,TRUE,8,4,TRUE,STANDARD,FALSE,TRUE,L2 CACHE DATA RAM X 8,524288,8,1,8,4194304
RF_1P_1024X33PG,HS RF (128K),ts28nzh41p11sasrl128s,16words128bits <-> 1024words64bits,1024,33,FALSE,,1200,TRUE,4,1,FALSE,STANDARD,FALSE,FALSE,L2 CACHE TAG RAM X 8,33792,8,1,8,270336
