INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:16:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 1.762ns (20.089%)  route 7.009ns (79.911%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2999, unset)         0.508     0.508    buffer19/clk
    SLICE_X16Y74         FDRE                                         r  buffer19/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer19/outs_reg[0]/Q
                         net (fo=16, routed)          0.531     1.271    buffer19/control/dataReg_reg[4][0]
    SLICE_X17Y76         LUT5 (Prop_lut5_I2_O)        0.119     1.390 f  buffer19/control/transmitValue_i_4__33/O
                         net (fo=28, routed)          0.638     2.028    buffer19/control/outs_reg[4]_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.043     2.071 f  buffer19/control/transmitValue_i_3__34/O
                         net (fo=10, routed)          0.379     2.450    buffer25/control/dataReg_reg[0]
    SLICE_X17Y81         LUT6 (Prop_lut6_I1_O)        0.043     2.493 f  buffer25/control/fullReg_i_5__13/O
                         net (fo=10, routed)          1.111     3.605    control_merge5/tehb/control/transmitValue_reg_27
    SLICE_X39Y86         LUT5 (Prop_lut5_I3_O)        0.050     3.655 f  control_merge5/tehb/control/transmitValue_i_2__68/O
                         net (fo=14, routed)          0.426     4.081    control_merge6/tehb/control/dataReg_reg[0]_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.126     4.207 r  control_merge6/tehb/control/fullReg_i_2__22/O
                         net (fo=13, routed)          0.413     4.619    control_merge6/tehb/control/dataReg_reg[0]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.043     4.662 r  control_merge6/tehb/control/dataReg[4]_i_6__1/O
                         net (fo=7, routed)           0.445     5.108    buffer26/control/dataReg_reg[0]_2
    SLICE_X47Y94         LUT6 (Prop_lut6_I2_O)        0.043     5.151 r  buffer26/control/dataReg[0]_i_1__30/O
                         net (fo=3, routed)           0.436     5.587    buffer30/control/dataReg_reg[4]_2[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.051     5.638 r  buffer30/control/stq_addr_0_q[1]_i_2__0/O
                         net (fo=18, routed)          0.218     5.856    buffer39/control/outs_reg[0]_2
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.129     5.985 r  buffer39/control/outs[0]_i_1__4/O
                         net (fo=7, routed)           0.445     6.430    buffer39/control/dataReg_reg[0]
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.043     6.473 r  buffer39/control/result_carry_i_4__6/O
                         net (fo=1, routed)           0.000     6.473    addi11/S[0]
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     6.680 r  addi11/result_carry/O[1]
                         net (fo=3, routed)           0.428     7.108    buffer42/control/Memory_reg[0][4]_0[0]
    SLICE_X51Y96         LUT4 (Prop_lut4_I0_O)        0.119     7.227 r  buffer42/control/result__6_carry_i_5__4/O
                         net (fo=1, routed)           0.000     7.227    addi11/Memory_reg[0][4][3]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.414 r  addi11/result__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    addi11/result__6_carry_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     7.573 r  addi11/result__6_carry__0/O[1]
                         net (fo=3, routed)           0.173     7.746    load6/addr_tehb/ldq_addr_0_q_reg[6][6]
    SLICE_X52Y97         LUT5 (Prop_lut5_I2_O)        0.119     7.865 r  load6/addr_tehb/ldq_addr_7_q[6]_i_10__0/O
                         net (fo=8, routed)           1.112     8.977    load3/addr_tehb/control/load6_addrOut[6]
    SLICE_X52Y123        LUT3 (Prop_lut3_I1_O)        0.049     9.026 r  load3/addr_tehb/control/ldq_addr_5_q[6]_i_2/O
                         net (fo=1, routed)           0.253     9.279    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]_0[6]
    SLICE_X52Y122        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2999, unset)         0.483    15.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X52Y122        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X52Y122        FDRE (Setup_fdre_C_D)       -0.108    15.039    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.760    




