Netlists:
e1: (r19, reg)	(I0, f2io_16)
e2: (r20, reg)	(i1, f2io_1)
e3: (I3, io2f_16)	(r4, reg)
e5: (r4, reg)	(r5, reg)
e6: (r5, reg)	(r6, reg)
e7: (r6, reg)	(r7, reg)	(r8, reg)	(r9, reg)	(r10, reg)
e8: (r7, reg)	(p11, data1)
e10: (p11, res_p)	(p13, bit0)
e11: (r8, reg)	(p12, data0)
e13: (p12, res_p)	(p13, bit1)
e15: (p13, res_p)	(p17, bit0)
e16: (r9, reg)	(p14, data0)
e18: (p14, res_p)	(p16, bit0)
e19: (r10, reg)	(p15, data1)
e21: (p15, res_p)	(p16, bit1)
e23: (p16, res_p)	(p17, bit1)
e25: (p17, res_p)	(p18, bit0)
e26: (p18, res)	(r19, reg)
e32: (m2, output_width_1_num_3)	(r20, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r7: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r8: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
r9: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5
r10: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
p11: op_hcompute_hw_output_stencil$inner_compute$slt_hw_input_global_wrapper_stencil_1_271_272_i2138_i637
p12: op_hcompute_hw_output_stencil$inner_compute$slt_273_hw_input_global_wrapper_stencil_1_274_i2140_i637
p13: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_0$_join_i2141_i1423
p14: op_hcompute_hw_output_stencil$inner_compute$sle_hw_input_global_wrapper_stencil_1_276_277_i2143_i1888
p15: op_hcompute_hw_output_stencil$inner_compute$sle_279_hw_input_global_wrapper_stencil_1_280_i2145_i1888
p16: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_1$_join_i2146_i1423
p17: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$_join_i2147_i1423
p18: op_hcompute_hw_output_stencil$inner_compute$mux_281_282_283_i2148_i1269
r19: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg7
r20: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg8

Netlist Bus:
e1: 16
e2: 1
e3: 16
e5: 16
e6: 16
e7: 16
e8: 16
e10: 1
e11: 16
e13: 1
e15: 1
e16: 16
e18: 1
e19: 16
e21: 1
e23: 1
e25: 1
e26: 16
e32: 1
