

================================================================
== Vitis HLS Report for 'udpAddIpHeader'
================================================================
* Date:           Tue Jul 19 05:59:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.083 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:241]   --->   Operation 13 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addIpState_load = load i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:250]   --->   Operation 14 'load' 'addIpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %tempWord_data_V"   --->   Operation 15 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%switch_ln250 = switch i3 %addIpState_load, void %udpAddIpHeader.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:250]   --->   Operation 16 'switch' 'switch_ln250' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 17 'nbwritereq' 'tmp_3_i' <Predicate = (addIpState_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_3_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:306]   --->   Operation 18 'br' 'br_ln306' <Predicate = (addIpState_load == 4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 19 'partselect' 'p_Result_12' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i32 %p_Result_12"   --->   Operation 20 'zext' 'zext_ln414' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i8 %tempWord_keep_V"   --->   Operation 21 'load' 'p_Val2_3' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_3, i32 4, i32 7"   --->   Operation 22 'partselect' 'p_Result_13' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i4 %p_Result_13"   --->   Operation 23 'zext' 'zext_ln414_1' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %zext_ln414, i8 %zext_ln414_1, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln311 = store i3 0, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:311]   --->   Operation 25 'store' 'store_ln311' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln312 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:312]   --->   Operation 26 'br' 'br_ln312' <Predicate = (addIpState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (addIpState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %tmp_2_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288]   --->   Operation 28 'br' 'br_ln288' <Predicate = (addIpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 29 'nbwritereq' 'tmp_7_i' <Predicate = (addIpState_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %tmp_7_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:288]   --->   Operation 30 'br' 'br_ln288' <Predicate = (addIpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_19_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 31 'partselect' 'p_Result_19_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.16ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_9 = trunc i128 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 33 'trunc' 'p_Val2_9' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln291 = store i64 %p_Val2_9, i64 %tempWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 34 'store' 'store_ln291' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp, i32 64, i32 71" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 35 'partselect' 'p_Val2_1' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln291 = store i8 %p_Val2_1, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 36 'store' 'store_ln291' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.41>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tmp, i32 72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:291]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i128 %tmp"   --->   Operation 38 'trunc' 'trunc_ln674_3' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln674_3, i32 %p_Result_19_i"   --->   Operation 39 'bitconcatenate' 'p_Result_10' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln293 = br i1 %tmp_5, void %._crit_edge10.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:293]   --->   Operation 40 'br' 'br_ln293' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 68, i32 71"   --->   Operation 41 'partselect' 'p_Result_24_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %p_Result_24_i, i4 0"   --->   Operation 42 'icmp' 'icmp_ln870' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:294]   --->   Operation 43 'br' 'br_ln294' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln300 = store i3 4, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:300]   --->   Operation 44 'store' 'store_ln300' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & !icmp_ln870)> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge10.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & !icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_25_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %tmp, i32 64, i32 67"   --->   Operation 46 'partselect' 'p_Result_25_i' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %p_Result_25_i, i4 15"   --->   Operation 47 'bitconcatenate' 'p_Result_11' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln297 = store i3 0, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:297]   --->   Operation 48 'store' 'store_ln297' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln298 = br void %._crit_edge10.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:298]   --->   Operation 49 'br' 'br_ln298' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i & tmp_5 & icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%outputWord_keep_V_2 = phi i8 %p_Result_11, void, i8 255, void, i8 255, void"   --->   Operation 50 'phi' 'outputWord_keep_V_2' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%outputWord_last_V = phi i1 1, void, i1 0, void, i1 0, void"   --->   Operation 51 'phi' 'outputWord_last_V' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_10, i8 %outputWord_keep_V_2, i1 %outputWord_last_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln303 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:303]   --->   Operation 53 'br' 'br_ln303' <Predicate = (addIpState_load == 3 & tmp_2_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 54 'nbreadreq' 'tmp_1_i' <Predicate = (addIpState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_1_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 55 'br' 'br_ln276' <Predicate = (addIpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 56 'nbreadreq' 'tmp_6_i' <Predicate = (addIpState_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_6_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 57 'br' 'br_ln276' <Predicate = (addIpState_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 58 'nbwritereq' 'tmp_8_i' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_8_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:276]   --->   Operation 59 'br' 'br_ln276' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.13ns)   --->   "%p_03 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'p_03' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tempData_V = load i32 %sourceIP_V"   --->   Operation 61 'load' 'tempData_V' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i32 %tempData_V"   --->   Operation 62 'sext' 'sext_ln213' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%tmp_6 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp_6' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_10 = trunc i128 %tmp_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 64 'trunc' 'p_Val2_10' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln279 = store i64 %p_Val2_10, i64 %tempWord_data_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 65 'store' 'store_ln279' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.45>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln279_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp_6, i32 64, i32 71" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 66 'partselect' 'trunc_ln279_1' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.41ns)   --->   "%store_ln279 = store i8 %trunc_ln279_1, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:279]   --->   Operation 67 'store' 'store_ln279' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.41>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i128 %tmp_6"   --->   Operation 68 'trunc' 'trunc_ln674_4' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @llvm.part.set.i64.i32, i64 %sext_ln213, i32 %trunc_ln674_4, i32 32, i32 63"   --->   Operation 69 'partset' 'p_Result_9' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_9, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln284 = store i3 3, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:284]   --->   Operation 71 'store' 'store_ln284' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.48>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln285 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:285]   --->   Operation 72 'br' 'br_ln285' <Predicate = (addIpState_load == 2 & tmp_1_i & tmp_6_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_i_36 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 73 'nbreadreq' 'tmp_i_36' <Predicate = (addIpState_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %tmp_i_36, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263]   --->   Operation 74 'br' 'br_ln263' <Predicate = (addIpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 75 'nbwritereq' 'tmp_5_i' <Predicate = (addIpState_load == 1 & tmp_i_36)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %tmp_5_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:263]   --->   Operation 76 'br' 'br_ln263' <Predicate = (addIpState_load == 1 & tmp_i_36)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.13ns)   --->   "%tmp_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'tmp_8' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i64 @llvm.part.set.i64.i8, i64 %tmp_8, i8 128, i32 0, i32 7"   --->   Operation 78 'partset' 'p_Result_7' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i64 @llvm.part.set.i64.i8, i64 %p_Result_7, i8 1, i32 8, i32 15"   --->   Operation 79 'partset' 'p_Result_8' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_17_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_8, i32 32, i32 63"   --->   Operation 80 'partselect' 'p_Result_17_i' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln267 = store i32 %p_Result_17_i, i32 %sourceIP_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:267]   --->   Operation 81 'store' 'store_ln267' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i64 @llvm.part.set.i64.i32, i64 %p_Result_8, i32 16843009, i32 32, i32 63"   --->   Operation 82 'partset' 'p_Result_3' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.45ns)   --->   "%store_ln391 = store i64 %p_Result_3, i64 %tempWord_data_V"   --->   Operation 83 'store' 'store_ln391' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.45>
ST_1 : Operation 84 [1/1] (0.41ns)   --->   "%store_ln269 = store i8 255, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:269]   --->   Operation 84 'store' 'store_ln269' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.41>
ST_1 : Operation 85 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_3, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln272 = store i3 2, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:272]   --->   Operation 86 'store' 'store_ln272' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln273 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:273]   --->   Operation 87 'br' 'br_ln273' <Predicate = (addIpState_load == 1 & tmp_i_36 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 88 'nbreadreq' 'tmp_i' <Predicate = (addIpState_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %tmp_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252]   --->   Operation 89 'br' 'br_ln252' <Predicate = (addIpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 90 'nbwritereq' 'tmp_4_i' <Predicate = (addIpState_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %tmp_4_i, void %udpAddIpHeader.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:252]   --->   Operation 91 'br' 'br_ln252' <Predicate = (addIpState_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.13ns)   --->   "%tmp_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_7' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 24, i32 31"   --->   Operation 93 'partselect' 'p_Result_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tmp_7, i32 16, i32 23"   --->   Operation 94 'partselect' 'p_Result_12_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tempLength_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_12_i, i8 %p_Result_i"   --->   Operation 95 'bitconcatenate' 'tempLength_V' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%inputVector_V = add i16 %tempLength_V, i16 28"   --->   Operation 96 'add' 'inputVector_V' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_V, i32 8, i32 15"   --->   Operation 97 'partselect' 'p_Result_13_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %inputVector_V"   --->   Operation 98 'trunc' 'trunc_ln674' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674, i8 %p_Result_13_i"   --->   Operation 99 'bitconcatenate' 'tmp_17_i' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %tmp_7, i16 %tmp_17_i, i32 16, i32 31"   --->   Operation 100 'partset' 'p_Result_s' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.45ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %tempWord_data_V"   --->   Operation 101 'store' 'store_ln414' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.45>
ST_1 : Operation 102 [1/1] (0.41ns)   --->   "%store_ln256 = store i8 255, i8 %tempWord_keep_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:256]   --->   Operation 102 'store' 'store_ln256' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.41>
ST_1 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i64 %p_Result_s, i8 255, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln259 = store i3 1, i3 %addIpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:259]   --->   Operation 104 'store' 'store_ln259' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.48>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln260 = br void %udpAddIpHeader.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:260]   --->   Operation 105 'br' 'br_ln260' <Predicate = (addIpState_load == 0 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.08ns
The critical path consists of the following:
	fifo read on port 'udpPort2addIpHeader_header' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [125]  (1.13 ns)
	'add' operation ('inputVector.V') [129]  (0.785 ns)
	fifo write on port 'dataStreams_V_data_V_1' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [136]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
