

================================================================
== Vitis HLS Report for 'operator_1_s'
================================================================
* Date:           Tue Feb  8 11:02:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304   |operator_1_Pipeline_VITIS_LOOP_21_1_s   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310    |operator_1_Pipeline_VITIS_LOOP_791_1    |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324     |operator_1_Pipeline_VITIS_LOOP_34_1     |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336    |operator_1_Pipeline_VITIS_LOOP_169_1    |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346    |operator_1_Pipeline_VITIS_LOOP_187_1    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357  |operator_1_Pipeline_VITIS_LOOP_169_123  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367  |operator_1_Pipeline_VITIS_LOOP_187_124  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378   |operator_1_Pipeline_VITIS_LOOP_84_1_s   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386   |operator_1_Pipeline_VITIS_LOOP_92_2_s   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398  |operator_1_Pipeline_VITIS_LOOP_104_3_s  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 33 
28 --> 29 
29 --> 30 31 
30 --> 31 
31 --> 32 33 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 34 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read411 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 35 'read' 'p_read411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 36 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_1_0_028_loc = alloca i64 1"   --->   Operation 37 'alloca' 'agg_result_1_0_028_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_1_1_034_loc = alloca i64 1"   --->   Operation 38 'alloca' 'agg_result_1_1_034_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_1_2_040_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_1_2_040_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_1_0_031_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_1_0_031_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_1_037_loc = alloca i64 1"   --->   Operation 41 'alloca' 'agg_result_1_1_037_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_1_2_043_loc = alloca i64 1"   --->   Operation 42 'alloca' 'agg_result_1_2_043_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 43 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%eps_load_3_loc = alloca i64 1"   --->   Operation 44 'alloca' 'eps_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%eps_load_4_loc = alloca i64 1"   --->   Operation 45 'alloca' 'eps_load_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%eps_load_5_loc = alloca i64 1"   --->   Operation 46 'alloca' 'eps_load_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%num_res_assign_load_loc = alloca i64 1"   --->   Operation 47 'alloca' 'num_res_assign_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%num_res_assign_load_3_loc = alloca i64 1"   --->   Operation 48 'alloca' 'num_res_assign_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num_res_assign_load_4_loc = alloca i64 1"   --->   Operation 49 'alloca' 'num_res_assign_load_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%eps_tmp_2_01_loc = alloca i64 1"   --->   Operation 50 'alloca' 'eps_tmp_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%eps_tmp_0_04_loc = alloca i64 1"   --->   Operation 51 'alloca' 'eps_tmp_0_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%eps_tmp_1_05_loc = alloca i64 1"   --->   Operation 52 'alloca' 'eps_tmp_1_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%eps_load_loc = alloca i64 1"   --->   Operation 53 'alloca' 'eps_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%eps_load_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'eps_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%eps_load_2_loc = alloca i64 1"   --->   Operation 55 'alloca' 'eps_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%eps_0_0_loc = alloca i64 1"   --->   Operation 56 'alloca' 'eps_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%eps_1_0_loc = alloca i64 1"   --->   Operation 57 'alloca' 'eps_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%eps_2_0_loc = alloca i64 1"   --->   Operation 58 'alloca' 'eps_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%b_norm_load_loc = alloca i64 1"   --->   Operation 59 'alloca' 'b_norm_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%b_norm_load_1_loc = alloca i64 1"   --->   Operation 60 'alloca' 'b_norm_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_norm_1_02_loc = alloca i64 1"   --->   Operation 61 'alloca' 'b_norm_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%b_norm_2_03_loc = alloca i64 1"   --->   Operation 62 'alloca' 'b_norm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%this_num_load_loc = alloca i64 1"   --->   Operation 63 'alloca' 'this_num_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%this_num_load_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'this_num_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 65 'alloca' 'aux' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%aux_1 = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 66 'alloca' 'aux_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_21_1, i32 %this_num_load_1_loc, i32 %this_num_load_loc"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [2/2] (0.44ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_791_1, i32 %p_read411, i32 %p_read_11, i32 %p_read_12, i32 %b_norm_2_03_loc, i32 %b_norm_1_02_loc, i32 %b_norm_load_1_loc, i32 %b_norm_load_loc"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 69 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_21_1, i32 %this_num_load_1_loc, i32 %this_num_load_loc"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_791_1, i32 %p_read411, i32 %p_read_11, i32 %p_read_12, i32 %b_norm_2_03_loc, i32 %b_norm_1_02_loc, i32 %b_norm_load_1_loc, i32 %b_norm_load_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.47>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%b_norm_2_03_loc_load = load i32 %b_norm_2_03_loc"   --->   Operation 71 'load' 'b_norm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%b_norm_1_02_loc_load = load i32 %b_norm_1_02_loc"   --->   Operation 72 'load' 'b_norm_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_34_1, i32 %b_norm_1_02_loc_load, i32 %b_norm_2_03_loc_load, i32 %eps_2_0_loc, i32 %eps_1_0_loc, i32 %eps_0_0_loc, i32 %eps_load_2_loc, i32 %eps_load_1_loc, i32 %eps_load_loc"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_34_1, i32 %b_norm_1_02_loc_load, i32 %b_norm_2_03_loc_load, i32 %eps_2_0_loc, i32 %eps_1_0_loc, i32 %eps_0_0_loc, i32 %eps_load_2_loc, i32 %eps_load_1_loc, i32 %eps_load_loc"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.81>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%b_norm_load = load i32 %b_norm_load_1_loc"   --->   Operation 75 'load' 'b_norm_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%b_norm_load_1 = load i32 %b_norm_load_loc"   --->   Operation 76 'load' 'b_norm_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%eps_2_0_loc_load = load i32 %eps_2_0_loc"   --->   Operation 77 'load' 'eps_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%eps_1_0_loc_load = load i32 %eps_1_0_loc"   --->   Operation 78 'load' 'eps_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%eps_0_0_loc_load = load i32 %eps_0_0_loc"   --->   Operation 79 'load' 'eps_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%eps_load_2 = load i32 %eps_load_loc"   --->   Operation 80 'load' 'eps_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_1, i32 %eps_0_0_loc_load, i32 %eps_1_0_loc_load, i32 %eps_2_0_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux_1"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [4/4] (6.81ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 82 'fadd' 'tmp' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.81>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%this_num_load = load i32 %this_num_load_1_loc"   --->   Operation 83 'load' 'this_num_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%this_num_load_5 = load i32 %this_num_load_loc"   --->   Operation 84 'load' 'this_num_load_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%eps_load = load i32 %eps_load_2_loc"   --->   Operation 85 'load' 'eps_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%eps_load_1 = load i32 %eps_load_1_loc"   --->   Operation 86 'load' 'eps_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_1, i32 %eps_0_0_loc_load, i32 %eps_1_0_loc_load, i32 %eps_2_0_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux_1"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [4/4] (6.81ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 88 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 89 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [4/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 90 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_1, i32 %aux_1, i32 %eps_tmp_1_05_loc, i32 %eps_tmp_0_04_loc, i32 %eps_tmp_2_01_loc, i32 %num_res_assign_load_4_loc, i32 %num_res_assign_load_3_loc, i32 %num_res_assign_load_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [3/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 92 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 93 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [3/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 94 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 95 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_1, i32 %aux_1, i32 %eps_tmp_1_05_loc, i32 %eps_tmp_0_04_loc, i32 %eps_tmp_2_01_loc, i32 %num_res_assign_load_4_loc, i32 %num_res_assign_load_3_loc, i32 %num_res_assign_load_loc"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [2/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 96 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 97 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 98 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.81>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%eps_tmp_1_05_loc_load = load i32 %eps_tmp_1_05_loc"   --->   Operation 99 'load' 'eps_tmp_1_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%eps_tmp_0_04_loc_load = load i32 %eps_tmp_0_04_loc"   --->   Operation 100 'load' 'eps_tmp_0_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%eps_tmp_2_01_loc_load = load i32 %eps_tmp_2_01_loc"   --->   Operation 101 'load' 'eps_tmp_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%num_res_assign_load_3 = load i32 %num_res_assign_load_loc"   --->   Operation 102 'load' 'num_res_assign_load_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_123, i32 %eps_tmp_0_04_loc_load, i32 %eps_tmp_1_05_loc_load, i32 %eps_tmp_2_01_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 104 [1/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 104 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 105 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [4/4] (6.81ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 106 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.81>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load_4_loc"   --->   Operation 107 'load' 'num_res_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%num_res_assign_load_2 = load i32 %num_res_assign_load_3_loc"   --->   Operation 108 'load' 'num_res_assign_load_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_123, i32 %eps_tmp_0_04_loc_load, i32 %eps_tmp_1_05_loc_load, i32 %eps_tmp_2_01_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [4/4] (6.81ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 110 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 111 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [4/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 112 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 113 [2/2] (0.42ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_124, i32 %eps_load, i32 %eps_load_1, i32 %eps_load_2, i32 %aux, i32 %eps_load_5_loc, i32 %eps_load_4_loc, i32 %eps_load_3_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 114 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [3/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 116 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 117 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_124, i32 %eps_load, i32 %eps_load_1, i32 %eps_load_2, i32 %aux, i32 %eps_load_5_loc, i32 %eps_load_4_loc, i32 %eps_load_3_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 118 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 118 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 119 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 120 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%eps_load_5 = load i32 %eps_load_3_loc"   --->   Operation 121 'load' 'eps_load_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 122 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 123 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [4/4] (6.81ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 124 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.81>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%eps_load_3 = load i32 %eps_load_5_loc"   --->   Operation 125 'load' 'eps_load_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%eps_load_4 = load i32 %eps_load_4_loc"   --->   Operation 126 'load' 'eps_load_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [3/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 127 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [4/4] (6.81ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 128 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [4/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 129 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 130 [2/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 130 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 131 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [3/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 132 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 133 [1/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 133 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 134 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [2/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 135 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 136 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 136 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 137 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [9/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 138 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 139 [8/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 139 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [9/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 140 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [9/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 141 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 142 [7/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 142 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [8/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 143 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [8/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 144 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 145 [6/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 145 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [7/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 146 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [7/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 147 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 148 [5/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 148 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [6/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 149 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [6/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 150 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 151 [4/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 151 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [5/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 152 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [5/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 153 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 154 [3/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 154 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [4/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 155 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [4/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 156 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 157 [2/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 157 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [3/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 158 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [3/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 159 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 160 [1/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 160 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [2/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 161 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [2/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 162 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 163 [1/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 163 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 164 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %tmp_68, i32 0" [../src/ban.cpp:77]   --->   Operation 165 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.54>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_68" [../src/ban.cpp:77]   --->   Operation 166 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 167 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 168 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban.cpp:77]   --->   Operation 169 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (1.05ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 170 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 171 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %tmp_68, i32 0" [../src/ban.cpp:77]   --->   Operation 172 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_57" [../src/ban.cpp:77]   --->   Operation 173 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 174 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 174 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_27 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_68, i32 %tmp_69, i32 %tmp_70, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 175 'call' 'call_ln832' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.44>
ST_28 : Operation 176 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_68, i32 %tmp_69, i32 %tmp_70, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 176 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.41>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 177 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 178 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 179 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 180 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 181 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 181 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_043_loc, i32 %agg_result_1_1_037_loc, i32 %agg_result_1_0_031_loc" [../src/ban.cpp:832]   --->   Operation 182 'call' 'call_ln832' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.44>
ST_30 : Operation 183 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_043_loc, i32 %agg_result_1_1_037_loc, i32 %agg_result_1_0_031_loc" [../src/ban.cpp:832]   --->   Operation 183 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.20>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%agg_result_1_2_043_loc_load = load i32 %agg_result_1_2_043_loc"   --->   Operation 184 'load' 'agg_result_1_2_043_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%agg_result_1_1_037_loc_load = load i32 %agg_result_1_1_037_loc"   --->   Operation 185 'load' 'agg_result_1_1_037_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_1_0_031_loc_load = load i32 %agg_result_1_0_031_loc"   --->   Operation 186 'load' 'agg_result_1_0_031_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.54ns)   --->   "%sub_ln97 = sub i2 2, i2 %empty" [../src/ban.cpp:97]   --->   Operation 187 'sub' 'sub_ln97' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %sub_ln97" [../src/ban.cpp:97]   --->   Operation 188 'zext' 'zext_ln97' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln97, i2 1" [../src/ban.cpp:97]   --->   Operation 189 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.67ns)   --->   "%tmp_71 = add i3 %zext_ln97, i3 5" [../src/ban.cpp:100]   --->   Operation 190 'add' 'tmp_71' <Predicate = (icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 191 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 192 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%agg_result_1_2_041 = phi i32 %tmp_70, void %.preheader.preheader, i32 %agg_result_1_2_043_loc_load, void %.lr.ph7.i"   --->   Operation 193 'phi' 'agg_result_1_2_041' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%agg_result_1_1_035 = phi i32 %tmp_69, void %.preheader.preheader, i32 %agg_result_1_1_037_loc_load, void %.lr.ph7.i"   --->   Operation 194 'phi' 'agg_result_1_1_035' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%agg_result_1_0_029 = phi i32 %tmp_68, void %.preheader.preheader, i32 %agg_result_1_0_031_loc_load, void %.lr.ph7.i"   --->   Operation 195 'phi' 'agg_result_1_0_029' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%base_0_lcssa_i46 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 196 'phi' 'base_0_lcssa_i46' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i46" [../src/ban.cpp:104]   --->   Operation 197 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.44ns)   --->   "%icmp_ln104_1 = icmp_ne  i2 %base_0_lcssa_i46, i2 3" [../src/ban.cpp:104]   --->   Operation 198 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 199 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_1, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 200 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 201 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_041, i32 %agg_result_1_1_035, i32 %agg_result_1_0_029, i2 %base_0_lcssa_i46, i3 %select_ln104, i32 %agg_result_1_2_040_loc, i32 %agg_result_1_1_034_loc, i32 %agg_result_1_0_028_loc" [../src/ban.cpp:832]   --->   Operation 201 'call' 'call_ln832' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.13>
ST_32 : Operation 202 [1/2] (1.13ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_041, i32 %agg_result_1_1_035, i32 %agg_result_1_0_029, i2 %base_0_lcssa_i46, i3 %select_ln104, i32 %agg_result_1_2_040_loc, i32 %agg_result_1_1_034_loc, i32 %agg_result_1_0_028_loc" [../src/ban.cpp:832]   --->   Operation 202 'call' 'call_ln832' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.47>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%empty_39 = phi i3 0, void %.preheader.preheader, i3 %tmp_71, void %.lr.ph7.i"   --->   Operation 203 'phi' 'empty_39' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%agg_result_1_2_040_loc_load = load i32 %agg_result_1_2_040_loc"   --->   Operation 204 'load' 'agg_result_1_2_040_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%agg_result_1_1_034_loc_load = load i32 %agg_result_1_1_034_loc"   --->   Operation 205 'load' 'agg_result_1_1_034_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%agg_result_1_0_028_loc_load = load i32 %agg_result_1_0_028_loc"   --->   Operation 206 'load' 'agg_result_1_0_028_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 207 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %agg_result_1_2_040_loc_load, void %.lr.ph.i, i32 %tmp_70, void %codeRepl, i32 %agg_result_1_2_043_loc_load, void %.lr.ph7.i"   --->   Operation 208 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %agg_result_1_1_034_loc_load, void %.lr.ph.i, i32 %tmp_69, void %codeRepl, i32 %agg_result_1_1_037_loc_load, void %.lr.ph7.i"   --->   Operation 209 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %agg_result_1_0_028_loc_load, void %.lr.ph.i, i32 %tmp_68, void %codeRepl, i32 %agg_result_1_0_031_loc_load, void %.lr.ph7.i"   --->   Operation 210 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%c_p_1 = phi i3 %empty_39, void %.lr.ph.i, i3 7, void %codeRepl, i3 %tmp_71, void %.lr.ph7.i"   --->   Operation 211 'phi' 'c_p_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln785 = sext i3 %c_p_1" [../src/ban.cpp:785]   --->   Operation 212 'sext' 'sext_ln785' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln785" [../src/ban.cpp:839]   --->   Operation 213 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:839]   --->   Operation 214 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:839]   --->   Operation 215 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:839]   --->   Operation 216 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln839 = ret i128 %mrv_3" [../src/ban.cpp:839]   --->   Operation 217 'ret' 'ret_ln839' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_11                   (read       ) [ 0010000000000000000000000000000000]
p_read411                   (read       ) [ 0010000000000000000000000000000000]
p_read_12                   (read       ) [ 0011111111111111111111111110000000]
agg_result_1_0_028_loc      (alloca     ) [ 0011111111111111111111111111111111]
agg_result_1_1_034_loc      (alloca     ) [ 0011111111111111111111111111111111]
agg_result_1_2_040_loc      (alloca     ) [ 0011111111111111111111111111111111]
agg_result_1_0_031_loc      (alloca     ) [ 0011111111111111111111111111111100]
agg_result_1_1_037_loc      (alloca     ) [ 0011111111111111111111111111111100]
agg_result_1_2_043_loc      (alloca     ) [ 0011111111111111111111111111111100]
idx_tmp_loc                 (alloca     ) [ 0011111111111111111111111111110000]
eps_load_3_loc              (alloca     ) [ 0011111111111100000000000000000000]
eps_load_4_loc              (alloca     ) [ 0011111111111110000000000000000000]
eps_load_5_loc              (alloca     ) [ 0011111111111110000000000000000000]
num_res_assign_load_loc     (alloca     ) [ 0011111111000000000000000000000000]
num_res_assign_load_3_loc   (alloca     ) [ 0011111111100000000000000000000000]
num_res_assign_load_4_loc   (alloca     ) [ 0011111111100000000000000000000000]
eps_tmp_2_01_loc            (alloca     ) [ 0011111111000000000000000000000000]
eps_tmp_0_04_loc            (alloca     ) [ 0011111111000000000000000000000000]
eps_tmp_1_05_loc            (alloca     ) [ 0011111111000000000000000000000000]
eps_load_loc                (alloca     ) [ 0011110000000000000000000000000000]
eps_load_1_loc              (alloca     ) [ 0011111000000000000000000000000000]
eps_load_2_loc              (alloca     ) [ 0011111000000000000000000000000000]
eps_0_0_loc                 (alloca     ) [ 0011110000000000000000000000000000]
eps_1_0_loc                 (alloca     ) [ 0011110000000000000000000000000000]
eps_2_0_loc                 (alloca     ) [ 0011110000000000000000000000000000]
b_norm_load_loc             (alloca     ) [ 0111110000000000000000000000000000]
b_norm_load_1_loc           (alloca     ) [ 0111110000000000000000000000000000]
b_norm_1_02_loc             (alloca     ) [ 0111000000000000000000000000000000]
b_norm_2_03_loc             (alloca     ) [ 0111000000000000000000000000000000]
this_num_load_loc           (alloca     ) [ 0111111000000000000000000000000000]
this_num_load_1_loc         (alloca     ) [ 0111111000000000000000000000000000]
aux                         (alloca     ) [ 0011111111111000000000000000000000]
aux_1                       (alloca     ) [ 0011111110000000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
b_norm_2_03_loc_load        (load       ) [ 0000100000000000000000000000000000]
b_norm_1_02_loc_load        (load       ) [ 0000100000000000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
b_norm_load                 (load       ) [ 0000001111100000000000000000000000]
b_norm_load_1               (load       ) [ 0000001111100000000000000000000000]
eps_2_0_loc_load            (load       ) [ 0000001000000000000000000000000000]
eps_1_0_loc_load            (load       ) [ 0000001000000000000000000000000000]
eps_0_0_loc_load            (load       ) [ 0000001000000000000000000000000000]
eps_load_2                  (load       ) [ 0000001111111000000000000000000000]
this_num_load               (load       ) [ 0000000111000000000000000000000000]
this_num_load_5             (load       ) [ 0000000111000000000000000000000000]
eps_load                    (load       ) [ 0000000111111000000000000000000000]
eps_load_1                  (load       ) [ 0000000111111000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
tmp                         (fadd       ) [ 0000000001111000000000000000000000]
eps_tmp_1_05_loc_load       (load       ) [ 0000000000100000000000000000000000]
eps_tmp_0_04_loc_load       (load       ) [ 0000000000100000000000000000000000]
eps_tmp_2_01_loc_load       (load       ) [ 0000000000100000000000000000000000]
num_res_assign_load_3       (load       ) [ 0000000000111000000000000000000000]
tmp_52                      (fadd       ) [ 0000000000111100000000000000000000]
tmp_1                       (fadd       ) [ 0000000000111100000000000000000000]
num_res_assign_load         (load       ) [ 0000000000011100000000000000000000]
num_res_assign_load_2       (load       ) [ 0000000000011100000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
call_ln0                    (call       ) [ 0000000000000000000000000000000000]
tmp_3                       (fadd       ) [ 0000000000000111100000000000000000]
eps_load_5                  (load       ) [ 0000000000000011100000000000000000]
tmp_2                       (fadd       ) [ 0000000000000011110000000000000000]
tmp_4                       (fadd       ) [ 0000000000000011110000000000000000]
eps_load_3                  (load       ) [ 0000000000000001110000000000000000]
eps_load_4                  (load       ) [ 0000000000000001110000000000000000]
tmp_5                       (fadd       ) [ 0000000000000000011111111100000000]
tmp_6                       (fadd       ) [ 0000000000000000001111111110000000]
tmp_7                       (fadd       ) [ 0000000000000000001111111110000000]
tmp_68                      (fdiv       ) [ 0000000000000000000000000011111111]
tmp_69                      (fdiv       ) [ 0000000000000000000000000001111111]
tmp_70                      (fdiv       ) [ 0000000000000000000000000001111111]
bitcast_ln77                (bitcast    ) [ 0000000000000000000000000000000000]
tmp_56                      (partselect ) [ 0000000000000000000000000000000000]
trunc_ln77                  (trunc      ) [ 0000000000000000000000000000000000]
icmp_ln77                   (icmp       ) [ 0000000000000000000000000000000000]
icmp_ln77_1                 (icmp       ) [ 0000000000000000000000000000000000]
or_ln77                     (or         ) [ 0000000000000000000000000000000000]
tmp_57                      (fcmp       ) [ 0000000000000000000000000000000000]
and_ln77                    (and        ) [ 0000000000000000000000000001111111]
br_ln77                     (br         ) [ 0000000000000000000000000001111111]
call_ln832                  (call       ) [ 0000000000000000000000000000000000]
idx_tmp_loc_load            (load       ) [ 0000000000000000000000000000000000]
empty                       (trunc      ) [ 0000000000000000000000000000001100]
icmp_ln92                   (icmp       ) [ 0000000000000000000000000000011111]
br_ln92                     (br         ) [ 0000000000000000000000000000011111]
xor_ln92                    (xor        ) [ 0000000000000000000000000000001000]
call_ln832                  (call       ) [ 0000000000000000000000000000000000]
agg_result_1_2_043_loc_load (load       ) [ 0000000000000000000000000001000111]
agg_result_1_1_037_loc_load (load       ) [ 0000000000000000000000000001000111]
agg_result_1_0_031_loc_load (load       ) [ 0000000000000000000000000001000111]
sub_ln97                    (sub        ) [ 0000000000000000000000000000000000]
zext_ln97                   (zext       ) [ 0000000000000000000000000000000000]
base                        (add        ) [ 0000000000000000000000000000000000]
tmp_71                      (add        ) [ 0000000000000000000000000001010111]
icmp_ln104                  (icmp       ) [ 0000000000000000000000000000000111]
br_ln104                    (br         ) [ 0000000000000000000000000001010111]
agg_result_1_2_041          (phi        ) [ 0000000000000000000000000000001110]
agg_result_1_1_035          (phi        ) [ 0000000000000000000000000000001110]
agg_result_1_0_029          (phi        ) [ 0000000000000000000000000000001110]
base_0_lcssa_i46            (phi        ) [ 0000000000000000000000000000001110]
zext_ln104                  (zext       ) [ 0000000000000000000000000000000000]
icmp_ln104_1                (icmp       ) [ 0000000000000000000000000000000000]
add_ln104                   (add        ) [ 0000000000000000000000000000000000]
select_ln104                (select     ) [ 0000000000000000000000000000000010]
call_ln832                  (call       ) [ 0000000000000000000000000000000000]
empty_39                    (phi        ) [ 0000000000000000000000000000000001]
agg_result_1_2_040_loc_load (load       ) [ 0000000000000000000000000000000000]
agg_result_1_1_034_loc_load (load       ) [ 0000000000000000000000000000000000]
agg_result_1_0_028_loc_load (load       ) [ 0000000000000000000000000000000000]
br_ln0                      (br         ) [ 0000000000000000000000000000000000]
agg_result_1_2_0            (phi        ) [ 0000000000000000000000000000000001]
agg_result_1_1_0            (phi        ) [ 0000000000000000000000000000000001]
agg_result_1_0_0            (phi        ) [ 0000000000000000000000000000000001]
c_p_1                       (phi        ) [ 0000000000000000000000000000000001]
sext_ln785                  (sext       ) [ 0000000000000000000000000000000000]
mrv                         (insertvalue) [ 0000000000000000000000000000000000]
mrv_1                       (insertvalue) [ 0000000000000000000000000000000000]
mrv_2                       (insertvalue) [ 0000000000000000000000000000000000]
mrv_3                       (insertvalue) [ 0000000000000000000000000000000000]
ret_ln839                   (ret        ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_791_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_34_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_169_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_187_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_169_123"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_187_124"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/.1_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="agg_result_1_0_028_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_0_028_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="agg_result_1_1_034_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_1_034_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="agg_result_1_2_040_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_2_040_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="agg_result_1_0_031_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_0_031_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_1_1_037_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_1_037_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="agg_result_1_2_043_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_2_043_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="idx_tmp_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="eps_load_3_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_3_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="eps_load_4_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_4_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="eps_load_5_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_5_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="num_res_assign_load_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_assign_load_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="num_res_assign_load_3_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_assign_load_3_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="num_res_assign_load_4_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_assign_load_4_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="eps_tmp_2_01_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_2_01_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="eps_tmp_0_04_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_0_04_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="eps_tmp_1_05_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_05_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="eps_load_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="eps_load_1_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_1_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="eps_load_2_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_load_2_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="eps_0_0_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_0_0_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="eps_1_0_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_0_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="eps_2_0_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_2_0_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="b_norm_load_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_load_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b_norm_load_1_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_load_1_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_norm_1_02_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_1_02_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="b_norm_2_03_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_norm_2_03_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="this_num_load_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="this_num_load_1_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_1_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="aux_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="aux_1_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_11_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read411_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read411/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_12_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="agg_result_1_2_041_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_2_041 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="agg_result_1_2_041_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="5"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2_041/31 "/>
</bind>
</comp>

<comp id="214" class="1005" name="agg_result_1_1_035_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_035 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="agg_result_1_1_035_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="5"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_035/31 "/>
</bind>
</comp>

<comp id="224" class="1005" name="agg_result_1_0_029_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_0_029 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="agg_result_1_0_029_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="6"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0_029/31 "/>
</bind>
</comp>

<comp id="234" class="1005" name="base_0_lcssa_i46_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i46 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="base_0_lcssa_i46_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i46/31 "/>
</bind>
</comp>

<comp id="246" class="1005" name="empty_39_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="4"/>
<pin id="248" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_39_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="4"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="3" slack="2"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/33 "/>
</bind>
</comp>

<comp id="257" class="1005" name="agg_result_1_2_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_2_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="agg_result_1_2_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="7"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2_0/33 "/>
</bind>
</comp>

<comp id="268" class="1005" name="agg_result_1_1_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="agg_result_1_1_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="7"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_1_0/33 "/>
</bind>
</comp>

<comp id="279" class="1005" name="agg_result_1_0_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="agg_result_1_0_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="8"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0_0/33 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c_p_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="6"/>
<pin id="292" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="c_p_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="c_p_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="6"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="3" slack="2"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_p_1/33 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="0" index="3" bw="32" slack="0"/>
<pin id="315" dir="0" index="4" bw="32" slack="0"/>
<pin id="316" dir="0" index="5" bw="32" slack="0"/>
<pin id="317" dir="0" index="6" bw="32" slack="0"/>
<pin id="318" dir="0" index="7" bw="32" slack="0"/>
<pin id="319" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="32" slack="2"/>
<pin id="329" dir="0" index="4" bw="32" slack="2"/>
<pin id="330" dir="0" index="5" bw="32" slack="2"/>
<pin id="331" dir="0" index="6" bw="32" slack="2"/>
<pin id="332" dir="0" index="7" bw="32" slack="2"/>
<pin id="333" dir="0" index="8" bw="32" slack="2"/>
<pin id="334" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="0" index="5" bw="32" slack="0"/>
<pin id="343" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="6"/>
<pin id="350" dir="0" index="3" bw="32" slack="6"/>
<pin id="351" dir="0" index="4" bw="32" slack="6"/>
<pin id="352" dir="0" index="5" bw="32" slack="6"/>
<pin id="353" dir="0" index="6" bw="32" slack="6"/>
<pin id="354" dir="0" index="7" bw="32" slack="6"/>
<pin id="355" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="0" index="3" bw="32" slack="0"/>
<pin id="362" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="365" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="5" bw="32" slack="10"/>
<pin id="374" dir="0" index="6" bw="32" slack="10"/>
<pin id="375" dir="0" index="7" bw="32" slack="10"/>
<pin id="376" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2"/>
<pin id="381" dir="0" index="2" bw="32" slack="1"/>
<pin id="382" dir="0" index="3" bw="32" slack="1"/>
<pin id="383" dir="0" index="4" bw="32" slack="26"/>
<pin id="384" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln832/27 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="3"/>
<pin id="389" dir="0" index="2" bw="32" slack="3"/>
<pin id="390" dir="0" index="3" bw="32" slack="4"/>
<pin id="391" dir="0" index="4" bw="2" slack="0"/>
<pin id="392" dir="0" index="5" bw="2" slack="0"/>
<pin id="393" dir="0" index="6" bw="32" slack="28"/>
<pin id="394" dir="0" index="7" bw="32" slack="28"/>
<pin id="395" dir="0" index="8" bw="32" slack="28"/>
<pin id="396" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln832/29 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="0" index="4" bw="2" slack="0"/>
<pin id="404" dir="0" index="5" bw="3" slack="0"/>
<pin id="405" dir="0" index="6" bw="32" slack="30"/>
<pin id="406" dir="0" index="7" bw="32" slack="30"/>
<pin id="407" dir="0" index="8" bw="32" slack="30"/>
<pin id="408" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln832/31 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/5 tmp_52/6 tmp_3/9 tmp_2/10 tmp_5/13 tmp_6/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/6 tmp_4/10 tmp_7/14 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="16"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_68/17 tmp_69/18 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="17"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_70/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_57/26 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_3 tmp_5 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 tmp_2 tmp_6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_4 tmp_7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="b_norm_2_03_loc_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_2_03_loc_load/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="b_norm_1_02_loc_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_1_02_loc_load/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="b_norm_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="4"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_load/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="b_norm_load_1_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="4"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_norm_load_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="eps_2_0_loc_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="4"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_0_loc_load/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="eps_1_0_loc_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="4"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_0_loc_load/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="eps_0_0_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="4"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_0_0_loc_load/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="eps_load_2_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="4"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load_2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="this_num_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="5"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="this_num_load_5_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="5"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load_5/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="eps_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="5"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="eps_load_1_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load_1/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="eps_tmp_1_05_loc_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="8"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_05_loc_load/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="eps_tmp_0_04_loc_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="8"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_0_04_loc_load/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="eps_tmp_2_01_loc_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="8"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_2_01_loc_load/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="num_res_assign_load_3_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="8"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_assign_load_3/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="num_res_assign_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="9"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_assign_load/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="num_res_assign_load_2_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="9"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_assign_load_2/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="eps_load_5_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="12"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load_5/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="eps_load_3_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="13"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load_3/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="eps_load_4_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="13"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_load_4/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bitcast_ln77_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/27 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_56_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/27 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln77_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/27 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln77_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/27 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln77_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="23" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_1/27 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln77_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/27 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln77_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/27 "/>
</bind>
</comp>

<comp id="581" class="1004" name="idx_tmp_loc_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="28"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/29 "/>
</bind>
</comp>

<comp id="584" class="1004" name="empty_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/29 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln92_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="3" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/29 "/>
</bind>
</comp>

<comp id="595" class="1004" name="xor_ln92_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/29 "/>
</bind>
</comp>

<comp id="602" class="1004" name="agg_result_1_2_043_loc_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="30"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_2_043_loc_load/31 "/>
</bind>
</comp>

<comp id="606" class="1004" name="agg_result_1_1_037_loc_load_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="30"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_1_037_loc_load/31 "/>
</bind>
</comp>

<comp id="610" class="1004" name="agg_result_1_0_031_loc_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="30"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_0_031_loc_load/31 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sub_ln97_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="2"/>
<pin id="617" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/31 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln97_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/31 "/>
</bind>
</comp>

<comp id="623" class="1004" name="base_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/31 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_71_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/31 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln104_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/31 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln104_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/31 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln104_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_1/31 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln104_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/31 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln104_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/31 "/>
</bind>
</comp>

<comp id="667" class="1004" name="agg_result_1_2_040_loc_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="32"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_2_040_loc_load/33 "/>
</bind>
</comp>

<comp id="671" class="1004" name="agg_result_1_1_034_loc_load_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="32"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_1_034_loc_load/33 "/>
</bind>
</comp>

<comp id="675" class="1004" name="agg_result_1_0_028_loc_load_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="32"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_0_028_loc_load/33 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln785_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln785/33 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mrv_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="128" slack="0"/>
<pin id="685" dir="0" index="1" bw="3" slack="0"/>
<pin id="686" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/33 "/>
</bind>
</comp>

<comp id="689" class="1004" name="mrv_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="128" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/33 "/>
</bind>
</comp>

<comp id="695" class="1004" name="mrv_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="128" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/33 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mrv_3_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="128" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/33 "/>
</bind>
</comp>

<comp id="707" class="1005" name="p_read_11_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="712" class="1005" name="p_read411_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read411 "/>
</bind>
</comp>

<comp id="717" class="1005" name="p_read_12_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="724" class="1005" name="agg_result_1_0_028_loc_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="30"/>
<pin id="726" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="agg_result_1_0_028_loc "/>
</bind>
</comp>

<comp id="730" class="1005" name="agg_result_1_1_034_loc_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="30"/>
<pin id="732" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="agg_result_1_1_034_loc "/>
</bind>
</comp>

<comp id="736" class="1005" name="agg_result_1_2_040_loc_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="30"/>
<pin id="738" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="agg_result_1_2_040_loc "/>
</bind>
</comp>

<comp id="742" class="1005" name="agg_result_1_0_031_loc_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="28"/>
<pin id="744" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="agg_result_1_0_031_loc "/>
</bind>
</comp>

<comp id="748" class="1005" name="agg_result_1_1_037_loc_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="28"/>
<pin id="750" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="agg_result_1_1_037_loc "/>
</bind>
</comp>

<comp id="754" class="1005" name="agg_result_1_2_043_loc_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="28"/>
<pin id="756" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="agg_result_1_2_043_loc "/>
</bind>
</comp>

<comp id="760" class="1005" name="idx_tmp_loc_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="26"/>
<pin id="762" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="766" class="1005" name="eps_load_3_loc_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="10"/>
<pin id="768" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_load_3_loc "/>
</bind>
</comp>

<comp id="772" class="1005" name="eps_load_4_loc_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="10"/>
<pin id="774" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_load_4_loc "/>
</bind>
</comp>

<comp id="778" class="1005" name="eps_load_5_loc_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="10"/>
<pin id="780" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="eps_load_5_loc "/>
</bind>
</comp>

<comp id="784" class="1005" name="num_res_assign_load_loc_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="6"/>
<pin id="786" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="num_res_assign_load_loc "/>
</bind>
</comp>

<comp id="790" class="1005" name="num_res_assign_load_3_loc_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="6"/>
<pin id="792" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="num_res_assign_load_3_loc "/>
</bind>
</comp>

<comp id="796" class="1005" name="num_res_assign_load_4_loc_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="6"/>
<pin id="798" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="num_res_assign_load_4_loc "/>
</bind>
</comp>

<comp id="802" class="1005" name="eps_tmp_2_01_loc_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="6"/>
<pin id="804" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="eps_tmp_2_01_loc "/>
</bind>
</comp>

<comp id="808" class="1005" name="eps_tmp_0_04_loc_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="6"/>
<pin id="810" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="eps_tmp_0_04_loc "/>
</bind>
</comp>

<comp id="814" class="1005" name="eps_tmp_1_05_loc_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="6"/>
<pin id="816" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="eps_tmp_1_05_loc "/>
</bind>
</comp>

<comp id="820" class="1005" name="eps_load_loc_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_load_loc "/>
</bind>
</comp>

<comp id="826" class="1005" name="eps_load_1_loc_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="2"/>
<pin id="828" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_load_1_loc "/>
</bind>
</comp>

<comp id="832" class="1005" name="eps_load_2_loc_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2"/>
<pin id="834" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_load_2_loc "/>
</bind>
</comp>

<comp id="838" class="1005" name="eps_0_0_loc_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_0_0_loc "/>
</bind>
</comp>

<comp id="844" class="1005" name="eps_1_0_loc_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_0_loc "/>
</bind>
</comp>

<comp id="850" class="1005" name="eps_2_0_loc_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2"/>
<pin id="852" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_2_0_loc "/>
</bind>
</comp>

<comp id="856" class="1005" name="b_norm_load_loc_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_norm_load_loc "/>
</bind>
</comp>

<comp id="862" class="1005" name="b_norm_load_1_loc_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_norm_load_1_loc "/>
</bind>
</comp>

<comp id="868" class="1005" name="b_norm_1_02_loc_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_norm_1_02_loc "/>
</bind>
</comp>

<comp id="874" class="1005" name="b_norm_2_03_loc_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_norm_2_03_loc "/>
</bind>
</comp>

<comp id="880" class="1005" name="this_num_load_loc_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_loc "/>
</bind>
</comp>

<comp id="886" class="1005" name="this_num_load_1_loc_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_1_loc "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_68_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_69_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_70_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="981" class="1005" name="and_ln77_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="6"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="985" class="1005" name="empty_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="2" slack="1"/>
<pin id="987" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="991" class="1005" name="icmp_ln92_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="2"/>
<pin id="993" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="995" class="1005" name="xor_ln92_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="2" slack="1"/>
<pin id="997" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_71_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="2"/>
<pin id="1011" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln104_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="select_ln104_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="1"/>
<pin id="1021" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="223"><net_src comp="217" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="233"><net_src comp="227" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="250" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="192" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="186" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="198" pin="2"/><net_sink comp="310" pin=3"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="356"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="207" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="217" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="227" pin="4"/><net_sink comp="398" pin=3"/></net>

<net id="413"><net_src comp="238" pin="4"/><net_sink comp="398" pin=4"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="414" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="445"><net_src comp="414" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="452"><net_src comp="419" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="357" pin=3"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="540" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="543" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="553" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="36" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="431" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="593"><net_src comp="581" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="584" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="42" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="595" pin="2"/><net_sink comp="386" pin=5"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="609"><net_src comp="606" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="618"><net_src comp="46" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="48" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="623" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="634"><net_src comp="619" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="50" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="623" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="42" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="238" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="238" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="642" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="54" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="56" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="658" pin="3"/><net_sink comp="398" pin=5"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="682"><net_src comp="294" pin="6"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="282" pin="6"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="271" pin="6"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="260" pin="6"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="186" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="715"><net_src comp="192" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="720"><net_src comp="198" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="727"><net_src comp="66" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="398" pin=8"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="733"><net_src comp="70" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="398" pin=7"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="739"><net_src comp="74" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="745"><net_src comp="78" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="386" pin=8"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="751"><net_src comp="82" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="386" pin=7"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="757"><net_src comp="86" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="386" pin=6"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="763"><net_src comp="90" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="769"><net_src comp="94" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="367" pin=7"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="775"><net_src comp="98" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="367" pin=6"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="781"><net_src comp="102" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="367" pin=5"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="787"><net_src comp="106" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="346" pin=7"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="793"><net_src comp="110" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="799"><net_src comp="114" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="805"><net_src comp="118" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="811"><net_src comp="122" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="817"><net_src comp="126" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="823"><net_src comp="130" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="829"><net_src comp="134" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="324" pin=7"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="835"><net_src comp="138" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="324" pin=6"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="841"><net_src comp="142" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="324" pin=5"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="847"><net_src comp="146" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="853"><net_src comp="150" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="859"><net_src comp="154" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="310" pin=7"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="865"><net_src comp="158" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="871"><net_src comp="162" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="310" pin=5"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="877"><net_src comp="166" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="883"><net_src comp="170" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="889"><net_src comp="174" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="958"><net_src comp="423" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="963"><net_src comp="955" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="964"><net_src comp="955" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="968"><net_src comp="423" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="972"><net_src comp="965" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="976"><net_src comp="427" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="378" pin=3"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="984"><net_src comp="575" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="584" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="994"><net_src comp="589" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="595" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="386" pin=5"/></net>

<net id="1012"><net_src comp="630" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="1018"><net_src comp="636" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="658" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="398" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator/.1 : p_read | {1 }
	Port: operator/.1 : p_read4 | {1 }
	Port: operator/.1 : p_read5 | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		call_ln0 : 1
		tmp : 1
	State 6
		tmp_52 : 1
		tmp_1 : 1
	State 7
	State 8
	State 9
		call_ln0 : 1
		tmp_3 : 1
	State 10
		tmp_2 : 1
		tmp_4 : 1
	State 11
	State 12
	State 13
		tmp_5 : 1
	State 14
		tmp_6 : 1
		tmp_7 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_56 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_1 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
	State 28
	State 29
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln832 : 2
	State 30
	State 31
		zext_ln97 : 1
		base : 1
		tmp_71 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_1_2_041 : 4
		agg_result_1_1_035 : 4
		agg_result_1_0_029 : 4
		base_0_lcssa_i46 : 4
		zext_ln104 : 5
		icmp_ln104_1 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln832 : 8
	State 32
	State 33
		agg_result_1_2_0 : 1
		agg_result_1_1_0 : 1
		agg_result_1_0_0 : 1
		c_p_1 : 1
		sext_ln785 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln839 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  grp_operator_1_Pipeline_VITIS_LOOP_21_1_s_fu_304 |    0    |    0    |    66   |    31   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310  |    0    |  0.427  |   260   |   226   |
|          |   grp_operator_1_Pipeline_VITIS_LOOP_34_1_fu_324  |    3    |    0    |   357   |   166   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_169_1_fu_336  |    15   |    0    |   1525  |   1258  |
|   call   |  grp_operator_1_Pipeline_VITIS_LOOP_187_1_fu_346  |    0    |  0.427  |   199   |    26   |
|          | grp_operator_1_Pipeline_VITIS_LOOP_169_123_fu_357 |    15   |    0    |   1525  |   1258  |
|          | grp_operator_1_Pipeline_VITIS_LOOP_187_124_fu_367 |    0    |  0.427  |   103   |    26   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_84_1_s_fu_378 |    0    |  0.427  |   199   |   131   |
|          |  grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386 |    0    |    0    |   199   |    41   |
|          | grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398 |    0    |    0    |   224   |   100   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                     grp_fu_414                    |    2    |    0    |   227   |   214   |
|          |                     grp_fu_419                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  icmp_ln77_fu_557                 |    0    |    0    |    0    |    11   |
|          |                 icmp_ln77_1_fu_563                |    0    |    0    |    0    |    16   |
|   icmp   |                  icmp_ln92_fu_589                 |    0    |    0    |    0    |    20   |
|          |                 icmp_ln104_fu_636                 |    0    |    0    |    0    |    8    |
|          |                icmp_ln104_1_fu_646                |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    base_fu_623                    |    0    |    0    |    0    |    9    |
|    add   |                   tmp_71_fu_630                   |    0    |    0    |    0    |    10   |
|          |                  add_ln104_fu_652                 |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    sub   |                  sub_ln97_fu_614                  |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  select  |                select_ln104_fu_658                |    0    |    0    |    0    |    3    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                   or_ln77_fu_569                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    and   |                  and_ln77_fu_575                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    xor   |                  xor_ln92_fu_595                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |               p_read_11_read_fu_186               |    0    |    0    |    0    |    0    |
|   read   |               p_read411_read_fu_192               |    0    |    0    |    0    |    0    |
|          |               p_read_12_read_fu_198               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                     grp_fu_423                    |    0    |    0    |    0    |    0    |
|          |                     grp_fu_427                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                     grp_fu_431                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                   tmp_56_fu_543                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 trunc_ln77_fu_553                 |    0    |    0    |    0    |    0    |
|          |                    empty_fu_584                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   zext   |                  zext_ln97_fu_619                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln104_fu_642                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   sext   |                 sext_ln785_fu_679                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                     mrv_fu_683                    |    0    |    0    |    0    |    0    |
|insertvalue|                    mrv_1_fu_689                   |    0    |    0    |    0    |    0    |
|          |                    mrv_2_fu_695                   |    0    |    0    |    0    |    0    |
|          |                    mrv_3_fu_701                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    37   |  1.708  |   5111  |   3800  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
| aux |    0   |   64   |    3   |    0   |
|aux_1|    0   |   64   |    3   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   128  |    6   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|  agg_result_1_0_028_loc_reg_724 |   32   |
|    agg_result_1_0_029_reg_224   |   32   |
|  agg_result_1_0_031_loc_reg_742 |   32   |
|     agg_result_1_0_0_reg_279    |   32   |
|  agg_result_1_1_034_loc_reg_730 |   32   |
|    agg_result_1_1_035_reg_214   |   32   |
|  agg_result_1_1_037_loc_reg_748 |   32   |
|     agg_result_1_1_0_reg_268    |   32   |
|  agg_result_1_2_040_loc_reg_736 |   32   |
|    agg_result_1_2_041_reg_204   |   32   |
|  agg_result_1_2_043_loc_reg_754 |   32   |
|     agg_result_1_2_0_reg_257    |   32   |
|         and_ln77_reg_981        |    1   |
|     b_norm_1_02_loc_reg_868     |   32   |
|     b_norm_2_03_loc_reg_874     |   32   |
|    b_norm_load_1_loc_reg_862    |   32   |
|     b_norm_load_loc_reg_856     |   32   |
|     base_0_lcssa_i46_reg_234    |    2   |
|          c_p_1_reg_290          |    3   |
|         empty_39_reg_246        |    3   |
|          empty_reg_985          |    2   |
|       eps_0_0_loc_reg_838       |   32   |
|       eps_1_0_loc_reg_844       |   32   |
|       eps_2_0_loc_reg_850       |   32   |
|      eps_load_1_loc_reg_826     |   32   |
|      eps_load_2_loc_reg_832     |   32   |
|      eps_load_3_loc_reg_766     |   32   |
|      eps_load_4_loc_reg_772     |   32   |
|      eps_load_5_loc_reg_778     |   32   |
|       eps_load_loc_reg_820      |   32   |
|     eps_tmp_0_04_loc_reg_808    |   32   |
|     eps_tmp_1_05_loc_reg_814    |   32   |
|     eps_tmp_2_01_loc_reg_802    |   32   |
|       icmp_ln104_reg_1015       |    1   |
|        icmp_ln92_reg_991        |    1   |
|       idx_tmp_loc_reg_760       |   32   |
|num_res_assign_load_3_loc_reg_790|   32   |
|num_res_assign_load_4_loc_reg_796|   32   |
| num_res_assign_load_loc_reg_784 |   32   |
|        p_read411_reg_712        |   32   |
|        p_read_11_reg_707        |   32   |
|        p_read_12_reg_717        |   32   |
|             reg_436             |   32   |
|             reg_442             |   32   |
|             reg_449             |   32   |
|      select_ln104_reg_1019      |    3   |
|   this_num_load_1_loc_reg_886   |   32   |
|    this_num_load_loc_reg_880    |   32   |
|          tmp_68_reg_955         |   32   |
|          tmp_69_reg_965         |   32   |
|          tmp_70_reg_973         |   32   |
|         tmp_71_reg_1009         |    3   |
|         xor_ln92_reg_995        |    2   |
+---------------------------------+--------+
|              Total              |  1397  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|              base_0_lcssa_i46_reg_234             |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_791_1_fu_310  |  p3  |   2  |  32  |   64   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_1_Pipeline_VITIS_LOOP_92_2_s_fu_386 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_1_Pipeline_VITIS_LOOP_104_3_s_fu_398 |  p5  |   2  |   3  |    6   ||    9    |
|                     grp_fu_414                    |  p0  |   5  |  32  |   160  ||    26   |
|                     grp_fu_414                    |  p1  |   6  |  32  |   192  ||    31   |
|                     grp_fu_419                    |  p0  |   3  |  32  |   96   ||    14   |
|                     grp_fu_419                    |  p1  |   3  |  32  |   96   ||    14   |
|                     grp_fu_423                    |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   818  ||  5.565  ||   157   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   37   |    1   |  5111  |  3800  |    -   |
|   Memory  |    0   |    -   |    -   |   128  |    6   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   157  |    -   |
|  Register |    -   |    -   |    -   |  1397  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   37   |    7   |  6636  |  3963  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
