|GunFight_mist
LED <= <VCC>
VGA_R[0] <= mist_video:mist_video.VGA_R
VGA_R[1] <= mist_video:mist_video.VGA_R
VGA_R[2] <= mist_video:mist_video.VGA_R
VGA_R[3] <= mist_video:mist_video.VGA_R
VGA_R[4] <= mist_video:mist_video.VGA_R
VGA_R[5] <= mist_video:mist_video.VGA_R
VGA_G[0] <= mist_video:mist_video.VGA_G
VGA_G[1] <= mist_video:mist_video.VGA_G
VGA_G[2] <= mist_video:mist_video.VGA_G
VGA_G[3] <= mist_video:mist_video.VGA_G
VGA_G[4] <= mist_video:mist_video.VGA_G
VGA_G[5] <= mist_video:mist_video.VGA_G
VGA_B[0] <= mist_video:mist_video.VGA_B
VGA_B[1] <= mist_video:mist_video.VGA_B
VGA_B[2] <= mist_video:mist_video.VGA_B
VGA_B[3] <= mist_video:mist_video.VGA_B
VGA_B[4] <= mist_video:mist_video.VGA_B
VGA_B[5] <= mist_video:mist_video.VGA_B
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
AUDIO_L <= dac:dac.dac_o
AUDIO_R <= dac:dac.dac_o
SPI_SCK => SPI_SCK.IN2
SPI_DO <= user_io:user_io.SPI_MISO
SPI_DI => SPI_DI.IN2
SPI_SS2 => ~NO_FANOUT~
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
CLOCK_27 => CLOCK_27.IN1


|GunFight_mist|pll:pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|GunFight_mist|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|GunFight_mist|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|GunFight_mist|invaderst:invaderst
Rst_n => Rst_n_s_i.ACLR
Rst_n => Rst_n_r.ACLR
Clk => mw8080:u_mw8080.Clk
Clk => SoundCtrl5[0]~reg0.CLK
Clk => SoundCtrl5[1]~reg0.CLK
Clk => SoundCtrl5[2]~reg0.CLK
Clk => SoundCtrl5[3]~reg0.CLK
Clk => SoundCtrl5[4]~reg0.CLK
Clk => SoundCtrl5[5]~reg0.CLK
Clk => SoundCtrl3[0]~reg0.CLK
Clk => SoundCtrl3[1]~reg0.CLK
Clk => SoundCtrl3[2]~reg0.CLK
Clk => SoundCtrl3[3]~reg0.CLK
Clk => SoundCtrl3[4]~reg0.CLK
Clk => SoundCtrl3[5]~reg0.CLK
Clk => EA[0].CLK
Clk => EA[1].CLK
Clk => EA[2].CLK
Clk => D5[1].CLK
Clk => D5[2].CLK
Clk => D5[3].CLK
Clk => D5[4].CLK
Clk => D5[5].CLK
Clk => D5[6].CLK
Clk => D5[7].CLK
Clk => D5[8].CLK
Clk => D5[9].CLK
Clk => D5[10].CLK
Clk => D5[11].CLK
Clk => D5[12].CLK
Clk => D5[13].CLK
Clk => D5[14].CLK
Clk => D5[15].CLK
Clk => OldSample.CLK
Clk => Rst_n_s_i.CLK
Clk => Rst_n_r.CLK
Clk => state2[0].IN1
Clk => state1[0].IN1
ENA <= mw8080:u_mw8080.ENA
Coin => Mux1.IN2
Sel1Player => Mux0.IN2
Sel2Player => ~NO_FANOUT~
Fire1 => Mux0.IN0
Fire2 => Mux0.IN1
GunUp1 => process_0.IN1
GunDown1 => process_0.IN1
MoveLeft1 => Mux5.IN1
MoveRight1 => Mux4.IN1
MoveUp1 => Mux7.IN1
MoveDown1 => Mux6.IN1
GunUp2 => process_0.IN1
GunDown2 => process_0.IN1
MoveLeft2 => Mux5.IN2
MoveRight2 => Mux4.IN2
MoveUp2 => Mux7.IN2
MoveDown2 => Mux6.IN2
DIP[1] => ~NO_FANOUT~
DIP[2] => ~NO_FANOUT~
DIP[3] => ~NO_FANOUT~
DIP[4] => ~NO_FANOUT~
DIP[5] => ~NO_FANOUT~
DIP[6] => ~NO_FANOUT~
DIP[7] => ~NO_FANOUT~
DIP[8] => ~NO_FANOUT~
RDB[0] => mw8080:u_mw8080.RDB[0]
RDB[1] => mw8080:u_mw8080.RDB[1]
RDB[2] => mw8080:u_mw8080.RDB[2]
RDB[3] => mw8080:u_mw8080.RDB[3]
RDB[4] => mw8080:u_mw8080.RDB[4]
RDB[5] => mw8080:u_mw8080.RDB[5]
RDB[6] => mw8080:u_mw8080.RDB[6]
RDB[7] => mw8080:u_mw8080.RDB[7]
IB[0] => mw8080:u_mw8080.IB[0]
IB[1] => mw8080:u_mw8080.IB[1]
IB[2] => mw8080:u_mw8080.IB[2]
IB[3] => mw8080:u_mw8080.IB[3]
IB[4] => mw8080:u_mw8080.IB[4]
IB[5] => mw8080:u_mw8080.IB[5]
IB[6] => mw8080:u_mw8080.IB[6]
IB[7] => mw8080:u_mw8080.IB[7]
RWD[0] <= mw8080:u_mw8080.DB[0]
RWD[1] <= mw8080:u_mw8080.DB[1]
RWD[2] <= mw8080:u_mw8080.DB[2]
RWD[3] <= mw8080:u_mw8080.DB[3]
RWD[4] <= mw8080:u_mw8080.DB[4]
RWD[5] <= mw8080:u_mw8080.DB[5]
RWD[6] <= mw8080:u_mw8080.DB[6]
RWD[7] <= mw8080:u_mw8080.DB[7]
RAB[0] <= mw8080:u_mw8080.RAB[0]
RAB[1] <= mw8080:u_mw8080.RAB[1]
RAB[2] <= mw8080:u_mw8080.RAB[2]
RAB[3] <= mw8080:u_mw8080.RAB[3]
RAB[4] <= mw8080:u_mw8080.RAB[4]
RAB[5] <= mw8080:u_mw8080.RAB[5]
RAB[6] <= mw8080:u_mw8080.RAB[6]
RAB[7] <= mw8080:u_mw8080.RAB[7]
RAB[8] <= mw8080:u_mw8080.RAB[8]
RAB[9] <= mw8080:u_mw8080.RAB[9]
RAB[10] <= mw8080:u_mw8080.RAB[10]
RAB[11] <= mw8080:u_mw8080.RAB[11]
RAB[12] <= mw8080:u_mw8080.RAB[12]
AD[0] <= mw8080:u_mw8080.AD[0]
AD[1] <= mw8080:u_mw8080.AD[1]
AD[2] <= mw8080:u_mw8080.AD[2]
AD[3] <= mw8080:u_mw8080.AD[3]
AD[4] <= mw8080:u_mw8080.AD[4]
AD[5] <= mw8080:u_mw8080.AD[5]
AD[6] <= mw8080:u_mw8080.AD[6]
AD[7] <= mw8080:u_mw8080.AD[7]
AD[8] <= mw8080:u_mw8080.AD[8]
AD[9] <= mw8080:u_mw8080.AD[9]
AD[10] <= mw8080:u_mw8080.AD[10]
AD[11] <= mw8080:u_mw8080.AD[11]
AD[12] <= mw8080:u_mw8080.AD[12]
AD[13] <= mw8080:u_mw8080.AD[13]
AD[14] <= mw8080:u_mw8080.AD[14]
AD[15] <= mw8080:u_mw8080.AD[15]
SoundCtrl3[0] <= SoundCtrl3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl3[1] <= SoundCtrl3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl3[2] <= SoundCtrl3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl3[3] <= SoundCtrl3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl3[4] <= SoundCtrl3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl3[5] <= SoundCtrl3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[0] <= SoundCtrl5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[1] <= SoundCtrl5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[2] <= SoundCtrl5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[3] <= SoundCtrl5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[4] <= SoundCtrl5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoundCtrl5[5] <= SoundCtrl5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rst_n_s <= Rst_n_s_i.DB_MAX_OUTPUT_PORT_TYPE
RWE_n <= mw8080:u_mw8080.RWE_n
Video <= mw8080:u_mw8080.Video
HSync <= mw8080:u_mw8080.HSync
VSync <= mw8080:u_mw8080.VSync


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080
Rst_n => T8080se:u_8080.RESET_n
Rst_n => CntE7[0].ACLR
Rst_n => CntE7[1].ACLR
Rst_n => CntE7[2].ACLR
Rst_n => CntE7[3].ACLR
Rst_n => CntE7[4].ACLR
Rst_n => CntE6[0].ACLR
Rst_n => CntE6[1].ACLR
Rst_n => CntE6[2].ACLR
Rst_n => CntE6[3].ACLR
Rst_n => CntE5[0].ACLR
Rst_n => CntE5[1].ACLR
Rst_n => CntE5[2].ACLR
Rst_n => CntE5[3].ACLR
Rst_n => CntE5[4].ACLR
Rst_n => CntD5[0].ACLR
Rst_n => CntD5[1].ACLR
Rst_n => CntD5[2].ACLR
Rst_n => CntD5[3].ACLR
Rst_n => VidEn.ACLR
Rst_n => ClkEnCnt[0].ACLR
Rst_n => ClkEnCnt[1].ACLR
Rst_n => ClkEnCnt[2].ACLR
Rst_n => RR[0].ACLR
Rst_n => RR[1].ACLR
Rst_n => RR[2].ACLR
Rst_n => RR[3].ACLR
Rst_n => RR[4].ACLR
Rst_n => RR[5].ACLR
Rst_n => RR[6].ACLR
Rst_n => RR[7].ACLR
Rst_n => RR[8].ACLR
Rst_n => RR[9].ACLR
Rst_n => Ready_i.ACLR
Rst_n => Int_i.ACLR
Rst_n => IntTrigOld.ACLR
Rst_n => Status_i[0].ACLR
Rst_n => Status_i[1].ACLR
Rst_n => Status_i[2].ACLR
Rst_n => Status_i[3].ACLR
Rst_n => Status_i[4].ACLR
Rst_n => Status_i[5].ACLR
Rst_n => Status_i[6].ACLR
Rst_n => Status_i[7].ACLR
Rst_n => OldASEL.ACLR
Rst_n => Video~reg0.ACLR
Rst_n => Shift[0].ACLR
Rst_n => Shift[1].ACLR
Rst_n => Shift[2].ACLR
Rst_n => Shift[3].ACLR
Rst_n => Shift[4].ACLR
Rst_n => Shift[5].ACLR
Rst_n => Shift[6].ACLR
Rst_n => Shift[7].ACLR
Rst_n => VSync~reg0.PRESET
Rst_n => HSync~reg0.PRESET
Clk => T8080se:u_8080.CLK
Clk => VSync~reg0.CLK
Clk => HSync~reg0.CLK
Clk => Video~reg0.CLK
Clk => Shift[0].CLK
Clk => Shift[1].CLK
Clk => Shift[2].CLK
Clk => Shift[3].CLK
Clk => Shift[4].CLK
Clk => Shift[5].CLK
Clk => Shift[6].CLK
Clk => Shift[7].CLK
Clk => CntE7[0].CLK
Clk => CntE7[1].CLK
Clk => CntE7[2].CLK
Clk => CntE7[3].CLK
Clk => CntE7[4].CLK
Clk => CntE6[0].CLK
Clk => CntE6[1].CLK
Clk => CntE6[2].CLK
Clk => CntE6[3].CLK
Clk => CntE5[0].CLK
Clk => CntE5[1].CLK
Clk => CntE5[2].CLK
Clk => CntE5[3].CLK
Clk => CntE5[4].CLK
Clk => CntD5[0].CLK
Clk => CntD5[1].CLK
Clk => CntD5[2].CLK
Clk => CntD5[3].CLK
Clk => RR[0].CLK
Clk => RR[1].CLK
Clk => RR[2].CLK
Clk => RR[3].CLK
Clk => RR[4].CLK
Clk => RR[5].CLK
Clk => RR[6].CLK
Clk => RR[7].CLK
Clk => RR[8].CLK
Clk => RR[9].CLK
Clk => Ready_i.CLK
Clk => Int_i.CLK
Clk => IntTrigOld.CLK
Clk => Status_i[0].CLK
Clk => Status_i[1].CLK
Clk => Status_i[2].CLK
Clk => Status_i[3].CLK
Clk => Status_i[4].CLK
Clk => Status_i[5].CLK
Clk => Status_i[6].CLK
Clk => Status_i[7].CLK
Clk => OldASEL.CLK
Clk => VidEn.CLK
Clk => ClkEnCnt[0].CLK
Clk => ClkEnCnt[1].CLK
Clk => ClkEnCnt[2].CLK
ENA <= ClkEnCnt[2].DB_MAX_OUTPUT_PORT_TYPE
RWE_n <= RWE_n.DB_MAX_OUTPUT_PORT_TYPE
RDB[0] => RR.DATAB
RDB[0] => Shift.DATAB
RDB[1] => RR.DATAB
RDB[1] => Shift.DATAB
RDB[2] => RR.DATAB
RDB[2] => Shift.DATAB
RDB[3] => RR.DATAB
RDB[3] => Shift.DATAB
RDB[4] => RR.DATAB
RDB[4] => Shift.DATAB
RDB[5] => RR.DATAB
RDB[5] => Shift.DATAB
RDB[6] => RR.DATAB
RDB[6] => Shift.DATAB
RDB[7] => RR.DATAB
RDB[7] => Shift.DATAB
RAB[0] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[1] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[2] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[3] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[4] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[5] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[6] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[7] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[8] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[9] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[10] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[11] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
RAB[12] <= RAB.DB_MAX_OUTPUT_PORT_TYPE
Sounds[0] <= CntE7[3].DB_MAX_OUTPUT_PORT_TYPE
Sounds[1] <= CntE7[2].DB_MAX_OUTPUT_PORT_TYPE
Sounds[2] <= CntE7[1].DB_MAX_OUTPUT_PORT_TYPE
Sounds[3] <= CntE7[0].DB_MAX_OUTPUT_PORT_TYPE
Sounds[4] <= CntE6[3].DB_MAX_OUTPUT_PORT_TYPE
Sounds[5] <= CntE6[2].DB_MAX_OUTPUT_PORT_TYPE
Sounds[6] <= CntE6[1].DB_MAX_OUTPUT_PORT_TYPE
Sounds[7] <= CntE6[0].DB_MAX_OUTPUT_PORT_TYPE
Ready <= Ready_i.DB_MAX_OUTPUT_PORT_TYPE
GDB[0] => Mux7.IN2
GDB[1] => Mux6.IN2
GDB[2] => Mux5.IN2
GDB[3] => Mux4.IN2
GDB[4] => Mux3.IN1
GDB[5] => Mux2.IN2
GDB[6] => Mux1.IN2
GDB[7] => Mux0.IN2
IB[0] => Mux7.IN1
IB[1] => Mux6.IN1
IB[2] => Mux5.IN1
IB[3] => Mux4.IN1
IB[4] => Mux3.IN0
IB[5] => Mux2.IN1
IB[6] => Mux1.IN1
IB[7] => Mux0.IN1
DB[0] <= T8080se:u_8080.DO[0]
DB[1] <= T8080se:u_8080.DO[1]
DB[2] <= T8080se:u_8080.DO[2]
DB[3] <= T8080se:u_8080.DO[3]
DB[4] <= T8080se:u_8080.DO[4]
DB[5] <= T8080se:u_8080.DO[5]
DB[6] <= T8080se:u_8080.DO[6]
DB[7] <= T8080se:u_8080.DO[7]
AD[0] <= T8080se:u_8080.A[0]
AD[1] <= T8080se:u_8080.A[1]
AD[2] <= T8080se:u_8080.A[2]
AD[3] <= T8080se:u_8080.A[3]
AD[4] <= T8080se:u_8080.A[4]
AD[5] <= T8080se:u_8080.A[5]
AD[6] <= T8080se:u_8080.A[6]
AD[7] <= T8080se:u_8080.A[7]
AD[8] <= T8080se:u_8080.A[8]
AD[9] <= T8080se:u_8080.A[9]
AD[10] <= T8080se:u_8080.A[10]
AD[11] <= T8080se:u_8080.A[11]
AD[12] <= T8080se:u_8080.A[12]
AD[13] <= T8080se:u_8080.A[13]
AD[14] <= T8080se:u_8080.A[14]
AD[15] <= T8080se:u_8080.A[15]
Status[0] <= Status_i[0].DB_MAX_OUTPUT_PORT_TYPE
Status[1] <= Status_i[1].DB_MAX_OUTPUT_PORT_TYPE
Status[2] <= Status_i[2].DB_MAX_OUTPUT_PORT_TYPE
Status[3] <= Status_i[3].DB_MAX_OUTPUT_PORT_TYPE
Status[4] <= Status_i[4].DB_MAX_OUTPUT_PORT_TYPE
Status[5] <= Status_i[5].DB_MAX_OUTPUT_PORT_TYPE
Status[6] <= Status_i[6].DB_MAX_OUTPUT_PORT_TYPE
Status[7] <= Status_i[7].DB_MAX_OUTPUT_PORT_TYPE
Systb <= T8080se:u_8080.SYNC
Int <= Int_i.DB_MAX_OUTPUT_PORT_TYPE
Hold_n => T8080se:u_8080.HOLD
IntE <= T8080se:u_8080.INTE
DBin_n <= T8080se:u_8080.DBIN
Vait <= T8080se:u_8080.VAIT
HldA <= T8080se:u_8080.HLDA
Sample <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Wr <= T8080se:u_8080.WR_n
Video <= Video~reg0.DB_MAX_OUTPUT_PORT_TYPE
HSync <= HSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSync <= VSync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080|T8080se:u_8080
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => WR_n~reg0.PRESET
RESET_n => DBIN~reg0.ACLR
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => WR_n~reg0.CLK
CLK => DBIN~reg0.CLK
CLKEN => T80:u0.CEN
CLKEN => DI_Reg[0].ENA
CLKEN => DBIN~reg0.ENA
CLKEN => WR_n~reg0.ENA
CLKEN => DI_Reg[7].ENA
CLKEN => DI_Reg[6].ENA
CLKEN => DI_Reg[5].ENA
CLKEN => DI_Reg[4].ENA
CLKEN => DI_Reg[3].ENA
CLKEN => DI_Reg[2].ENA
CLKEN => DI_Reg[1].ENA
READY => process_0.IN1
READY => T80:u0.WAIT_n
READY => process_0.IN1
READY => process_0.IN1
HOLD => ~NO_FANOUT~
INT => T80:u0.INT_n
INTE <= T80:u0.IntE
DBIN <= DBIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
VAIT <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
HLDA <= T80:u0.BUSAK_n
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= T80:u0.DO[2]
DO[3] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080|T8080se:u_8080|T80:u0
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => TmpAddr[0].ACLR
RESET_n => TmpAddr[1].ACLR
RESET_n => TmpAddr[2].ACLR
RESET_n => TmpAddr[3].ACLR
RESET_n => TmpAddr[4].ACLR
RESET_n => TmpAddr[5].ACLR
RESET_n => TmpAddr[6].ACLR
RESET_n => TmpAddr[7].ACLR
RESET_n => TmpAddr[8].ACLR
RESET_n => TmpAddr[9].ACLR
RESET_n => TmpAddr[10].ACLR
RESET_n => TmpAddr[11].ACLR
RESET_n => TmpAddr[12].ACLR
RESET_n => TmpAddr[13].ACLR
RESET_n => TmpAddr[14].ACLR
RESET_n => TmpAddr[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => NMI_s.ACLR
RESET_n => INT_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => OldNMI_n.ACLR
CLK_n => T80_Reg:Regs.Clk
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => NMI_s.CLK
CLK_n => INT_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => TmpAddr[0].CLK
CLK_n => TmpAddr[1].CLK
CLK_n => TmpAddr[2].CLK
CLK_n => TmpAddr[3].CLK
CLK_n => TmpAddr[4].CLK
CLK_n => TmpAddr[5].CLK
CLK_n => TmpAddr[6].CLK
CLK_n => TmpAddr[7].CLK
CLK_n => TmpAddr[8].CLK
CLK_n => TmpAddr[9].CLK
CLK_n => TmpAddr[10].CLK
CLK_n => TmpAddr[11].CLK
CLK_n => TmpAddr[12].CLK
CLK_n => TmpAddr[13].CLK
CLK_n => TmpAddr[14].CLK
CLK_n => TmpAddr[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => RFSH_n~reg0.ENA
CEN => OldNMI_n.ENA
CEN => BusReq_s.ENA
CEN => INT_s.ENA
CEN => M1_n~reg0.ENA
CEN => NMI_s.ENA
CEN => MCycle[2].ENA
CEN => MCycle[1].ENA
CEN => MCycle[0].ENA
CEN => TState[2].ENA
CEN => TState[1].ENA
CEN => TState[0].ENA
CEN => Pre_XY_F_M[2].ENA
CEN => Pre_XY_F_M[1].ENA
CEN => Pre_XY_F_M[0].ENA
CEN => Halt_FF.ENA
CEN => BusAck.ENA
CEN => NMICycle.ENA
CEN => IntCycle.ENA
CEN => IntE_FF1.ENA
CEN => IntE_FF2.ENA
CEN => No_BTR.ENA
CEN => Auto_Wait_t1.ENA
CEN => Auto_Wait_t2.ENA
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => INT_s.DATAIN
NMI_n => process_6.IN1
NMI_n => OldNMI_n.DATAIN
BUSRQ_n => BusReq_s.DATAIN
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => A.DATAA
DI[0] => Mux7.IN7
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add1.IN32
DI[0] => Add4.IN32
DI[0] => TmpAddr.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => F.IN0
DI[0] => Mux91.IN15
DI[0] => Mux99.IN10
DI[0] => Equal18.IN7
DI[1] => Save_Mux.DATAB
DI[1] => A.DATAA
DI[1] => Mux6.IN7
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add1.IN31
DI[1] => Add4.IN31
DI[1] => TmpAddr.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => F.IN1
DI[1] => Mux90.IN15
DI[1] => Mux98.IN10
DI[1] => Equal18.IN6
DI[2] => Save_Mux.DATAB
DI[2] => A.DATAA
DI[2] => Mux5.IN7
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add1.IN30
DI[2] => Add4.IN30
DI[2] => TmpAddr.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => F.IN1
DI[2] => Mux89.IN15
DI[2] => Mux97.IN10
DI[2] => Equal18.IN5
DI[3] => Save_Mux.DATAB
DI[3] => A.DATAA
DI[3] => Mux4.IN7
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add1.IN29
DI[3] => Add4.IN29
DI[3] => TmpAddr.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => F.IN1
DI[3] => Mux88.IN15
DI[3] => Mux96.IN10
DI[3] => Equal18.IN4
DI[4] => Save_Mux.DATAB
DI[4] => A.DATAA
DI[4] => Mux3.IN7
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add1.IN28
DI[4] => Add4.IN28
DI[4] => TmpAddr.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => F.IN1
DI[4] => Mux87.IN15
DI[4] => Mux95.IN10
DI[4] => Equal18.IN3
DI[5] => Save_Mux.DATAB
DI[5] => A.DATAA
DI[5] => Mux2.IN7
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add1.IN27
DI[5] => Add4.IN27
DI[5] => TmpAddr.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => F.IN1
DI[5] => Mux86.IN15
DI[5] => Mux94.IN10
DI[5] => Equal18.IN2
DI[6] => Save_Mux.DATAB
DI[6] => A.DATAA
DI[6] => Mux1.IN7
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add1.IN26
DI[6] => Add4.IN26
DI[6] => TmpAddr.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => F.IN1
DI[6] => Mux85.IN15
DI[6] => Mux93.IN10
DI[6] => Equal18.IN1
DI[7] => Save_Mux.DATAB
DI[7] => A.DATAA
DI[7] => Mux0.IN7
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add1.IN17
DI[7] => Add1.IN18
DI[7] => Add1.IN19
DI[7] => Add1.IN20
DI[7] => Add1.IN21
DI[7] => Add1.IN22
DI[7] => Add1.IN23
DI[7] => Add1.IN24
DI[7] => Add1.IN25
DI[7] => Add4.IN17
DI[7] => Add4.IN18
DI[7] => Add4.IN19
DI[7] => Add4.IN20
DI[7] => Add4.IN21
DI[7] => Add4.IN22
DI[7] => Add4.IN23
DI[7] => Add4.IN24
DI[7] => Add4.IN25
DI[7] => TmpAddr.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux84.IN15
DI[7] => Mux92.IN10
DI[7] => Equal18.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080|T8080se:u_8080|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux28.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux53.IN263
IR[0] => Mux54.IN263
IR[0] => Mux55.IN263
IR[0] => Mux56.IN158
IR[0] => Mux56.IN159
IR[0] => Mux56.IN160
IR[0] => Mux56.IN161
IR[0] => Mux56.IN162
IR[0] => Mux56.IN163
IR[0] => Mux56.IN164
IR[0] => Mux56.IN165
IR[0] => Mux56.IN166
IR[0] => Mux56.IN167
IR[0] => Mux56.IN168
IR[0] => Mux56.IN169
IR[0] => Mux56.IN170
IR[0] => Mux56.IN171
IR[0] => Mux56.IN172
IR[0] => Mux56.IN173
IR[0] => Mux56.IN174
IR[0] => Mux56.IN175
IR[0] => Mux56.IN176
IR[0] => Mux56.IN177
IR[0] => Mux56.IN178
IR[0] => Mux56.IN179
IR[0] => Mux56.IN180
IR[0] => Mux56.IN181
IR[0] => Mux56.IN182
IR[0] => Mux56.IN183
IR[0] => Mux56.IN184
IR[0] => Mux56.IN185
IR[0] => Mux56.IN186
IR[0] => Mux56.IN187
IR[0] => Mux56.IN188
IR[0] => Mux56.IN189
IR[0] => Mux56.IN190
IR[0] => Mux56.IN191
IR[0] => Mux56.IN192
IR[0] => Mux56.IN193
IR[0] => Mux56.IN194
IR[0] => Mux56.IN195
IR[0] => Mux56.IN196
IR[0] => Mux56.IN197
IR[0] => Mux56.IN198
IR[0] => Mux56.IN199
IR[0] => Mux56.IN200
IR[0] => Mux56.IN201
IR[0] => Mux56.IN202
IR[0] => Mux56.IN203
IR[0] => Mux56.IN204
IR[0] => Mux56.IN205
IR[0] => Mux56.IN206
IR[0] => Mux56.IN207
IR[0] => Mux56.IN208
IR[0] => Mux56.IN209
IR[0] => Mux56.IN210
IR[0] => Mux56.IN211
IR[0] => Mux56.IN212
IR[0] => Mux56.IN213
IR[0] => Mux56.IN214
IR[0] => Mux56.IN215
IR[0] => Mux56.IN216
IR[0] => Mux56.IN217
IR[0] => Mux56.IN218
IR[0] => Mux56.IN219
IR[0] => Mux56.IN220
IR[0] => Mux56.IN221
IR[0] => Mux56.IN222
IR[0] => Mux56.IN223
IR[0] => Mux56.IN224
IR[0] => Mux56.IN225
IR[0] => Mux56.IN226
IR[0] => Mux56.IN227
IR[0] => Mux56.IN228
IR[0] => Mux56.IN229
IR[0] => Mux56.IN230
IR[0] => Mux56.IN231
IR[0] => Mux56.IN232
IR[0] => Mux56.IN233
IR[0] => Mux56.IN234
IR[0] => Mux56.IN235
IR[0] => Mux56.IN236
IR[0] => Mux56.IN237
IR[0] => Mux56.IN238
IR[0] => Mux56.IN239
IR[0] => Mux56.IN240
IR[0] => Mux56.IN241
IR[0] => Mux56.IN242
IR[0] => Mux56.IN243
IR[0] => Mux56.IN244
IR[0] => Mux56.IN245
IR[0] => Mux56.IN246
IR[0] => Mux56.IN247
IR[0] => Mux56.IN248
IR[0] => Mux56.IN249
IR[0] => Mux56.IN250
IR[0] => Mux56.IN251
IR[0] => Mux56.IN252
IR[0] => Mux56.IN253
IR[0] => Mux56.IN254
IR[0] => Mux56.IN255
IR[0] => Mux56.IN256
IR[0] => Mux56.IN257
IR[0] => Mux56.IN258
IR[0] => Mux56.IN259
IR[0] => Mux56.IN260
IR[0] => Mux56.IN261
IR[0] => Mux56.IN262
IR[0] => Mux56.IN263
IR[0] => Mux57.IN263
IR[0] => Mux58.IN69
IR[0] => Mux59.IN263
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN263
IR[0] => Mux64.IN262
IR[0] => Mux65.IN263
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN69
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN36
IR[0] => Mux101.IN263
IR[0] => Mux104.IN36
IR[0] => Mux105.IN36
IR[0] => Mux106.IN36
IR[0] => Mux107.IN36
IR[0] => Mux108.IN36
IR[0] => Mux109.IN10
IR[0] => Mux110.IN36
IR[0] => Mux111.IN36
IR[0] => Mux112.IN36
IR[0] => Mux113.IN36
IR[0] => Mux114.IN36
IR[0] => Mux115.IN36
IR[0] => Mux182.IN69
IR[0] => Mux183.IN134
IR[0] => Mux184.IN134
IR[0] => Mux185.IN263
IR[0] => Mux186.IN263
IR[0] => Mux187.IN263
IR[0] => Mux188.IN134
IR[0] => Mux189.IN36
IR[0] => Mux190.IN134
IR[0] => Mux191.IN69
IR[0] => Mux192.IN69
IR[0] => Mux193.IN263
IR[0] => Mux194.IN69
IR[0] => Mux195.IN263
IR[0] => Mux196.IN69
IR[0] => Mux197.IN263
IR[0] => Mux198.IN69
IR[0] => Mux199.IN263
IR[0] => Mux200.IN263
IR[0] => Mux201.IN263
IR[0] => Mux202.IN69
IR[0] => Mux203.IN134
IR[0] => Mux204.IN263
IR[0] => Mux205.IN263
IR[0] => Mux206.IN69
IR[0] => Mux207.IN263
IR[0] => Mux208.IN69
IR[0] => Mux209.IN69
IR[0] => Mux210.IN69
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN263
IR[0] => Mux214.IN263
IR[0] => Mux215.IN263
IR[0] => Mux216.IN69
IR[0] => Mux217.IN263
IR[0] => Mux218.IN263
IR[0] => Mux219.IN69
IR[0] => Mux220.IN69
IR[0] => Mux221.IN36
IR[0] => Mux222.IN134
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN263
IR[0] => Mux226.IN36
IR[0] => Mux227.IN69
IR[0] => Mux228.IN36
IR[0] => Mux229.IN69
IR[0] => Mux233.IN3
IR[0] => Mux238.IN3
IR[1] => Mux4.IN7
IR[1] => Mux27.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux53.IN262
IR[1] => Mux54.IN262
IR[1] => Mux55.IN157
IR[1] => Mux55.IN158
IR[1] => Mux55.IN159
IR[1] => Mux55.IN160
IR[1] => Mux55.IN161
IR[1] => Mux55.IN162
IR[1] => Mux55.IN163
IR[1] => Mux55.IN164
IR[1] => Mux55.IN165
IR[1] => Mux55.IN166
IR[1] => Mux55.IN167
IR[1] => Mux55.IN168
IR[1] => Mux55.IN169
IR[1] => Mux55.IN170
IR[1] => Mux55.IN171
IR[1] => Mux55.IN172
IR[1] => Mux55.IN173
IR[1] => Mux55.IN174
IR[1] => Mux55.IN175
IR[1] => Mux55.IN176
IR[1] => Mux55.IN177
IR[1] => Mux55.IN178
IR[1] => Mux55.IN179
IR[1] => Mux55.IN180
IR[1] => Mux55.IN181
IR[1] => Mux55.IN182
IR[1] => Mux55.IN183
IR[1] => Mux55.IN184
IR[1] => Mux55.IN185
IR[1] => Mux55.IN186
IR[1] => Mux55.IN187
IR[1] => Mux55.IN188
IR[1] => Mux55.IN189
IR[1] => Mux55.IN190
IR[1] => Mux55.IN191
IR[1] => Mux55.IN192
IR[1] => Mux55.IN193
IR[1] => Mux55.IN194
IR[1] => Mux55.IN195
IR[1] => Mux55.IN196
IR[1] => Mux55.IN197
IR[1] => Mux55.IN198
IR[1] => Mux55.IN199
IR[1] => Mux55.IN200
IR[1] => Mux55.IN201
IR[1] => Mux55.IN202
IR[1] => Mux55.IN203
IR[1] => Mux55.IN204
IR[1] => Mux55.IN205
IR[1] => Mux55.IN206
IR[1] => Mux55.IN207
IR[1] => Mux55.IN208
IR[1] => Mux55.IN209
IR[1] => Mux55.IN210
IR[1] => Mux55.IN211
IR[1] => Mux55.IN212
IR[1] => Mux55.IN213
IR[1] => Mux55.IN214
IR[1] => Mux55.IN215
IR[1] => Mux55.IN216
IR[1] => Mux55.IN217
IR[1] => Mux55.IN218
IR[1] => Mux55.IN219
IR[1] => Mux55.IN220
IR[1] => Mux55.IN221
IR[1] => Mux55.IN222
IR[1] => Mux55.IN223
IR[1] => Mux55.IN224
IR[1] => Mux55.IN225
IR[1] => Mux55.IN226
IR[1] => Mux55.IN227
IR[1] => Mux55.IN228
IR[1] => Mux55.IN229
IR[1] => Mux55.IN230
IR[1] => Mux55.IN231
IR[1] => Mux55.IN232
IR[1] => Mux55.IN233
IR[1] => Mux55.IN234
IR[1] => Mux55.IN235
IR[1] => Mux55.IN236
IR[1] => Mux55.IN237
IR[1] => Mux55.IN238
IR[1] => Mux55.IN239
IR[1] => Mux55.IN240
IR[1] => Mux55.IN241
IR[1] => Mux55.IN242
IR[1] => Mux55.IN243
IR[1] => Mux55.IN244
IR[1] => Mux55.IN245
IR[1] => Mux55.IN246
IR[1] => Mux55.IN247
IR[1] => Mux55.IN248
IR[1] => Mux55.IN249
IR[1] => Mux55.IN250
IR[1] => Mux55.IN251
IR[1] => Mux55.IN252
IR[1] => Mux55.IN253
IR[1] => Mux55.IN254
IR[1] => Mux55.IN255
IR[1] => Mux55.IN256
IR[1] => Mux55.IN257
IR[1] => Mux55.IN258
IR[1] => Mux55.IN259
IR[1] => Mux55.IN260
IR[1] => Mux55.IN261
IR[1] => Mux55.IN262
IR[1] => Mux56.IN157
IR[1] => Mux57.IN262
IR[1] => Mux58.IN68
IR[1] => Mux59.IN262
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux63.IN262
IR[1] => Mux64.IN261
IR[1] => Mux65.IN262
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN68
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN35
IR[1] => Mux101.IN262
IR[1] => Mux104.IN35
IR[1] => Mux105.IN35
IR[1] => Mux106.IN35
IR[1] => Mux107.IN35
IR[1] => Mux108.IN35
IR[1] => Mux109.IN9
IR[1] => Mux110.IN35
IR[1] => Mux111.IN35
IR[1] => Mux112.IN35
IR[1] => Mux113.IN35
IR[1] => Mux114.IN35
IR[1] => Mux115.IN35
IR[1] => Mux182.IN68
IR[1] => Mux183.IN133
IR[1] => Mux184.IN133
IR[1] => Mux185.IN262
IR[1] => Mux186.IN262
IR[1] => Mux187.IN262
IR[1] => Mux188.IN133
IR[1] => Mux189.IN35
IR[1] => Mux190.IN133
IR[1] => Mux191.IN68
IR[1] => Mux192.IN68
IR[1] => Mux193.IN262
IR[1] => Mux194.IN68
IR[1] => Mux195.IN262
IR[1] => Mux196.IN68
IR[1] => Mux197.IN262
IR[1] => Mux198.IN68
IR[1] => Mux199.IN262
IR[1] => Mux200.IN262
IR[1] => Mux201.IN262
IR[1] => Mux202.IN68
IR[1] => Mux203.IN133
IR[1] => Mux204.IN262
IR[1] => Mux205.IN262
IR[1] => Mux206.IN68
IR[1] => Mux207.IN262
IR[1] => Mux208.IN68
IR[1] => Mux209.IN68
IR[1] => Mux210.IN68
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN262
IR[1] => Mux214.IN262
IR[1] => Mux215.IN262
IR[1] => Mux216.IN68
IR[1] => Mux217.IN262
IR[1] => Mux218.IN262
IR[1] => Mux219.IN68
IR[1] => Mux220.IN68
IR[1] => Mux221.IN35
IR[1] => Mux222.IN133
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN262
IR[1] => Mux226.IN35
IR[1] => Mux227.IN68
IR[1] => Mux228.IN35
IR[1] => Mux229.IN68
IR[1] => Mux232.IN3
IR[1] => Mux237.IN3
IR[2] => Mux3.IN7
IR[2] => Mux26.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux53.IN261
IR[2] => Mux54.IN156
IR[2] => Mux54.IN157
IR[2] => Mux54.IN158
IR[2] => Mux54.IN159
IR[2] => Mux54.IN160
IR[2] => Mux54.IN161
IR[2] => Mux54.IN162
IR[2] => Mux54.IN163
IR[2] => Mux54.IN164
IR[2] => Mux54.IN165
IR[2] => Mux54.IN166
IR[2] => Mux54.IN167
IR[2] => Mux54.IN168
IR[2] => Mux54.IN169
IR[2] => Mux54.IN170
IR[2] => Mux54.IN171
IR[2] => Mux54.IN172
IR[2] => Mux54.IN173
IR[2] => Mux54.IN174
IR[2] => Mux54.IN175
IR[2] => Mux54.IN176
IR[2] => Mux54.IN177
IR[2] => Mux54.IN178
IR[2] => Mux54.IN179
IR[2] => Mux54.IN180
IR[2] => Mux54.IN181
IR[2] => Mux54.IN182
IR[2] => Mux54.IN183
IR[2] => Mux54.IN184
IR[2] => Mux54.IN185
IR[2] => Mux54.IN186
IR[2] => Mux54.IN187
IR[2] => Mux54.IN188
IR[2] => Mux54.IN189
IR[2] => Mux54.IN190
IR[2] => Mux54.IN191
IR[2] => Mux54.IN192
IR[2] => Mux54.IN193
IR[2] => Mux54.IN194
IR[2] => Mux54.IN195
IR[2] => Mux54.IN196
IR[2] => Mux54.IN197
IR[2] => Mux54.IN198
IR[2] => Mux54.IN199
IR[2] => Mux54.IN200
IR[2] => Mux54.IN201
IR[2] => Mux54.IN202
IR[2] => Mux54.IN203
IR[2] => Mux54.IN204
IR[2] => Mux54.IN205
IR[2] => Mux54.IN206
IR[2] => Mux54.IN207
IR[2] => Mux54.IN208
IR[2] => Mux54.IN209
IR[2] => Mux54.IN210
IR[2] => Mux54.IN211
IR[2] => Mux54.IN212
IR[2] => Mux54.IN213
IR[2] => Mux54.IN214
IR[2] => Mux54.IN215
IR[2] => Mux54.IN216
IR[2] => Mux54.IN217
IR[2] => Mux54.IN218
IR[2] => Mux54.IN219
IR[2] => Mux54.IN220
IR[2] => Mux54.IN221
IR[2] => Mux54.IN222
IR[2] => Mux54.IN223
IR[2] => Mux54.IN224
IR[2] => Mux54.IN225
IR[2] => Mux54.IN226
IR[2] => Mux54.IN227
IR[2] => Mux54.IN228
IR[2] => Mux54.IN229
IR[2] => Mux54.IN230
IR[2] => Mux54.IN231
IR[2] => Mux54.IN232
IR[2] => Mux54.IN233
IR[2] => Mux54.IN234
IR[2] => Mux54.IN235
IR[2] => Mux54.IN236
IR[2] => Mux54.IN237
IR[2] => Mux54.IN238
IR[2] => Mux54.IN239
IR[2] => Mux54.IN240
IR[2] => Mux54.IN241
IR[2] => Mux54.IN242
IR[2] => Mux54.IN243
IR[2] => Mux54.IN244
IR[2] => Mux54.IN245
IR[2] => Mux54.IN246
IR[2] => Mux54.IN247
IR[2] => Mux54.IN248
IR[2] => Mux54.IN249
IR[2] => Mux54.IN250
IR[2] => Mux54.IN251
IR[2] => Mux54.IN252
IR[2] => Mux54.IN253
IR[2] => Mux54.IN254
IR[2] => Mux54.IN255
IR[2] => Mux54.IN256
IR[2] => Mux54.IN257
IR[2] => Mux54.IN258
IR[2] => Mux54.IN259
IR[2] => Mux54.IN260
IR[2] => Mux54.IN261
IR[2] => Mux55.IN156
IR[2] => Mux56.IN156
IR[2] => Mux57.IN261
IR[2] => Mux58.IN67
IR[2] => Mux59.IN261
IR[2] => Mux60.IN261
IR[2] => Mux61.IN261
IR[2] => Mux62.IN261
IR[2] => Mux63.IN261
IR[2] => Mux64.IN260
IR[2] => Mux65.IN261
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN67
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN34
IR[2] => Mux101.IN261
IR[2] => Mux104.IN34
IR[2] => Mux105.IN34
IR[2] => Mux106.IN34
IR[2] => Mux107.IN34
IR[2] => Mux108.IN34
IR[2] => Mux109.IN8
IR[2] => Mux110.IN34
IR[2] => Mux111.IN34
IR[2] => Mux112.IN34
IR[2] => Mux113.IN34
IR[2] => Mux114.IN34
IR[2] => Mux115.IN34
IR[2] => Mux182.IN67
IR[2] => Mux183.IN132
IR[2] => Mux184.IN132
IR[2] => Mux185.IN261
IR[2] => Mux186.IN261
IR[2] => Mux187.IN261
IR[2] => Mux188.IN132
IR[2] => Mux189.IN34
IR[2] => Mux190.IN132
IR[2] => Mux191.IN67
IR[2] => Mux192.IN67
IR[2] => Mux193.IN261
IR[2] => Mux194.IN67
IR[2] => Mux195.IN261
IR[2] => Mux196.IN67
IR[2] => Mux197.IN261
IR[2] => Mux198.IN67
IR[2] => Mux199.IN261
IR[2] => Mux200.IN261
IR[2] => Mux201.IN261
IR[2] => Mux202.IN67
IR[2] => Mux203.IN132
IR[2] => Mux204.IN261
IR[2] => Mux205.IN261
IR[2] => Mux206.IN67
IR[2] => Mux207.IN261
IR[2] => Mux208.IN67
IR[2] => Mux209.IN67
IR[2] => Mux210.IN67
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN261
IR[2] => Mux214.IN261
IR[2] => Mux215.IN261
IR[2] => Mux216.IN67
IR[2] => Mux217.IN261
IR[2] => Mux218.IN261
IR[2] => Mux219.IN67
IR[2] => Mux220.IN67
IR[2] => Mux221.IN34
IR[2] => Mux222.IN132
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN261
IR[2] => Mux226.IN34
IR[2] => Mux227.IN67
IR[2] => Mux228.IN34
IR[2] => Mux229.IN67
IR[2] => Mux231.IN3
IR[2] => Mux236.IN3
IR[3] => Mux2.IN7
IR[3] => Mux34.IN2
IR[3] => Mux34.IN3
IR[3] => Mux34.IN4
IR[3] => Mux34.IN5
IR[3] => Mux34.IN6
IR[3] => Mux34.IN7
IR[3] => Mux37.IN6
IR[3] => Mux53.IN260
IR[3] => Mux54.IN155
IR[3] => Mux55.IN155
IR[3] => Mux56.IN155
IR[3] => Mux57.IN260
IR[3] => Mux58.IN66
IR[3] => Mux59.IN260
IR[3] => Mux60.IN260
IR[3] => Mux61.IN197
IR[3] => Mux61.IN198
IR[3] => Mux61.IN199
IR[3] => Mux61.IN200
IR[3] => Mux61.IN201
IR[3] => Mux61.IN202
IR[3] => Mux61.IN203
IR[3] => Mux61.IN204
IR[3] => Mux61.IN205
IR[3] => Mux61.IN206
IR[3] => Mux61.IN207
IR[3] => Mux61.IN208
IR[3] => Mux61.IN209
IR[3] => Mux61.IN210
IR[3] => Mux61.IN211
IR[3] => Mux61.IN212
IR[3] => Mux61.IN213
IR[3] => Mux61.IN214
IR[3] => Mux61.IN215
IR[3] => Mux61.IN216
IR[3] => Mux61.IN217
IR[3] => Mux61.IN218
IR[3] => Mux61.IN219
IR[3] => Mux61.IN220
IR[3] => Mux61.IN221
IR[3] => Mux61.IN222
IR[3] => Mux61.IN223
IR[3] => Mux61.IN224
IR[3] => Mux61.IN225
IR[3] => Mux61.IN226
IR[3] => Mux61.IN227
IR[3] => Mux61.IN228
IR[3] => Mux61.IN229
IR[3] => Mux61.IN230
IR[3] => Mux61.IN231
IR[3] => Mux61.IN232
IR[3] => Mux61.IN233
IR[3] => Mux61.IN234
IR[3] => Mux61.IN235
IR[3] => Mux61.IN236
IR[3] => Mux61.IN237
IR[3] => Mux61.IN238
IR[3] => Mux61.IN239
IR[3] => Mux61.IN240
IR[3] => Mux61.IN241
IR[3] => Mux61.IN242
IR[3] => Mux61.IN243
IR[3] => Mux61.IN244
IR[3] => Mux61.IN245
IR[3] => Mux61.IN246
IR[3] => Mux61.IN247
IR[3] => Mux61.IN248
IR[3] => Mux61.IN249
IR[3] => Mux61.IN250
IR[3] => Mux61.IN251
IR[3] => Mux61.IN252
IR[3] => Mux61.IN253
IR[3] => Mux61.IN254
IR[3] => Mux61.IN255
IR[3] => Mux61.IN256
IR[3] => Mux61.IN257
IR[3] => Mux61.IN258
IR[3] => Mux61.IN259
IR[3] => Mux61.IN260
IR[3] => Mux62.IN260
IR[3] => Mux63.IN260
IR[3] => Mux64.IN259
IR[3] => Mux65.IN260
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN29
IR[3] => Mux89.IN30
IR[3] => Mux89.IN31
IR[3] => Mux89.IN32
IR[3] => Mux89.IN33
IR[3] => Mux89.IN34
IR[3] => Mux89.IN35
IR[3] => Mux89.IN36
IR[3] => Mux89.IN37
IR[3] => Mux89.IN38
IR[3] => Mux89.IN39
IR[3] => Mux89.IN40
IR[3] => Mux89.IN41
IR[3] => Mux89.IN42
IR[3] => Mux89.IN43
IR[3] => Mux89.IN44
IR[3] => Mux89.IN45
IR[3] => Mux89.IN46
IR[3] => Mux89.IN47
IR[3] => Mux89.IN48
IR[3] => Mux89.IN49
IR[3] => Mux89.IN50
IR[3] => Mux89.IN51
IR[3] => Mux89.IN52
IR[3] => Mux89.IN53
IR[3] => Mux89.IN54
IR[3] => Mux89.IN55
IR[3] => Mux89.IN56
IR[3] => Mux89.IN57
IR[3] => Mux89.IN58
IR[3] => Mux89.IN59
IR[3] => Mux89.IN60
IR[3] => Mux89.IN61
IR[3] => Mux89.IN62
IR[3] => Mux89.IN63
IR[3] => Mux89.IN64
IR[3] => Mux89.IN65
IR[3] => Mux89.IN66
IR[3] => Mux89.IN67
IR[3] => Mux89.IN68
IR[3] => Mux89.IN69
IR[3] => Mux89.IN70
IR[3] => Mux89.IN71
IR[3] => Mux89.IN72
IR[3] => Mux89.IN73
IR[3] => Mux89.IN74
IR[3] => Mux89.IN75
IR[3] => Mux89.IN76
IR[3] => Mux89.IN77
IR[3] => Mux89.IN78
IR[3] => Mux89.IN79
IR[3] => Mux89.IN80
IR[3] => Mux89.IN81
IR[3] => Mux89.IN82
IR[3] => Mux89.IN83
IR[3] => Mux89.IN84
IR[3] => Mux89.IN85
IR[3] => Mux89.IN86
IR[3] => Mux89.IN87
IR[3] => Mux89.IN88
IR[3] => Mux89.IN89
IR[3] => Mux89.IN90
IR[3] => Mux89.IN91
IR[3] => Mux89.IN92
IR[3] => Mux89.IN93
IR[3] => Mux89.IN94
IR[3] => Mux89.IN95
IR[3] => Mux89.IN96
IR[3] => Mux89.IN97
IR[3] => Mux89.IN98
IR[3] => Mux89.IN99
IR[3] => Mux89.IN100
IR[3] => Mux89.IN101
IR[3] => Mux89.IN102
IR[3] => Mux89.IN103
IR[3] => Mux89.IN104
IR[3] => Mux89.IN105
IR[3] => Mux89.IN106
IR[3] => Mux89.IN107
IR[3] => Mux89.IN108
IR[3] => Mux89.IN109
IR[3] => Mux89.IN110
IR[3] => Mux89.IN111
IR[3] => Mux89.IN112
IR[3] => Mux89.IN113
IR[3] => Mux89.IN114
IR[3] => Mux89.IN115
IR[3] => Mux89.IN116
IR[3] => Mux89.IN117
IR[3] => Mux89.IN118
IR[3] => Mux89.IN119
IR[3] => Mux89.IN120
IR[3] => Mux89.IN121
IR[3] => Mux89.IN122
IR[3] => Mux89.IN123
IR[3] => Mux89.IN124
IR[3] => Mux89.IN125
IR[3] => Mux89.IN126
IR[3] => Mux89.IN127
IR[3] => Mux89.IN128
IR[3] => Mux89.IN129
IR[3] => Mux89.IN130
IR[3] => Mux89.IN131
IR[3] => Mux89.IN132
IR[3] => Mux89.IN133
IR[3] => Mux89.IN134
IR[3] => Mux89.IN135
IR[3] => Mux89.IN136
IR[3] => Mux89.IN137
IR[3] => Mux89.IN138
IR[3] => Mux89.IN139
IR[3] => Mux89.IN140
IR[3] => Mux89.IN141
IR[3] => Mux89.IN142
IR[3] => Mux89.IN143
IR[3] => Mux89.IN144
IR[3] => Mux89.IN145
IR[3] => Mux89.IN146
IR[3] => Mux89.IN147
IR[3] => Mux89.IN148
IR[3] => Mux89.IN149
IR[3] => Mux89.IN150
IR[3] => Mux89.IN151
IR[3] => Mux89.IN152
IR[3] => Mux89.IN153
IR[3] => Mux89.IN154
IR[3] => Mux89.IN155
IR[3] => Mux89.IN156
IR[3] => Mux89.IN157
IR[3] => Mux89.IN158
IR[3] => Mux89.IN159
IR[3] => Mux89.IN160
IR[3] => Mux89.IN161
IR[3] => Mux89.IN162
IR[3] => Mux89.IN163
IR[3] => Mux89.IN164
IR[3] => Mux89.IN165
IR[3] => Mux89.IN166
IR[3] => Mux89.IN167
IR[3] => Mux89.IN168
IR[3] => Mux89.IN169
IR[3] => Mux89.IN170
IR[3] => Mux89.IN171
IR[3] => Mux89.IN172
IR[3] => Mux89.IN173
IR[3] => Mux89.IN174
IR[3] => Mux89.IN175
IR[3] => Mux89.IN176
IR[3] => Mux89.IN177
IR[3] => Mux89.IN178
IR[3] => Mux89.IN179
IR[3] => Mux89.IN180
IR[3] => Mux89.IN181
IR[3] => Mux89.IN182
IR[3] => Mux89.IN183
IR[3] => Mux89.IN184
IR[3] => Mux89.IN185
IR[3] => Mux89.IN186
IR[3] => Mux89.IN187
IR[3] => Mux89.IN188
IR[3] => Mux89.IN189
IR[3] => Mux89.IN190
IR[3] => Mux89.IN191
IR[3] => Mux89.IN192
IR[3] => Mux89.IN193
IR[3] => Mux89.IN194
IR[3] => Mux89.IN195
IR[3] => Mux89.IN196
IR[3] => Mux89.IN197
IR[3] => Mux89.IN198
IR[3] => Mux89.IN199
IR[3] => Mux89.IN200
IR[3] => Mux89.IN201
IR[3] => Mux89.IN202
IR[3] => Mux89.IN203
IR[3] => Mux89.IN204
IR[3] => Mux89.IN205
IR[3] => Mux89.IN206
IR[3] => Mux89.IN207
IR[3] => Mux89.IN208
IR[3] => Mux89.IN209
IR[3] => Mux89.IN210
IR[3] => Mux89.IN211
IR[3] => Mux89.IN212
IR[3] => Mux89.IN213
IR[3] => Mux89.IN214
IR[3] => Mux89.IN215
IR[3] => Mux89.IN216
IR[3] => Mux89.IN217
IR[3] => Mux89.IN218
IR[3] => Mux89.IN219
IR[3] => Mux89.IN220
IR[3] => Mux89.IN221
IR[3] => Mux89.IN222
IR[3] => Mux89.IN223
IR[3] => Mux89.IN224
IR[3] => Mux89.IN225
IR[3] => Mux89.IN226
IR[3] => Mux89.IN227
IR[3] => Mux89.IN228
IR[3] => Mux89.IN229
IR[3] => Mux89.IN230
IR[3] => Mux89.IN231
IR[3] => Mux89.IN232
IR[3] => Mux89.IN233
IR[3] => Mux89.IN234
IR[3] => Mux89.IN235
IR[3] => Mux89.IN236
IR[3] => Mux89.IN237
IR[3] => Mux89.IN238
IR[3] => Mux89.IN239
IR[3] => Mux89.IN240
IR[3] => Mux89.IN241
IR[3] => Mux89.IN242
IR[3] => Mux89.IN243
IR[3] => Mux89.IN244
IR[3] => Mux89.IN245
IR[3] => Mux89.IN246
IR[3] => Mux89.IN247
IR[3] => Mux89.IN248
IR[3] => Mux89.IN249
IR[3] => Mux89.IN250
IR[3] => Mux89.IN251
IR[3] => Mux89.IN252
IR[3] => Mux89.IN253
IR[3] => Mux89.IN254
IR[3] => Mux89.IN255
IR[3] => Mux89.IN256
IR[3] => Mux89.IN257
IR[3] => Mux89.IN258
IR[3] => Mux89.IN259
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN66
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux101.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux126.IN6
IR[3] => Mux126.IN7
IR[3] => Mux130.IN1
IR[3] => Mux130.IN2
IR[3] => Mux130.IN3
IR[3] => Mux130.IN4
IR[3] => Mux130.IN5
IR[3] => Mux130.IN6
IR[3] => Mux130.IN7
IR[3] => Mux132.IN7
IR[3] => Mux135.IN1
IR[3] => Mux135.IN2
IR[3] => Mux135.IN3
IR[3] => Mux135.IN4
IR[3] => Mux135.IN5
IR[3] => Mux135.IN6
IR[3] => Mux135.IN7
IR[3] => Mux143.IN1
IR[3] => Mux143.IN2
IR[3] => Mux143.IN3
IR[3] => Mux155.IN1
IR[3] => Mux155.IN2
IR[3] => Mux155.IN3
IR[3] => Mux155.IN4
IR[3] => Mux155.IN5
IR[3] => Mux155.IN6
IR[3] => Mux155.IN7
IR[3] => Mux160.IN1
IR[3] => Mux160.IN2
IR[3] => Mux160.IN3
IR[3] => Mux160.IN4
IR[3] => Mux160.IN5
IR[3] => Mux160.IN6
IR[3] => Mux160.IN7
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux168.IN7
IR[3] => Mux179.IN1
IR[3] => Mux179.IN2
IR[3] => Mux179.IN3
IR[3] => Mux179.IN4
IR[3] => Mux179.IN5
IR[3] => Mux179.IN6
IR[3] => Mux179.IN7
IR[3] => Mux180.IN7
IR[3] => Mux184.IN131
IR[3] => Mux185.IN260
IR[3] => Mux186.IN260
IR[3] => Mux187.IN260
IR[3] => Mux191.IN66
IR[3] => Mux192.IN66
IR[3] => Mux193.IN260
IR[3] => Mux195.IN260
IR[3] => Mux196.IN66
IR[3] => Mux197.IN260
IR[3] => Mux198.IN66
IR[3] => Mux199.IN260
IR[3] => Mux200.IN260
IR[3] => Mux201.IN260
IR[3] => Mux202.IN66
IR[3] => Mux203.IN131
IR[3] => Mux204.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN66
IR[3] => Mux207.IN260
IR[3] => Mux212.IN260
IR[3] => Mux213.IN260
IR[3] => Mux214.IN260
IR[3] => Mux215.IN38
IR[3] => Mux215.IN39
IR[3] => Mux215.IN40
IR[3] => Mux215.IN41
IR[3] => Mux215.IN42
IR[3] => Mux215.IN43
IR[3] => Mux215.IN44
IR[3] => Mux215.IN45
IR[3] => Mux215.IN46
IR[3] => Mux215.IN47
IR[3] => Mux215.IN48
IR[3] => Mux215.IN49
IR[3] => Mux215.IN50
IR[3] => Mux215.IN51
IR[3] => Mux215.IN52
IR[3] => Mux215.IN53
IR[3] => Mux215.IN54
IR[3] => Mux215.IN55
IR[3] => Mux215.IN56
IR[3] => Mux215.IN57
IR[3] => Mux215.IN58
IR[3] => Mux215.IN59
IR[3] => Mux215.IN60
IR[3] => Mux215.IN61
IR[3] => Mux215.IN62
IR[3] => Mux215.IN63
IR[3] => Mux215.IN64
IR[3] => Mux215.IN65
IR[3] => Mux215.IN66
IR[3] => Mux215.IN67
IR[3] => Mux215.IN68
IR[3] => Mux215.IN69
IR[3] => Mux215.IN70
IR[3] => Mux215.IN71
IR[3] => Mux215.IN72
IR[3] => Mux215.IN73
IR[3] => Mux215.IN74
IR[3] => Mux215.IN75
IR[3] => Mux215.IN76
IR[3] => Mux215.IN77
IR[3] => Mux215.IN78
IR[3] => Mux215.IN79
IR[3] => Mux215.IN80
IR[3] => Mux215.IN81
IR[3] => Mux215.IN82
IR[3] => Mux215.IN83
IR[3] => Mux215.IN84
IR[3] => Mux215.IN85
IR[3] => Mux215.IN86
IR[3] => Mux215.IN87
IR[3] => Mux215.IN88
IR[3] => Mux215.IN89
IR[3] => Mux215.IN90
IR[3] => Mux215.IN91
IR[3] => Mux215.IN92
IR[3] => Mux215.IN93
IR[3] => Mux215.IN94
IR[3] => Mux215.IN95
IR[3] => Mux215.IN96
IR[3] => Mux215.IN97
IR[3] => Mux215.IN98
IR[3] => Mux215.IN99
IR[3] => Mux215.IN100
IR[3] => Mux215.IN101
IR[3] => Mux215.IN102
IR[3] => Mux215.IN103
IR[3] => Mux215.IN104
IR[3] => Mux215.IN105
IR[3] => Mux215.IN106
IR[3] => Mux215.IN107
IR[3] => Mux215.IN108
IR[3] => Mux215.IN109
IR[3] => Mux215.IN110
IR[3] => Mux215.IN111
IR[3] => Mux215.IN112
IR[3] => Mux215.IN113
IR[3] => Mux215.IN114
IR[3] => Mux215.IN115
IR[3] => Mux215.IN116
IR[3] => Mux215.IN117
IR[3] => Mux215.IN118
IR[3] => Mux215.IN119
IR[3] => Mux215.IN120
IR[3] => Mux215.IN121
IR[3] => Mux215.IN122
IR[3] => Mux215.IN123
IR[3] => Mux215.IN124
IR[3] => Mux215.IN125
IR[3] => Mux215.IN126
IR[3] => Mux215.IN127
IR[3] => Mux215.IN128
IR[3] => Mux215.IN129
IR[3] => Mux215.IN130
IR[3] => Mux215.IN131
IR[3] => Mux215.IN132
IR[3] => Mux215.IN133
IR[3] => Mux215.IN134
IR[3] => Mux215.IN135
IR[3] => Mux215.IN136
IR[3] => Mux215.IN137
IR[3] => Mux215.IN138
IR[3] => Mux215.IN139
IR[3] => Mux215.IN140
IR[3] => Mux215.IN141
IR[3] => Mux215.IN142
IR[3] => Mux215.IN143
IR[3] => Mux215.IN144
IR[3] => Mux215.IN145
IR[3] => Mux215.IN146
IR[3] => Mux215.IN147
IR[3] => Mux215.IN148
IR[3] => Mux215.IN149
IR[3] => Mux215.IN150
IR[3] => Mux215.IN151
IR[3] => Mux215.IN152
IR[3] => Mux215.IN153
IR[3] => Mux215.IN154
IR[3] => Mux215.IN155
IR[3] => Mux215.IN156
IR[3] => Mux215.IN157
IR[3] => Mux215.IN158
IR[3] => Mux215.IN159
IR[3] => Mux215.IN160
IR[3] => Mux215.IN161
IR[3] => Mux215.IN162
IR[3] => Mux215.IN163
IR[3] => Mux215.IN164
IR[3] => Mux215.IN165
IR[3] => Mux215.IN166
IR[3] => Mux215.IN167
IR[3] => Mux215.IN168
IR[3] => Mux215.IN169
IR[3] => Mux215.IN170
IR[3] => Mux215.IN171
IR[3] => Mux215.IN172
IR[3] => Mux215.IN173
IR[3] => Mux215.IN174
IR[3] => Mux215.IN175
IR[3] => Mux215.IN176
IR[3] => Mux215.IN177
IR[3] => Mux215.IN178
IR[3] => Mux215.IN179
IR[3] => Mux215.IN180
IR[3] => Mux215.IN181
IR[3] => Mux215.IN182
IR[3] => Mux215.IN183
IR[3] => Mux215.IN184
IR[3] => Mux215.IN185
IR[3] => Mux215.IN186
IR[3] => Mux215.IN187
IR[3] => Mux215.IN188
IR[3] => Mux215.IN189
IR[3] => Mux215.IN190
IR[3] => Mux215.IN191
IR[3] => Mux215.IN192
IR[3] => Mux215.IN193
IR[3] => Mux215.IN194
IR[3] => Mux215.IN195
IR[3] => Mux215.IN196
IR[3] => Mux215.IN197
IR[3] => Mux215.IN198
IR[3] => Mux215.IN199
IR[3] => Mux215.IN200
IR[3] => Mux215.IN201
IR[3] => Mux215.IN202
IR[3] => Mux215.IN203
IR[3] => Mux215.IN204
IR[3] => Mux215.IN205
IR[3] => Mux215.IN206
IR[3] => Mux215.IN207
IR[3] => Mux215.IN208
IR[3] => Mux215.IN209
IR[3] => Mux215.IN210
IR[3] => Mux215.IN211
IR[3] => Mux215.IN212
IR[3] => Mux215.IN213
IR[3] => Mux215.IN214
IR[3] => Mux215.IN215
IR[3] => Mux215.IN216
IR[3] => Mux215.IN217
IR[3] => Mux215.IN218
IR[3] => Mux215.IN219
IR[3] => Mux215.IN220
IR[3] => Mux215.IN221
IR[3] => Mux215.IN222
IR[3] => Mux215.IN223
IR[3] => Mux215.IN224
IR[3] => Mux215.IN225
IR[3] => Mux215.IN226
IR[3] => Mux215.IN227
IR[3] => Mux215.IN228
IR[3] => Mux215.IN229
IR[3] => Mux215.IN230
IR[3] => Mux215.IN231
IR[3] => Mux215.IN232
IR[3] => Mux215.IN233
IR[3] => Mux215.IN234
IR[3] => Mux215.IN235
IR[3] => Mux215.IN236
IR[3] => Mux215.IN237
IR[3] => Mux215.IN238
IR[3] => Mux215.IN239
IR[3] => Mux215.IN240
IR[3] => Mux215.IN241
IR[3] => Mux215.IN242
IR[3] => Mux215.IN243
IR[3] => Mux215.IN244
IR[3] => Mux215.IN245
IR[3] => Mux215.IN246
IR[3] => Mux215.IN247
IR[3] => Mux215.IN248
IR[3] => Mux215.IN249
IR[3] => Mux215.IN250
IR[3] => Mux215.IN251
IR[3] => Mux215.IN252
IR[3] => Mux215.IN253
IR[3] => Mux215.IN254
IR[3] => Mux215.IN255
IR[3] => Mux215.IN256
IR[3] => Mux215.IN257
IR[3] => Mux215.IN258
IR[3] => Mux215.IN259
IR[3] => Mux215.IN260
IR[3] => Mux217.IN260
IR[3] => Mux218.IN260
IR[3] => Mux222.IN131
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN260
IR[3] => Equal3.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux37.IN5
IR[4] => Mux53.IN259
IR[4] => Mux54.IN154
IR[4] => Mux55.IN154
IR[4] => Mux56.IN154
IR[4] => Mux57.IN259
IR[4] => Mux59.IN259
IR[4] => Mux60.IN196
IR[4] => Mux60.IN197
IR[4] => Mux60.IN198
IR[4] => Mux60.IN199
IR[4] => Mux60.IN200
IR[4] => Mux60.IN201
IR[4] => Mux60.IN202
IR[4] => Mux60.IN203
IR[4] => Mux60.IN204
IR[4] => Mux60.IN205
IR[4] => Mux60.IN206
IR[4] => Mux60.IN207
IR[4] => Mux60.IN208
IR[4] => Mux60.IN209
IR[4] => Mux60.IN210
IR[4] => Mux60.IN211
IR[4] => Mux60.IN212
IR[4] => Mux60.IN213
IR[4] => Mux60.IN214
IR[4] => Mux60.IN215
IR[4] => Mux60.IN216
IR[4] => Mux60.IN217
IR[4] => Mux60.IN218
IR[4] => Mux60.IN219
IR[4] => Mux60.IN220
IR[4] => Mux60.IN221
IR[4] => Mux60.IN222
IR[4] => Mux60.IN223
IR[4] => Mux60.IN224
IR[4] => Mux60.IN225
IR[4] => Mux60.IN226
IR[4] => Mux60.IN227
IR[4] => Mux60.IN228
IR[4] => Mux60.IN229
IR[4] => Mux60.IN230
IR[4] => Mux60.IN231
IR[4] => Mux60.IN232
IR[4] => Mux60.IN233
IR[4] => Mux60.IN234
IR[4] => Mux60.IN235
IR[4] => Mux60.IN236
IR[4] => Mux60.IN237
IR[4] => Mux60.IN238
IR[4] => Mux60.IN239
IR[4] => Mux60.IN240
IR[4] => Mux60.IN241
IR[4] => Mux60.IN242
IR[4] => Mux60.IN243
IR[4] => Mux60.IN244
IR[4] => Mux60.IN245
IR[4] => Mux60.IN246
IR[4] => Mux60.IN247
IR[4] => Mux60.IN248
IR[4] => Mux60.IN249
IR[4] => Mux60.IN250
IR[4] => Mux60.IN251
IR[4] => Mux60.IN252
IR[4] => Mux60.IN253
IR[4] => Mux60.IN254
IR[4] => Mux60.IN255
IR[4] => Mux60.IN256
IR[4] => Mux60.IN257
IR[4] => Mux60.IN258
IR[4] => Mux60.IN259
IR[4] => Mux61.IN196
IR[4] => Mux62.IN259
IR[4] => Mux63.IN259
IR[4] => Mux64.IN258
IR[4] => Mux65.IN259
IR[4] => Mux66.IN259
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN251
IR[4] => Mux82.IN252
IR[4] => Mux82.IN253
IR[4] => Mux82.IN254
IR[4] => Mux82.IN255
IR[4] => Mux82.IN256
IR[4] => Mux82.IN257
IR[4] => Mux82.IN258
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN28
IR[4] => Mux88.IN29
IR[4] => Mux88.IN30
IR[4] => Mux88.IN31
IR[4] => Mux88.IN32
IR[4] => Mux88.IN33
IR[4] => Mux88.IN34
IR[4] => Mux88.IN35
IR[4] => Mux88.IN36
IR[4] => Mux88.IN37
IR[4] => Mux88.IN38
IR[4] => Mux88.IN39
IR[4] => Mux88.IN40
IR[4] => Mux88.IN41
IR[4] => Mux88.IN42
IR[4] => Mux88.IN43
IR[4] => Mux88.IN44
IR[4] => Mux88.IN45
IR[4] => Mux88.IN46
IR[4] => Mux88.IN47
IR[4] => Mux88.IN48
IR[4] => Mux88.IN49
IR[4] => Mux88.IN50
IR[4] => Mux88.IN51
IR[4] => Mux88.IN52
IR[4] => Mux88.IN53
IR[4] => Mux88.IN54
IR[4] => Mux88.IN55
IR[4] => Mux88.IN56
IR[4] => Mux88.IN57
IR[4] => Mux88.IN58
IR[4] => Mux88.IN59
IR[4] => Mux88.IN60
IR[4] => Mux88.IN61
IR[4] => Mux88.IN62
IR[4] => Mux88.IN63
IR[4] => Mux88.IN64
IR[4] => Mux88.IN65
IR[4] => Mux88.IN66
IR[4] => Mux88.IN67
IR[4] => Mux88.IN68
IR[4] => Mux88.IN69
IR[4] => Mux88.IN70
IR[4] => Mux88.IN71
IR[4] => Mux88.IN72
IR[4] => Mux88.IN73
IR[4] => Mux88.IN74
IR[4] => Mux88.IN75
IR[4] => Mux88.IN76
IR[4] => Mux88.IN77
IR[4] => Mux88.IN78
IR[4] => Mux88.IN79
IR[4] => Mux88.IN80
IR[4] => Mux88.IN81
IR[4] => Mux88.IN82
IR[4] => Mux88.IN83
IR[4] => Mux88.IN84
IR[4] => Mux88.IN85
IR[4] => Mux88.IN86
IR[4] => Mux88.IN87
IR[4] => Mux88.IN88
IR[4] => Mux88.IN89
IR[4] => Mux88.IN90
IR[4] => Mux88.IN91
IR[4] => Mux88.IN92
IR[4] => Mux88.IN93
IR[4] => Mux88.IN94
IR[4] => Mux88.IN95
IR[4] => Mux88.IN96
IR[4] => Mux88.IN97
IR[4] => Mux88.IN98
IR[4] => Mux88.IN99
IR[4] => Mux88.IN100
IR[4] => Mux88.IN101
IR[4] => Mux88.IN102
IR[4] => Mux88.IN103
IR[4] => Mux88.IN104
IR[4] => Mux88.IN105
IR[4] => Mux88.IN106
IR[4] => Mux88.IN107
IR[4] => Mux88.IN108
IR[4] => Mux88.IN109
IR[4] => Mux88.IN110
IR[4] => Mux88.IN111
IR[4] => Mux88.IN112
IR[4] => Mux88.IN113
IR[4] => Mux88.IN114
IR[4] => Mux88.IN115
IR[4] => Mux88.IN116
IR[4] => Mux88.IN117
IR[4] => Mux88.IN118
IR[4] => Mux88.IN119
IR[4] => Mux88.IN120
IR[4] => Mux88.IN121
IR[4] => Mux88.IN122
IR[4] => Mux88.IN123
IR[4] => Mux88.IN124
IR[4] => Mux88.IN125
IR[4] => Mux88.IN126
IR[4] => Mux88.IN127
IR[4] => Mux88.IN128
IR[4] => Mux88.IN129
IR[4] => Mux88.IN130
IR[4] => Mux88.IN131
IR[4] => Mux88.IN132
IR[4] => Mux88.IN133
IR[4] => Mux88.IN134
IR[4] => Mux88.IN135
IR[4] => Mux88.IN136
IR[4] => Mux88.IN137
IR[4] => Mux88.IN138
IR[4] => Mux88.IN139
IR[4] => Mux88.IN140
IR[4] => Mux88.IN141
IR[4] => Mux88.IN142
IR[4] => Mux88.IN143
IR[4] => Mux88.IN144
IR[4] => Mux88.IN145
IR[4] => Mux88.IN146
IR[4] => Mux88.IN147
IR[4] => Mux88.IN148
IR[4] => Mux88.IN149
IR[4] => Mux88.IN150
IR[4] => Mux88.IN151
IR[4] => Mux88.IN152
IR[4] => Mux88.IN153
IR[4] => Mux88.IN154
IR[4] => Mux88.IN155
IR[4] => Mux88.IN156
IR[4] => Mux88.IN157
IR[4] => Mux88.IN158
IR[4] => Mux88.IN159
IR[4] => Mux88.IN160
IR[4] => Mux88.IN161
IR[4] => Mux88.IN162
IR[4] => Mux88.IN163
IR[4] => Mux88.IN164
IR[4] => Mux88.IN165
IR[4] => Mux88.IN166
IR[4] => Mux88.IN167
IR[4] => Mux88.IN168
IR[4] => Mux88.IN169
IR[4] => Mux88.IN170
IR[4] => Mux88.IN171
IR[4] => Mux88.IN172
IR[4] => Mux88.IN173
IR[4] => Mux88.IN174
IR[4] => Mux88.IN175
IR[4] => Mux88.IN176
IR[4] => Mux88.IN177
IR[4] => Mux88.IN178
IR[4] => Mux88.IN179
IR[4] => Mux88.IN180
IR[4] => Mux88.IN181
IR[4] => Mux88.IN182
IR[4] => Mux88.IN183
IR[4] => Mux88.IN184
IR[4] => Mux88.IN185
IR[4] => Mux88.IN186
IR[4] => Mux88.IN187
IR[4] => Mux88.IN188
IR[4] => Mux88.IN189
IR[4] => Mux88.IN190
IR[4] => Mux88.IN191
IR[4] => Mux88.IN192
IR[4] => Mux88.IN193
IR[4] => Mux88.IN194
IR[4] => Mux88.IN195
IR[4] => Mux88.IN196
IR[4] => Mux88.IN197
IR[4] => Mux88.IN198
IR[4] => Mux88.IN199
IR[4] => Mux88.IN200
IR[4] => Mux88.IN201
IR[4] => Mux88.IN202
IR[4] => Mux88.IN203
IR[4] => Mux88.IN204
IR[4] => Mux88.IN205
IR[4] => Mux88.IN206
IR[4] => Mux88.IN207
IR[4] => Mux88.IN208
IR[4] => Mux88.IN209
IR[4] => Mux88.IN210
IR[4] => Mux88.IN211
IR[4] => Mux88.IN212
IR[4] => Mux88.IN213
IR[4] => Mux88.IN214
IR[4] => Mux88.IN215
IR[4] => Mux88.IN216
IR[4] => Mux88.IN217
IR[4] => Mux88.IN218
IR[4] => Mux88.IN219
IR[4] => Mux88.IN220
IR[4] => Mux88.IN221
IR[4] => Mux88.IN222
IR[4] => Mux88.IN223
IR[4] => Mux88.IN224
IR[4] => Mux88.IN225
IR[4] => Mux88.IN226
IR[4] => Mux88.IN227
IR[4] => Mux88.IN228
IR[4] => Mux88.IN229
IR[4] => Mux88.IN230
IR[4] => Mux88.IN231
IR[4] => Mux88.IN232
IR[4] => Mux88.IN233
IR[4] => Mux88.IN234
IR[4] => Mux88.IN235
IR[4] => Mux88.IN236
IR[4] => Mux88.IN237
IR[4] => Mux88.IN238
IR[4] => Mux88.IN239
IR[4] => Mux88.IN240
IR[4] => Mux88.IN241
IR[4] => Mux88.IN242
IR[4] => Mux88.IN243
IR[4] => Mux88.IN244
IR[4] => Mux88.IN245
IR[4] => Mux88.IN246
IR[4] => Mux88.IN247
IR[4] => Mux88.IN248
IR[4] => Mux88.IN249
IR[4] => Mux88.IN250
IR[4] => Mux88.IN251
IR[4] => Mux88.IN252
IR[4] => Mux88.IN253
IR[4] => Mux88.IN254
IR[4] => Mux88.IN255
IR[4] => Mux88.IN256
IR[4] => Mux88.IN257
IR[4] => Mux88.IN258
IR[4] => Mux88.IN259
IR[4] => Mux89.IN28
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux98.IN259
IR[4] => Mux99.IN259
IR[4] => Mux101.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux129.IN1
IR[4] => Mux129.IN2
IR[4] => Mux129.IN3
IR[4] => Mux129.IN4
IR[4] => Mux129.IN5
IR[4] => Mux129.IN6
IR[4] => Mux129.IN7
IR[4] => Mux134.IN1
IR[4] => Mux134.IN2
IR[4] => Mux134.IN3
IR[4] => Mux134.IN4
IR[4] => Mux134.IN5
IR[4] => Mux134.IN6
IR[4] => Mux134.IN7
IR[4] => Mux137.IN5
IR[4] => Mux138.IN5
IR[4] => Mux139.IN5
IR[4] => Mux140.IN2
IR[4] => Mux140.IN3
IR[4] => Mux140.IN4
IR[4] => Mux140.IN5
IR[4] => Mux142.IN1
IR[4] => Mux142.IN2
IR[4] => Mux142.IN3
IR[4] => Mux151.IN1
IR[4] => Mux151.IN2
IR[4] => Mux151.IN3
IR[4] => Mux154.IN1
IR[4] => Mux154.IN2
IR[4] => Mux154.IN3
IR[4] => Mux154.IN4
IR[4] => Mux154.IN5
IR[4] => Mux154.IN6
IR[4] => Mux154.IN7
IR[4] => Mux159.IN1
IR[4] => Mux159.IN2
IR[4] => Mux159.IN3
IR[4] => Mux159.IN4
IR[4] => Mux159.IN5
IR[4] => Mux159.IN6
IR[4] => Mux159.IN7
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux167.IN7
IR[4] => Mux178.IN1
IR[4] => Mux178.IN2
IR[4] => Mux178.IN3
IR[4] => Mux178.IN4
IR[4] => Mux178.IN5
IR[4] => Mux178.IN6
IR[4] => Mux178.IN7
IR[4] => Mux183.IN131
IR[4] => Mux185.IN259
IR[4] => Mux186.IN259
IR[4] => Mux187.IN259
IR[4] => Mux188.IN131
IR[4] => Mux190.IN131
IR[4] => Mux193.IN259
IR[4] => Mux195.IN259
IR[4] => Mux197.IN259
IR[4] => Mux199.IN259
IR[4] => Mux200.IN259
IR[4] => Mux201.IN259
IR[4] => Mux204.IN259
IR[4] => Mux205.IN259
IR[4] => Mux207.IN259
IR[4] => Mux212.IN259
IR[4] => Mux213.IN259
IR[4] => Mux214.IN37
IR[4] => Mux214.IN38
IR[4] => Mux214.IN39
IR[4] => Mux214.IN40
IR[4] => Mux214.IN41
IR[4] => Mux214.IN42
IR[4] => Mux214.IN43
IR[4] => Mux214.IN44
IR[4] => Mux214.IN45
IR[4] => Mux214.IN46
IR[4] => Mux214.IN47
IR[4] => Mux214.IN48
IR[4] => Mux214.IN49
IR[4] => Mux214.IN50
IR[4] => Mux214.IN51
IR[4] => Mux214.IN52
IR[4] => Mux214.IN53
IR[4] => Mux214.IN54
IR[4] => Mux214.IN55
IR[4] => Mux214.IN56
IR[4] => Mux214.IN57
IR[4] => Mux214.IN58
IR[4] => Mux214.IN59
IR[4] => Mux214.IN60
IR[4] => Mux214.IN61
IR[4] => Mux214.IN62
IR[4] => Mux214.IN63
IR[4] => Mux214.IN64
IR[4] => Mux214.IN65
IR[4] => Mux214.IN66
IR[4] => Mux214.IN67
IR[4] => Mux214.IN68
IR[4] => Mux214.IN69
IR[4] => Mux214.IN70
IR[4] => Mux214.IN71
IR[4] => Mux214.IN72
IR[4] => Mux214.IN73
IR[4] => Mux214.IN74
IR[4] => Mux214.IN75
IR[4] => Mux214.IN76
IR[4] => Mux214.IN77
IR[4] => Mux214.IN78
IR[4] => Mux214.IN79
IR[4] => Mux214.IN80
IR[4] => Mux214.IN81
IR[4] => Mux214.IN82
IR[4] => Mux214.IN83
IR[4] => Mux214.IN84
IR[4] => Mux214.IN85
IR[4] => Mux214.IN86
IR[4] => Mux214.IN87
IR[4] => Mux214.IN88
IR[4] => Mux214.IN89
IR[4] => Mux214.IN90
IR[4] => Mux214.IN91
IR[4] => Mux214.IN92
IR[4] => Mux214.IN93
IR[4] => Mux214.IN94
IR[4] => Mux214.IN95
IR[4] => Mux214.IN96
IR[4] => Mux214.IN97
IR[4] => Mux214.IN98
IR[4] => Mux214.IN99
IR[4] => Mux214.IN100
IR[4] => Mux214.IN101
IR[4] => Mux214.IN102
IR[4] => Mux214.IN103
IR[4] => Mux214.IN104
IR[4] => Mux214.IN105
IR[4] => Mux214.IN106
IR[4] => Mux214.IN107
IR[4] => Mux214.IN108
IR[4] => Mux214.IN109
IR[4] => Mux214.IN110
IR[4] => Mux214.IN111
IR[4] => Mux214.IN112
IR[4] => Mux214.IN113
IR[4] => Mux214.IN114
IR[4] => Mux214.IN115
IR[4] => Mux214.IN116
IR[4] => Mux214.IN117
IR[4] => Mux214.IN118
IR[4] => Mux214.IN119
IR[4] => Mux214.IN120
IR[4] => Mux214.IN121
IR[4] => Mux214.IN122
IR[4] => Mux214.IN123
IR[4] => Mux214.IN124
IR[4] => Mux214.IN125
IR[4] => Mux214.IN126
IR[4] => Mux214.IN127
IR[4] => Mux214.IN128
IR[4] => Mux214.IN129
IR[4] => Mux214.IN130
IR[4] => Mux214.IN131
IR[4] => Mux214.IN132
IR[4] => Mux214.IN133
IR[4] => Mux214.IN134
IR[4] => Mux214.IN135
IR[4] => Mux214.IN136
IR[4] => Mux214.IN137
IR[4] => Mux214.IN138
IR[4] => Mux214.IN139
IR[4] => Mux214.IN140
IR[4] => Mux214.IN141
IR[4] => Mux214.IN142
IR[4] => Mux214.IN143
IR[4] => Mux214.IN144
IR[4] => Mux214.IN145
IR[4] => Mux214.IN146
IR[4] => Mux214.IN147
IR[4] => Mux214.IN148
IR[4] => Mux214.IN149
IR[4] => Mux214.IN150
IR[4] => Mux214.IN151
IR[4] => Mux214.IN152
IR[4] => Mux214.IN153
IR[4] => Mux214.IN154
IR[4] => Mux214.IN155
IR[4] => Mux214.IN156
IR[4] => Mux214.IN157
IR[4] => Mux214.IN158
IR[4] => Mux214.IN159
IR[4] => Mux214.IN160
IR[4] => Mux214.IN161
IR[4] => Mux214.IN162
IR[4] => Mux214.IN163
IR[4] => Mux214.IN164
IR[4] => Mux214.IN165
IR[4] => Mux214.IN166
IR[4] => Mux214.IN167
IR[4] => Mux214.IN168
IR[4] => Mux214.IN169
IR[4] => Mux214.IN170
IR[4] => Mux214.IN171
IR[4] => Mux214.IN172
IR[4] => Mux214.IN173
IR[4] => Mux214.IN174
IR[4] => Mux214.IN175
IR[4] => Mux214.IN176
IR[4] => Mux214.IN177
IR[4] => Mux214.IN178
IR[4] => Mux214.IN179
IR[4] => Mux214.IN180
IR[4] => Mux214.IN181
IR[4] => Mux214.IN182
IR[4] => Mux214.IN183
IR[4] => Mux214.IN184
IR[4] => Mux214.IN185
IR[4] => Mux214.IN186
IR[4] => Mux214.IN187
IR[4] => Mux214.IN188
IR[4] => Mux214.IN189
IR[4] => Mux214.IN190
IR[4] => Mux214.IN191
IR[4] => Mux214.IN192
IR[4] => Mux214.IN193
IR[4] => Mux214.IN194
IR[4] => Mux214.IN195
IR[4] => Mux214.IN196
IR[4] => Mux214.IN197
IR[4] => Mux214.IN198
IR[4] => Mux214.IN199
IR[4] => Mux214.IN200
IR[4] => Mux214.IN201
IR[4] => Mux214.IN202
IR[4] => Mux214.IN203
IR[4] => Mux214.IN204
IR[4] => Mux214.IN205
IR[4] => Mux214.IN206
IR[4] => Mux214.IN207
IR[4] => Mux214.IN208
IR[4] => Mux214.IN209
IR[4] => Mux214.IN210
IR[4] => Mux214.IN211
IR[4] => Mux214.IN212
IR[4] => Mux214.IN213
IR[4] => Mux214.IN214
IR[4] => Mux214.IN215
IR[4] => Mux214.IN216
IR[4] => Mux214.IN217
IR[4] => Mux214.IN218
IR[4] => Mux214.IN219
IR[4] => Mux214.IN220
IR[4] => Mux214.IN221
IR[4] => Mux214.IN222
IR[4] => Mux214.IN223
IR[4] => Mux214.IN224
IR[4] => Mux214.IN225
IR[4] => Mux214.IN226
IR[4] => Mux214.IN227
IR[4] => Mux214.IN228
IR[4] => Mux214.IN229
IR[4] => Mux214.IN230
IR[4] => Mux214.IN231
IR[4] => Mux214.IN232
IR[4] => Mux214.IN233
IR[4] => Mux214.IN234
IR[4] => Mux214.IN235
IR[4] => Mux214.IN236
IR[4] => Mux214.IN237
IR[4] => Mux214.IN238
IR[4] => Mux214.IN239
IR[4] => Mux214.IN240
IR[4] => Mux214.IN241
IR[4] => Mux214.IN242
IR[4] => Mux214.IN243
IR[4] => Mux214.IN244
IR[4] => Mux214.IN245
IR[4] => Mux214.IN246
IR[4] => Mux214.IN247
IR[4] => Mux214.IN248
IR[4] => Mux214.IN249
IR[4] => Mux214.IN250
IR[4] => Mux214.IN251
IR[4] => Mux214.IN252
IR[4] => Mux214.IN253
IR[4] => Mux214.IN254
IR[4] => Mux214.IN255
IR[4] => Mux214.IN256
IR[4] => Mux214.IN257
IR[4] => Mux214.IN258
IR[4] => Mux214.IN259
IR[4] => Mux215.IN37
IR[4] => Mux217.IN259
IR[4] => Mux218.IN259
IR[4] => Mux222.IN130
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Mux225.IN259
IR[4] => Equal2.IN1
IR[4] => Equal3.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux37.IN4
IR[5] => Mux53.IN258
IR[5] => Mux54.IN153
IR[5] => Mux55.IN153
IR[5] => Mux56.IN153
IR[5] => Mux57.IN258
IR[5] => Mux59.IN195
IR[5] => Mux59.IN196
IR[5] => Mux59.IN197
IR[5] => Mux59.IN198
IR[5] => Mux59.IN199
IR[5] => Mux59.IN200
IR[5] => Mux59.IN201
IR[5] => Mux59.IN202
IR[5] => Mux59.IN203
IR[5] => Mux59.IN204
IR[5] => Mux59.IN205
IR[5] => Mux59.IN206
IR[5] => Mux59.IN207
IR[5] => Mux59.IN208
IR[5] => Mux59.IN209
IR[5] => Mux59.IN210
IR[5] => Mux59.IN211
IR[5] => Mux59.IN212
IR[5] => Mux59.IN213
IR[5] => Mux59.IN214
IR[5] => Mux59.IN215
IR[5] => Mux59.IN216
IR[5] => Mux59.IN217
IR[5] => Mux59.IN218
IR[5] => Mux59.IN219
IR[5] => Mux59.IN220
IR[5] => Mux59.IN221
IR[5] => Mux59.IN222
IR[5] => Mux59.IN223
IR[5] => Mux59.IN224
IR[5] => Mux59.IN225
IR[5] => Mux59.IN226
IR[5] => Mux59.IN227
IR[5] => Mux59.IN228
IR[5] => Mux59.IN229
IR[5] => Mux59.IN230
IR[5] => Mux59.IN231
IR[5] => Mux59.IN232
IR[5] => Mux59.IN233
IR[5] => Mux59.IN234
IR[5] => Mux59.IN235
IR[5] => Mux59.IN236
IR[5] => Mux59.IN237
IR[5] => Mux59.IN238
IR[5] => Mux59.IN239
IR[5] => Mux59.IN240
IR[5] => Mux59.IN241
IR[5] => Mux59.IN242
IR[5] => Mux59.IN243
IR[5] => Mux59.IN244
IR[5] => Mux59.IN245
IR[5] => Mux59.IN246
IR[5] => Mux59.IN247
IR[5] => Mux59.IN248
IR[5] => Mux59.IN249
IR[5] => Mux59.IN250
IR[5] => Mux59.IN251
IR[5] => Mux59.IN252
IR[5] => Mux59.IN253
IR[5] => Mux59.IN254
IR[5] => Mux59.IN255
IR[5] => Mux59.IN256
IR[5] => Mux59.IN257
IR[5] => Mux59.IN258
IR[5] => Mux60.IN195
IR[5] => Mux61.IN195
IR[5] => Mux62.IN258
IR[5] => Mux63.IN258
IR[5] => Mux64.IN257
IR[5] => Mux65.IN258
IR[5] => Mux66.IN258
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux81.IN250
IR[5] => Mux81.IN251
IR[5] => Mux81.IN252
IR[5] => Mux81.IN253
IR[5] => Mux81.IN254
IR[5] => Mux81.IN255
IR[5] => Mux81.IN256
IR[5] => Mux81.IN257
IR[5] => Mux81.IN258
IR[5] => Mux82.IN250
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN27
IR[5] => Mux87.IN28
IR[5] => Mux87.IN29
IR[5] => Mux87.IN30
IR[5] => Mux87.IN31
IR[5] => Mux87.IN32
IR[5] => Mux87.IN33
IR[5] => Mux87.IN34
IR[5] => Mux87.IN35
IR[5] => Mux87.IN36
IR[5] => Mux87.IN37
IR[5] => Mux87.IN38
IR[5] => Mux87.IN39
IR[5] => Mux87.IN40
IR[5] => Mux87.IN41
IR[5] => Mux87.IN42
IR[5] => Mux87.IN43
IR[5] => Mux87.IN44
IR[5] => Mux87.IN45
IR[5] => Mux87.IN46
IR[5] => Mux87.IN47
IR[5] => Mux87.IN48
IR[5] => Mux87.IN49
IR[5] => Mux87.IN50
IR[5] => Mux87.IN51
IR[5] => Mux87.IN52
IR[5] => Mux87.IN53
IR[5] => Mux87.IN54
IR[5] => Mux87.IN55
IR[5] => Mux87.IN56
IR[5] => Mux87.IN57
IR[5] => Mux87.IN58
IR[5] => Mux87.IN59
IR[5] => Mux87.IN60
IR[5] => Mux87.IN61
IR[5] => Mux87.IN62
IR[5] => Mux87.IN63
IR[5] => Mux87.IN64
IR[5] => Mux87.IN65
IR[5] => Mux87.IN66
IR[5] => Mux87.IN67
IR[5] => Mux87.IN68
IR[5] => Mux87.IN69
IR[5] => Mux87.IN70
IR[5] => Mux87.IN71
IR[5] => Mux87.IN72
IR[5] => Mux87.IN73
IR[5] => Mux87.IN74
IR[5] => Mux87.IN75
IR[5] => Mux87.IN76
IR[5] => Mux87.IN77
IR[5] => Mux87.IN78
IR[5] => Mux87.IN79
IR[5] => Mux87.IN80
IR[5] => Mux87.IN81
IR[5] => Mux87.IN82
IR[5] => Mux87.IN83
IR[5] => Mux87.IN84
IR[5] => Mux87.IN85
IR[5] => Mux87.IN86
IR[5] => Mux87.IN87
IR[5] => Mux87.IN88
IR[5] => Mux87.IN89
IR[5] => Mux87.IN90
IR[5] => Mux87.IN91
IR[5] => Mux87.IN92
IR[5] => Mux87.IN93
IR[5] => Mux87.IN94
IR[5] => Mux87.IN95
IR[5] => Mux87.IN96
IR[5] => Mux87.IN97
IR[5] => Mux87.IN98
IR[5] => Mux87.IN99
IR[5] => Mux87.IN100
IR[5] => Mux87.IN101
IR[5] => Mux87.IN102
IR[5] => Mux87.IN103
IR[5] => Mux87.IN104
IR[5] => Mux87.IN105
IR[5] => Mux87.IN106
IR[5] => Mux87.IN107
IR[5] => Mux87.IN108
IR[5] => Mux87.IN109
IR[5] => Mux87.IN110
IR[5] => Mux87.IN111
IR[5] => Mux87.IN112
IR[5] => Mux87.IN113
IR[5] => Mux87.IN114
IR[5] => Mux87.IN115
IR[5] => Mux87.IN116
IR[5] => Mux87.IN117
IR[5] => Mux87.IN118
IR[5] => Mux87.IN119
IR[5] => Mux87.IN120
IR[5] => Mux87.IN121
IR[5] => Mux87.IN122
IR[5] => Mux87.IN123
IR[5] => Mux87.IN124
IR[5] => Mux87.IN125
IR[5] => Mux87.IN126
IR[5] => Mux87.IN127
IR[5] => Mux87.IN128
IR[5] => Mux87.IN129
IR[5] => Mux87.IN130
IR[5] => Mux87.IN131
IR[5] => Mux87.IN132
IR[5] => Mux87.IN133
IR[5] => Mux87.IN134
IR[5] => Mux87.IN135
IR[5] => Mux87.IN136
IR[5] => Mux87.IN137
IR[5] => Mux87.IN138
IR[5] => Mux87.IN139
IR[5] => Mux87.IN140
IR[5] => Mux87.IN141
IR[5] => Mux87.IN142
IR[5] => Mux87.IN143
IR[5] => Mux87.IN144
IR[5] => Mux87.IN145
IR[5] => Mux87.IN146
IR[5] => Mux87.IN147
IR[5] => Mux87.IN148
IR[5] => Mux87.IN149
IR[5] => Mux87.IN150
IR[5] => Mux87.IN151
IR[5] => Mux87.IN152
IR[5] => Mux87.IN153
IR[5] => Mux87.IN154
IR[5] => Mux87.IN155
IR[5] => Mux87.IN156
IR[5] => Mux87.IN157
IR[5] => Mux87.IN158
IR[5] => Mux87.IN159
IR[5] => Mux87.IN160
IR[5] => Mux87.IN161
IR[5] => Mux87.IN162
IR[5] => Mux87.IN163
IR[5] => Mux87.IN164
IR[5] => Mux87.IN165
IR[5] => Mux87.IN166
IR[5] => Mux87.IN167
IR[5] => Mux87.IN168
IR[5] => Mux87.IN169
IR[5] => Mux87.IN170
IR[5] => Mux87.IN171
IR[5] => Mux87.IN172
IR[5] => Mux87.IN173
IR[5] => Mux87.IN174
IR[5] => Mux87.IN175
IR[5] => Mux87.IN176
IR[5] => Mux87.IN177
IR[5] => Mux87.IN178
IR[5] => Mux87.IN179
IR[5] => Mux87.IN180
IR[5] => Mux87.IN181
IR[5] => Mux87.IN182
IR[5] => Mux87.IN183
IR[5] => Mux87.IN184
IR[5] => Mux87.IN185
IR[5] => Mux87.IN186
IR[5] => Mux87.IN187
IR[5] => Mux87.IN188
IR[5] => Mux87.IN189
IR[5] => Mux87.IN190
IR[5] => Mux87.IN191
IR[5] => Mux87.IN192
IR[5] => Mux87.IN193
IR[5] => Mux87.IN194
IR[5] => Mux87.IN195
IR[5] => Mux87.IN196
IR[5] => Mux87.IN197
IR[5] => Mux87.IN198
IR[5] => Mux87.IN199
IR[5] => Mux87.IN200
IR[5] => Mux87.IN201
IR[5] => Mux87.IN202
IR[5] => Mux87.IN203
IR[5] => Mux87.IN204
IR[5] => Mux87.IN205
IR[5] => Mux87.IN206
IR[5] => Mux87.IN207
IR[5] => Mux87.IN208
IR[5] => Mux87.IN209
IR[5] => Mux87.IN210
IR[5] => Mux87.IN211
IR[5] => Mux87.IN212
IR[5] => Mux87.IN213
IR[5] => Mux87.IN214
IR[5] => Mux87.IN215
IR[5] => Mux87.IN216
IR[5] => Mux87.IN217
IR[5] => Mux87.IN218
IR[5] => Mux87.IN219
IR[5] => Mux87.IN220
IR[5] => Mux87.IN221
IR[5] => Mux87.IN222
IR[5] => Mux87.IN223
IR[5] => Mux87.IN224
IR[5] => Mux87.IN225
IR[5] => Mux87.IN226
IR[5] => Mux87.IN227
IR[5] => Mux87.IN228
IR[5] => Mux87.IN229
IR[5] => Mux87.IN230
IR[5] => Mux87.IN231
IR[5] => Mux87.IN232
IR[5] => Mux87.IN233
IR[5] => Mux87.IN234
IR[5] => Mux87.IN235
IR[5] => Mux87.IN236
IR[5] => Mux87.IN237
IR[5] => Mux87.IN238
IR[5] => Mux87.IN239
IR[5] => Mux87.IN240
IR[5] => Mux87.IN241
IR[5] => Mux87.IN242
IR[5] => Mux87.IN243
IR[5] => Mux87.IN244
IR[5] => Mux87.IN245
IR[5] => Mux87.IN246
IR[5] => Mux87.IN247
IR[5] => Mux87.IN248
IR[5] => Mux87.IN249
IR[5] => Mux87.IN250
IR[5] => Mux87.IN251
IR[5] => Mux87.IN252
IR[5] => Mux87.IN253
IR[5] => Mux87.IN254
IR[5] => Mux87.IN255
IR[5] => Mux87.IN256
IR[5] => Mux87.IN257
IR[5] => Mux87.IN258
IR[5] => Mux88.IN27
IR[5] => Mux89.IN27
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux98.IN258
IR[5] => Mux99.IN258
IR[5] => Mux101.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux128.IN1
IR[5] => Mux128.IN2
IR[5] => Mux128.IN3
IR[5] => Mux128.IN4
IR[5] => Mux128.IN5
IR[5] => Mux128.IN6
IR[5] => Mux128.IN7
IR[5] => Mux133.IN1
IR[5] => Mux133.IN2
IR[5] => Mux133.IN3
IR[5] => Mux133.IN4
IR[5] => Mux133.IN5
IR[5] => Mux133.IN6
IR[5] => Mux133.IN7
IR[5] => Mux137.IN4
IR[5] => Mux138.IN4
IR[5] => Mux139.IN1
IR[5] => Mux139.IN2
IR[5] => Mux139.IN3
IR[5] => Mux139.IN4
IR[5] => Mux140.IN1
IR[5] => Mux141.IN1
IR[5] => Mux141.IN2
IR[5] => Mux141.IN3
IR[5] => Mux153.IN1
IR[5] => Mux153.IN2
IR[5] => Mux153.IN3
IR[5] => Mux153.IN4
IR[5] => Mux153.IN5
IR[5] => Mux153.IN6
IR[5] => Mux153.IN7
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux166.IN7
IR[5] => Mux177.IN1
IR[5] => Mux177.IN2
IR[5] => Mux177.IN3
IR[5] => Mux177.IN4
IR[5] => Mux177.IN5
IR[5] => Mux177.IN6
IR[5] => Mux177.IN7
IR[5] => Mux182.IN66
IR[5] => Mux183.IN130
IR[5] => Mux184.IN130
IR[5] => Mux185.IN258
IR[5] => Mux186.IN258
IR[5] => Mux187.IN258
IR[5] => Mux188.IN130
IR[5] => Mux190.IN130
IR[5] => Mux193.IN258
IR[5] => Mux194.IN66
IR[5] => Mux195.IN258
IR[5] => Mux197.IN258
IR[5] => Mux199.IN258
IR[5] => Mux200.IN258
IR[5] => Mux201.IN258
IR[5] => Mux203.IN130
IR[5] => Mux204.IN258
IR[5] => Mux205.IN258
IR[5] => Mux207.IN258
IR[5] => Mux208.IN66
IR[5] => Mux209.IN66
IR[5] => Mux210.IN66
IR[5] => Mux211.IN66
IR[5] => Mux212.IN258
IR[5] => Mux213.IN36
IR[5] => Mux213.IN37
IR[5] => Mux213.IN38
IR[5] => Mux213.IN39
IR[5] => Mux213.IN40
IR[5] => Mux213.IN41
IR[5] => Mux213.IN42
IR[5] => Mux213.IN43
IR[5] => Mux213.IN44
IR[5] => Mux213.IN45
IR[5] => Mux213.IN46
IR[5] => Mux213.IN47
IR[5] => Mux213.IN48
IR[5] => Mux213.IN49
IR[5] => Mux213.IN50
IR[5] => Mux213.IN51
IR[5] => Mux213.IN52
IR[5] => Mux213.IN53
IR[5] => Mux213.IN54
IR[5] => Mux213.IN55
IR[5] => Mux213.IN56
IR[5] => Mux213.IN57
IR[5] => Mux213.IN58
IR[5] => Mux213.IN59
IR[5] => Mux213.IN60
IR[5] => Mux213.IN61
IR[5] => Mux213.IN62
IR[5] => Mux213.IN63
IR[5] => Mux213.IN64
IR[5] => Mux213.IN65
IR[5] => Mux213.IN66
IR[5] => Mux213.IN67
IR[5] => Mux213.IN68
IR[5] => Mux213.IN69
IR[5] => Mux213.IN70
IR[5] => Mux213.IN71
IR[5] => Mux213.IN72
IR[5] => Mux213.IN73
IR[5] => Mux213.IN74
IR[5] => Mux213.IN75
IR[5] => Mux213.IN76
IR[5] => Mux213.IN77
IR[5] => Mux213.IN78
IR[5] => Mux213.IN79
IR[5] => Mux213.IN80
IR[5] => Mux213.IN81
IR[5] => Mux213.IN82
IR[5] => Mux213.IN83
IR[5] => Mux213.IN84
IR[5] => Mux213.IN85
IR[5] => Mux213.IN86
IR[5] => Mux213.IN87
IR[5] => Mux213.IN88
IR[5] => Mux213.IN89
IR[5] => Mux213.IN90
IR[5] => Mux213.IN91
IR[5] => Mux213.IN92
IR[5] => Mux213.IN93
IR[5] => Mux213.IN94
IR[5] => Mux213.IN95
IR[5] => Mux213.IN96
IR[5] => Mux213.IN97
IR[5] => Mux213.IN98
IR[5] => Mux213.IN99
IR[5] => Mux213.IN100
IR[5] => Mux213.IN101
IR[5] => Mux213.IN102
IR[5] => Mux213.IN103
IR[5] => Mux213.IN104
IR[5] => Mux213.IN105
IR[5] => Mux213.IN106
IR[5] => Mux213.IN107
IR[5] => Mux213.IN108
IR[5] => Mux213.IN109
IR[5] => Mux213.IN110
IR[5] => Mux213.IN111
IR[5] => Mux213.IN112
IR[5] => Mux213.IN113
IR[5] => Mux213.IN114
IR[5] => Mux213.IN115
IR[5] => Mux213.IN116
IR[5] => Mux213.IN117
IR[5] => Mux213.IN118
IR[5] => Mux213.IN119
IR[5] => Mux213.IN120
IR[5] => Mux213.IN121
IR[5] => Mux213.IN122
IR[5] => Mux213.IN123
IR[5] => Mux213.IN124
IR[5] => Mux213.IN125
IR[5] => Mux213.IN126
IR[5] => Mux213.IN127
IR[5] => Mux213.IN128
IR[5] => Mux213.IN129
IR[5] => Mux213.IN130
IR[5] => Mux213.IN131
IR[5] => Mux213.IN132
IR[5] => Mux213.IN133
IR[5] => Mux213.IN134
IR[5] => Mux213.IN135
IR[5] => Mux213.IN136
IR[5] => Mux213.IN137
IR[5] => Mux213.IN138
IR[5] => Mux213.IN139
IR[5] => Mux213.IN140
IR[5] => Mux213.IN141
IR[5] => Mux213.IN142
IR[5] => Mux213.IN143
IR[5] => Mux213.IN144
IR[5] => Mux213.IN145
IR[5] => Mux213.IN146
IR[5] => Mux213.IN147
IR[5] => Mux213.IN148
IR[5] => Mux213.IN149
IR[5] => Mux213.IN150
IR[5] => Mux213.IN151
IR[5] => Mux213.IN152
IR[5] => Mux213.IN153
IR[5] => Mux213.IN154
IR[5] => Mux213.IN155
IR[5] => Mux213.IN156
IR[5] => Mux213.IN157
IR[5] => Mux213.IN158
IR[5] => Mux213.IN159
IR[5] => Mux213.IN160
IR[5] => Mux213.IN161
IR[5] => Mux213.IN162
IR[5] => Mux213.IN163
IR[5] => Mux213.IN164
IR[5] => Mux213.IN165
IR[5] => Mux213.IN166
IR[5] => Mux213.IN167
IR[5] => Mux213.IN168
IR[5] => Mux213.IN169
IR[5] => Mux213.IN170
IR[5] => Mux213.IN171
IR[5] => Mux213.IN172
IR[5] => Mux213.IN173
IR[5] => Mux213.IN174
IR[5] => Mux213.IN175
IR[5] => Mux213.IN176
IR[5] => Mux213.IN177
IR[5] => Mux213.IN178
IR[5] => Mux213.IN179
IR[5] => Mux213.IN180
IR[5] => Mux213.IN181
IR[5] => Mux213.IN182
IR[5] => Mux213.IN183
IR[5] => Mux213.IN184
IR[5] => Mux213.IN185
IR[5] => Mux213.IN186
IR[5] => Mux213.IN187
IR[5] => Mux213.IN188
IR[5] => Mux213.IN189
IR[5] => Mux213.IN190
IR[5] => Mux213.IN191
IR[5] => Mux213.IN192
IR[5] => Mux213.IN193
IR[5] => Mux213.IN194
IR[5] => Mux213.IN195
IR[5] => Mux213.IN196
IR[5] => Mux213.IN197
IR[5] => Mux213.IN198
IR[5] => Mux213.IN199
IR[5] => Mux213.IN200
IR[5] => Mux213.IN201
IR[5] => Mux213.IN202
IR[5] => Mux213.IN203
IR[5] => Mux213.IN204
IR[5] => Mux213.IN205
IR[5] => Mux213.IN206
IR[5] => Mux213.IN207
IR[5] => Mux213.IN208
IR[5] => Mux213.IN209
IR[5] => Mux213.IN210
IR[5] => Mux213.IN211
IR[5] => Mux213.IN212
IR[5] => Mux213.IN213
IR[5] => Mux213.IN214
IR[5] => Mux213.IN215
IR[5] => Mux213.IN216
IR[5] => Mux213.IN217
IR[5] => Mux213.IN218
IR[5] => Mux213.IN219
IR[5] => Mux213.IN220
IR[5] => Mux213.IN221
IR[5] => Mux213.IN222
IR[5] => Mux213.IN223
IR[5] => Mux213.IN224
IR[5] => Mux213.IN225
IR[5] => Mux213.IN226
IR[5] => Mux213.IN227
IR[5] => Mux213.IN228
IR[5] => Mux213.IN229
IR[5] => Mux213.IN230
IR[5] => Mux213.IN231
IR[5] => Mux213.IN232
IR[5] => Mux213.IN233
IR[5] => Mux213.IN234
IR[5] => Mux213.IN235
IR[5] => Mux213.IN236
IR[5] => Mux213.IN237
IR[5] => Mux213.IN238
IR[5] => Mux213.IN239
IR[5] => Mux213.IN240
IR[5] => Mux213.IN241
IR[5] => Mux213.IN242
IR[5] => Mux213.IN243
IR[5] => Mux213.IN244
IR[5] => Mux213.IN245
IR[5] => Mux213.IN246
IR[5] => Mux213.IN247
IR[5] => Mux213.IN248
IR[5] => Mux213.IN249
IR[5] => Mux213.IN250
IR[5] => Mux213.IN251
IR[5] => Mux213.IN252
IR[5] => Mux213.IN253
IR[5] => Mux213.IN254
IR[5] => Mux213.IN255
IR[5] => Mux213.IN256
IR[5] => Mux213.IN257
IR[5] => Mux213.IN258
IR[5] => Mux214.IN36
IR[5] => Mux215.IN36
IR[5] => Mux216.IN66
IR[5] => Mux217.IN258
IR[5] => Mux218.IN258
IR[5] => Mux219.IN66
IR[5] => Mux220.IN66
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux225.IN258
IR[5] => Mux227.IN66
IR[5] => Mux229.IN66
IR[5] => Equal2.IN0
IR[5] => Equal3.IN0
IR[6] => Mux53.IN257
IR[6] => Mux54.IN152
IR[6] => Mux55.IN152
IR[6] => Mux56.IN152
IR[6] => Mux57.IN257
IR[6] => Mux58.IN65
IR[6] => Mux59.IN194
IR[6] => Mux60.IN194
IR[6] => Mux61.IN194
IR[6] => Mux62.IN257
IR[6] => Mux63.IN257
IR[6] => Mux64.IN256
IR[6] => Mux65.IN257
IR[6] => Mux66.IN257
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN249
IR[6] => Mux82.IN249
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN26
IR[6] => Mux88.IN26
IR[6] => Mux89.IN26
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN65
IR[6] => Mux98.IN257
IR[6] => Mux99.IN257
IR[6] => Mux100.IN33
IR[6] => Mux101.IN257
IR[6] => Mux104.IN33
IR[6] => Mux105.IN33
IR[6] => Mux106.IN33
IR[6] => Mux107.IN33
IR[6] => Mux108.IN33
IR[6] => Mux110.IN33
IR[6] => Mux111.IN33
IR[6] => Mux112.IN33
IR[6] => Mux113.IN33
IR[6] => Mux114.IN33
IR[6] => Mux115.IN33
IR[6] => Mux182.IN65
IR[6] => Mux183.IN129
IR[6] => Mux184.IN129
IR[6] => Mux185.IN257
IR[6] => Mux186.IN257
IR[6] => Mux187.IN257
IR[6] => Mux188.IN129
IR[6] => Mux189.IN33
IR[6] => Mux190.IN129
IR[6] => Mux191.IN65
IR[6] => Mux192.IN65
IR[6] => Mux193.IN257
IR[6] => Mux194.IN65
IR[6] => Mux195.IN257
IR[6] => Mux196.IN65
IR[6] => Mux197.IN257
IR[6] => Mux198.IN65
IR[6] => Mux199.IN257
IR[6] => Mux200.IN257
IR[6] => Mux201.IN257
IR[6] => Mux202.IN65
IR[6] => Mux203.IN129
IR[6] => Mux204.IN257
IR[6] => Mux205.IN257
IR[6] => Mux206.IN65
IR[6] => Mux207.IN257
IR[6] => Mux208.IN65
IR[6] => Mux209.IN65
IR[6] => Mux210.IN65
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN35
IR[6] => Mux214.IN35
IR[6] => Mux215.IN35
IR[6] => Mux216.IN65
IR[6] => Mux217.IN257
IR[6] => Mux218.IN257
IR[6] => Mux219.IN65
IR[6] => Mux220.IN65
IR[6] => Mux221.IN33
IR[6] => Mux222.IN129
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN257
IR[6] => Mux226.IN33
IR[6] => Mux227.IN65
IR[6] => Mux228.IN33
IR[6] => Mux229.IN65
IR[7] => Mux53.IN256
IR[7] => Mux54.IN151
IR[7] => Mux55.IN151
IR[7] => Mux56.IN151
IR[7] => Mux57.IN256
IR[7] => Mux58.IN64
IR[7] => Mux59.IN193
IR[7] => Mux60.IN193
IR[7] => Mux61.IN193
IR[7] => Mux62.IN256
IR[7] => Mux63.IN256
IR[7] => Mux64.IN255
IR[7] => Mux65.IN256
IR[7] => Mux66.IN256
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN248
IR[7] => Mux82.IN248
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN25
IR[7] => Mux88.IN25
IR[7] => Mux89.IN25
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN64
IR[7] => Mux98.IN256
IR[7] => Mux99.IN256
IR[7] => Mux100.IN32
IR[7] => Mux101.IN256
IR[7] => Mux104.IN32
IR[7] => Mux105.IN32
IR[7] => Mux106.IN32
IR[7] => Mux107.IN32
IR[7] => Mux108.IN32
IR[7] => Mux110.IN32
IR[7] => Mux111.IN32
IR[7] => Mux112.IN32
IR[7] => Mux113.IN32
IR[7] => Mux114.IN32
IR[7] => Mux115.IN32
IR[7] => Mux182.IN64
IR[7] => Mux183.IN128
IR[7] => Mux184.IN128
IR[7] => Mux185.IN256
IR[7] => Mux186.IN256
IR[7] => Mux187.IN256
IR[7] => Mux188.IN128
IR[7] => Mux189.IN32
IR[7] => Mux190.IN128
IR[7] => Mux191.IN64
IR[7] => Mux192.IN64
IR[7] => Mux193.IN256
IR[7] => Mux194.IN64
IR[7] => Mux195.IN256
IR[7] => Mux196.IN64
IR[7] => Mux197.IN256
IR[7] => Mux198.IN64
IR[7] => Mux199.IN256
IR[7] => Mux200.IN256
IR[7] => Mux201.IN256
IR[7] => Mux202.IN64
IR[7] => Mux203.IN128
IR[7] => Mux204.IN256
IR[7] => Mux205.IN256
IR[7] => Mux206.IN64
IR[7] => Mux207.IN256
IR[7] => Mux208.IN64
IR[7] => Mux209.IN64
IR[7] => Mux210.IN64
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN34
IR[7] => Mux214.IN34
IR[7] => Mux215.IN34
IR[7] => Mux216.IN64
IR[7] => Mux217.IN256
IR[7] => Mux218.IN256
IR[7] => Mux219.IN64
IR[7] => Mux220.IN64
IR[7] => Mux221.IN32
IR[7] => Mux222.IN128
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN256
IR[7] => Mux226.IN32
IR[7] => Mux227.IN64
IR[7] => Mux228.IN32
IR[7] => Mux229.IN64
ISet[0] => Mux230.IN5
ISet[0] => Mux231.IN5
ISet[0] => Mux232.IN5
ISet[0] => Mux233.IN5
ISet[0] => Mux234.IN5
ISet[0] => Mux235.IN5
ISet[0] => Mux236.IN5
ISet[0] => Mux237.IN5
ISet[0] => Mux238.IN5
ISet[0] => Mux239.IN5
ISet[0] => Mux240.IN5
ISet[0] => Mux241.IN5
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[1] => Mux230.IN4
ISet[1] => Mux231.IN4
ISet[1] => Mux232.IN4
ISet[1] => Mux233.IN4
ISet[1] => Mux234.IN4
ISet[1] => Mux235.IN4
ISet[1] => Mux236.IN4
ISet[1] => Mux237.IN4
ISet[1] => Mux238.IN4
ISet[1] => Mux239.IN4
ISet[1] => Mux240.IN4
ISet[1] => Mux241.IN4
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux36.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN10
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux102.IN10
MCycle[0] => Mux103.IN10
MCycle[0] => Mux118.IN10
MCycle[0] => Mux119.IN10
MCycle[0] => Mux120.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux123.IN10
MCycle[0] => Mux124.IN10
MCycle[0] => Mux125.IN10
MCycle[0] => Mux126.IN10
MCycle[0] => Mux127.IN10
MCycle[0] => Mux128.IN10
MCycle[0] => Mux129.IN10
MCycle[0] => Mux130.IN10
MCycle[0] => Mux131.IN10
MCycle[0] => Mux132.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux136.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux159.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN9
MCycle[1] => Mux36.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux39.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux102.IN9
MCycle[1] => Mux103.IN9
MCycle[1] => Mux116.IN5
MCycle[1] => Mux117.IN5
MCycle[1] => Mux118.IN9
MCycle[1] => Mux119.IN9
MCycle[1] => Mux120.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux123.IN9
MCycle[1] => Mux124.IN9
MCycle[1] => Mux125.IN9
MCycle[1] => Mux126.IN9
MCycle[1] => Mux127.IN9
MCycle[1] => Mux128.IN9
MCycle[1] => Mux129.IN9
MCycle[1] => Mux130.IN9
MCycle[1] => Mux131.IN9
MCycle[1] => Mux132.IN9
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux136.IN9
MCycle[1] => Mux141.IN5
MCycle[1] => Mux142.IN5
MCycle[1] => Mux143.IN5
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN5
MCycle[1] => Mux152.IN5
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux159.IN9
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux181.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN8
MCycle[2] => Mux36.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN8
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux102.IN8
MCycle[2] => Mux103.IN8
MCycle[2] => Mux116.IN4
MCycle[2] => Mux117.IN4
MCycle[2] => Mux118.IN8
MCycle[2] => Mux119.IN8
MCycle[2] => Mux120.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux123.IN8
MCycle[2] => Mux124.IN8
MCycle[2] => Mux125.IN8
MCycle[2] => Mux126.IN8
MCycle[2] => Mux127.IN8
MCycle[2] => Mux128.IN8
MCycle[2] => Mux129.IN8
MCycle[2] => Mux130.IN8
MCycle[2] => Mux131.IN8
MCycle[2] => Mux132.IN8
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux136.IN8
MCycle[2] => Mux141.IN4
MCycle[2] => Mux142.IN4
MCycle[2] => Mux143.IN4
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN4
MCycle[2] => Mux152.IN4
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux159.IN8
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
F[0] => Mux37.IN10
F[0] => Mux37.IN1
F[1] => ~NO_FANOUT~
F[2] => Mux37.IN9
F[2] => Mux37.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux37.IN8
F[6] => Mux37.IN0
F[7] => Mux37.IN7
F[7] => Mux37.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux64.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
MCycles[0] <= Mux242.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= <GND>
Prefix[1] <= <GND>
Inc_PC <= Mux243.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux256.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Mux245.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Mux244.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= <GND>
JumpXY <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= <GND>
ExchangeRS <= <GND>
I_DJNZ <= <GND>
I_CPL <= Mux267.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux268.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux247.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080|T8080se:u_8080|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal7.IN1
ISet[1] => Equal7.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_0.IN1
F_In[0] => process_0.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_0.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|invaderst:invaderst|mw8080:u_mw8080|T8080se:u_8080|T80:u0|T80_Reg:Regs
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
CEN => RegsL[7][0].ENA
CEN => RegsL[7][1].ENA
CEN => RegsL[7][2].ENA
CEN => RegsL[7][3].ENA
CEN => RegsL[7][4].ENA
CEN => RegsL[7][5].ENA
CEN => RegsL[7][6].ENA
CEN => RegsL[7][7].ENA
CEN => RegsL[6][0].ENA
CEN => RegsL[6][1].ENA
CEN => RegsL[6][2].ENA
CEN => RegsL[6][3].ENA
CEN => RegsL[6][4].ENA
CEN => RegsL[6][5].ENA
CEN => RegsL[6][6].ENA
CEN => RegsL[6][7].ENA
CEN => RegsL[5][0].ENA
CEN => RegsL[5][1].ENA
CEN => RegsL[5][2].ENA
CEN => RegsL[5][3].ENA
CEN => RegsL[5][4].ENA
CEN => RegsL[5][5].ENA
CEN => RegsL[5][6].ENA
CEN => RegsL[5][7].ENA
CEN => RegsL[4][0].ENA
CEN => RegsL[4][1].ENA
CEN => RegsL[4][2].ENA
CEN => RegsL[4][3].ENA
CEN => RegsL[4][4].ENA
CEN => RegsL[4][5].ENA
CEN => RegsL[4][6].ENA
CEN => RegsL[4][7].ENA
CEN => RegsL[3][0].ENA
CEN => RegsL[3][1].ENA
CEN => RegsL[3][2].ENA
CEN => RegsL[3][3].ENA
CEN => RegsL[3][4].ENA
CEN => RegsL[3][5].ENA
CEN => RegsL[3][6].ENA
CEN => RegsL[3][7].ENA
CEN => RegsL[2][0].ENA
CEN => RegsL[2][1].ENA
CEN => RegsL[2][2].ENA
CEN => RegsL[2][3].ENA
CEN => RegsL[2][4].ENA
CEN => RegsL[2][5].ENA
CEN => RegsL[2][6].ENA
CEN => RegsL[2][7].ENA
CEN => RegsL[1][0].ENA
CEN => RegsL[1][1].ENA
CEN => RegsL[1][2].ENA
CEN => RegsL[1][3].ENA
CEN => RegsL[1][4].ENA
CEN => RegsL[1][5].ENA
CEN => RegsL[1][6].ENA
CEN => RegsL[1][7].ENA
CEN => RegsL[0][0].ENA
CEN => RegsL[0][1].ENA
CEN => RegsL[0][2].ENA
CEN => RegsL[0][3].ENA
CEN => RegsL[0][4].ENA
CEN => RegsL[0][5].ENA
CEN => RegsL[0][6].ENA
CEN => RegsL[0][7].ENA
CEN => RegsH[7][0].ENA
CEN => RegsH[7][1].ENA
CEN => RegsH[7][2].ENA
CEN => RegsH[7][3].ENA
CEN => RegsH[7][4].ENA
CEN => RegsH[7][5].ENA
CEN => RegsH[7][6].ENA
CEN => RegsH[7][7].ENA
CEN => RegsH[6][0].ENA
CEN => RegsH[6][1].ENA
CEN => RegsH[6][2].ENA
CEN => RegsH[6][3].ENA
CEN => RegsH[6][4].ENA
CEN => RegsH[6][5].ENA
CEN => RegsH[6][6].ENA
CEN => RegsH[6][7].ENA
CEN => RegsH[5][0].ENA
CEN => RegsH[5][1].ENA
CEN => RegsH[5][2].ENA
CEN => RegsH[5][3].ENA
CEN => RegsH[5][4].ENA
CEN => RegsH[5][5].ENA
CEN => RegsH[5][6].ENA
CEN => RegsH[5][7].ENA
CEN => RegsH[4][0].ENA
CEN => RegsH[4][1].ENA
CEN => RegsH[4][2].ENA
CEN => RegsH[4][3].ENA
CEN => RegsH[4][4].ENA
CEN => RegsH[4][5].ENA
CEN => RegsH[4][6].ENA
CEN => RegsH[4][7].ENA
CEN => RegsH[3][0].ENA
CEN => RegsH[3][1].ENA
CEN => RegsH[3][2].ENA
CEN => RegsH[3][3].ENA
CEN => RegsH[3][4].ENA
CEN => RegsH[3][5].ENA
CEN => RegsH[3][6].ENA
CEN => RegsH[3][7].ENA
CEN => RegsH[2][0].ENA
CEN => RegsH[2][1].ENA
CEN => RegsH[2][2].ENA
CEN => RegsH[2][3].ENA
CEN => RegsH[2][4].ENA
CEN => RegsH[2][5].ENA
CEN => RegsH[2][6].ENA
CEN => RegsH[2][7].ENA
CEN => RegsH[1][0].ENA
CEN => RegsH[1][1].ENA
CEN => RegsH[1][2].ENA
CEN => RegsH[1][3].ENA
CEN => RegsH[1][4].ENA
CEN => RegsH[1][5].ENA
CEN => RegsH[1][6].ENA
CEN => RegsH[1][7].ENA
CEN => RegsH[0][0].ENA
CEN => RegsH[0][1].ENA
CEN => RegsH[0][2].ENA
CEN => RegsH[0][3].ENA
CEN => RegsH[0][4].ENA
CEN => RegsH[0][5].ENA
CEN => RegsH[0][6].ENA
CEN => RegsH[0][7].ENA
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|GunFight_memory:GunFight_memory
Clock => Clock.IN9
RW_n => _.IN1
Addr[0] => Addr[0].IN8
Addr[1] => Addr[1].IN8
Addr[2] => Addr[2].IN8
Addr[3] => Addr[3].IN8
Addr[4] => Addr[4].IN8
Addr[5] => Addr[5].IN8
Addr[6] => Addr[6].IN8
Addr[7] => Addr[7].IN8
Addr[8] => Addr[8].IN8
Addr[9] => Mux0.IN11
Addr[9] => Mux1.IN11
Addr[9] => Mux2.IN11
Addr[9] => Mux3.IN11
Addr[9] => Mux4.IN11
Addr[9] => Mux5.IN11
Addr[9] => Mux6.IN11
Addr[9] => Mux7.IN11
Addr[10] => Mux0.IN10
Addr[10] => Mux1.IN10
Addr[10] => Mux2.IN10
Addr[10] => Mux3.IN10
Addr[10] => Mux4.IN10
Addr[10] => Mux5.IN10
Addr[10] => Mux6.IN10
Addr[10] => Mux7.IN10
Addr[11] => Mux0.IN9
Addr[11] => Mux1.IN9
Addr[11] => Mux2.IN9
Addr[11] => Mux3.IN9
Addr[11] => Mux4.IN9
Addr[11] => Mux5.IN9
Addr[11] => Mux6.IN9
Addr[11] => Mux7.IN9
Addr[12] => Mux0.IN8
Addr[12] => Mux1.IN8
Addr[12] => Mux2.IN8
Addr[12] => Mux3.IN8
Addr[12] => Mux4.IN8
Addr[12] => Mux5.IN8
Addr[12] => Mux6.IN8
Addr[12] => Mux7.IN8
Addr[13] => ~NO_FANOUT~
Addr[14] => ~NO_FANOUT~
Addr[15] => ~NO_FANOUT~
Ram_Addr[0] => Ram_Addr[0].IN1
Ram_Addr[1] => Ram_Addr[1].IN1
Ram_Addr[2] => Ram_Addr[2].IN1
Ram_Addr[3] => Ram_Addr[3].IN1
Ram_Addr[4] => Ram_Addr[4].IN1
Ram_Addr[5] => Ram_Addr[5].IN1
Ram_Addr[6] => Ram_Addr[6].IN1
Ram_Addr[7] => Ram_Addr[7].IN1
Ram_Addr[8] => Ram_Addr[8].IN1
Ram_Addr[9] => Ram_Addr[9].IN1
Ram_Addr[10] => Ram_Addr[10].IN1
Ram_Addr[11] => Ram_Addr[11].IN1
Ram_Addr[12] => Ram_Addr[12].IN1
Ram_Addr[13] => ~NO_FANOUT~
Ram_Addr[14] => ~NO_FANOUT~
Ram_Addr[15] => ~NO_FANOUT~
Ram_out[0] <= spram:u_ram0.q
Ram_out[1] <= spram:u_ram0.q
Ram_out[2] <= spram:u_ram0.q
Ram_out[3] <= spram:u_ram0.q
Ram_out[4] <= spram:u_ram0.q
Ram_out[5] <= spram:u_ram0.q
Ram_out[6] <= spram:u_ram0.q
Ram_out[7] <= spram:u_ram0.q
Ram_in[0] => Ram_in[0].IN1
Ram_in[1] => Ram_in[1].IN1
Ram_in[2] => Ram_in[2].IN1
Ram_in[3] => Ram_in[3].IN1
Ram_in[4] => Ram_in[4].IN1
Ram_in[5] => Ram_in[5].IN1
Ram_in[6] => Ram_in[6].IN1
Ram_in[7] => Ram_in[7].IN1
Rom_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Rom_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_h
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_h|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_07a1:auto_generated.address_a[0]
address_a[1] => altsyncram_07a1:auto_generated.address_a[1]
address_a[2] => altsyncram_07a1:auto_generated.address_a[2]
address_a[3] => altsyncram_07a1:auto_generated.address_a[3]
address_a[4] => altsyncram_07a1:auto_generated.address_a[4]
address_a[5] => altsyncram_07a1:auto_generated.address_a[5]
address_a[6] => altsyncram_07a1:auto_generated.address_a[6]
address_a[7] => altsyncram_07a1:auto_generated.address_a[7]
address_a[8] => altsyncram_07a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_07a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_07a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_07a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_07a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_07a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_07a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_07a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_07a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_07a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_h|altsyncram:altsyncram_component|altsyncram_07a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_g
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_g|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_v6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_v6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_v6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_v6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_v6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_v6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_v6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_v6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_v6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_v6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_g|altsyncram:altsyncram_component|altsyncram_v6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_f
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_f|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_u6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_u6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_u6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_u6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_u6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_u6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_u6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_u6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_f|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_e
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_e|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_t6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_t6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_t6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_t6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_t6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_t6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_t6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_t6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_e|altsyncram:altsyncram_component|altsyncram_t6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_d
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_d|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_s6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_s6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_s6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_s6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_s6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_s6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_s6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_s6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_s6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_s6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_s6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_s6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_s6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_d|altsyncram:altsyncram_component|altsyncram_s6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_c
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_c|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_r6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_r6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_r6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_r6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_r6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_r6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_r6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_r6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_c|altsyncram:altsyncram_component|altsyncram_r6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_b
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_b|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_b|altsyncram:altsyncram_component|altsyncram_q6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_a
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_a|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_p6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_p6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_p6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_p6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_p6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_p6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_p6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_p6a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p6a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p6a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p6a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p6a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p6a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p6a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p6a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p6a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|sprom:u_rom_a|altsyncram:altsyncram_component|altsyncram_p6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|GunFight_mist|GunFight_memory:GunFight_memory|spram:u_ram0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|GunFight_mist|GunFight_memory:GunFight_memory|spram:u_ram0|altsyncram:altsyncram_component
wren_a => altsyncram_0qq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0qq3:auto_generated.data_a[0]
data_a[1] => altsyncram_0qq3:auto_generated.data_a[1]
data_a[2] => altsyncram_0qq3:auto_generated.data_a[2]
data_a[3] => altsyncram_0qq3:auto_generated.data_a[3]
data_a[4] => altsyncram_0qq3:auto_generated.data_a[4]
data_a[5] => altsyncram_0qq3:auto_generated.data_a[5]
data_a[6] => altsyncram_0qq3:auto_generated.data_a[6]
data_a[7] => altsyncram_0qq3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0qq3:auto_generated.address_a[0]
address_a[1] => altsyncram_0qq3:auto_generated.address_a[1]
address_a[2] => altsyncram_0qq3:auto_generated.address_a[2]
address_a[3] => altsyncram_0qq3:auto_generated.address_a[3]
address_a[4] => altsyncram_0qq3:auto_generated.address_a[4]
address_a[5] => altsyncram_0qq3:auto_generated.address_a[5]
address_a[6] => altsyncram_0qq3:auto_generated.address_a[6]
address_a[7] => altsyncram_0qq3:auto_generated.address_a[7]
address_a[8] => altsyncram_0qq3:auto_generated.address_a[8]
address_a[9] => altsyncram_0qq3:auto_generated.address_a[9]
address_a[10] => altsyncram_0qq3:auto_generated.address_a[10]
address_a[11] => altsyncram_0qq3:auto_generated.address_a[11]
address_a[12] => altsyncram_0qq3:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0qq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0qq3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0qq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0qq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0qq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0qq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0qq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0qq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0qq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0qq3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GunFight_mist|GunFight_memory:GunFight_memory|spram:u_ram0|altsyncram:altsyncram_component|altsyncram_0qq3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|GunFight_mist|invaders_audio:invaders_audio
Clk => BG.CLK
Clk => bg_cnt[0].CLK
Clk => bg_cnt[1].CLK
Clk => bg_cnt[2].CLK
Clk => bg_cnt[3].CLK
Clk => bg_cnt[4].CLK
Clk => bg_cnt[5].CLK
Clk => bg_cnt[6].CLK
Clk => bg_cnt[7].CLK
Clk => TrigMis.CLK
Clk => Mis[0].CLK
Clk => Mis[1].CLK
Clk => Mis[2].CLK
Clk => MisCnt[0].CLK
Clk => MisCnt[1].CLK
Clk => MisCnt[2].CLK
Clk => MisCnt[3].CLK
Clk => MisCnt[4].CLK
Clk => MisCnt[5].CLK
Clk => MisCnt[6].CLK
Clk => MisCnt[7].CLK
Clk => MisCnt[8].CLK
Clk => Missile.CLK
Clk => miscnt1[0].CLK
Clk => miscnt1[1].CLK
Clk => miscnt1[2].CLK
Clk => miscnt1[3].CLK
Clk => miscnt1[4].CLK
Clk => miscnt1[5].CLK
Clk => miscnt1[6].CLK
Clk => miscnt1[7].CLK
Clk => MisShift[0].CLK
Clk => MisShift[1].CLK
Clk => MisShift[2].CLK
Clk => MisShift[3].CLK
Clk => MisShift[4].CLK
Clk => MisShift[5].CLK
Clk => MisShift[6].CLK
Clk => MisShift[7].CLK
Clk => MisShift[8].CLK
Clk => MisShift[9].CLK
Clk => MisShift[10].CLK
Clk => MisShift[11].CLK
Clk => MisShift[12].CLK
Clk => MisShift[13].CLK
Clk => MisShift[14].CLK
Clk => MisShift[15].CLK
Clk => TrigEx.CLK
Clk => Ex[0].CLK
Clk => Ex[1].CLK
Clk => Ex[2].CLK
Clk => Excnt[0].CLK
Clk => Excnt[1].CLK
Clk => Excnt[2].CLK
Clk => Excnt[3].CLK
Clk => Excnt[4].CLK
Clk => Excnt[5].CLK
Clk => Excnt[6].CLK
Clk => Excnt[7].CLK
Clk => Excnt[8].CLK
Clk => Excnt[9].CLK
Clk => ExShift[0].CLK
Clk => ExShift[1].CLK
Clk => ExShift[2].CLK
Clk => ExShift[3].CLK
Clk => ExShift[4].CLK
Clk => ExShift[5].CLK
Clk => ExShift[6].CLK
Clk => ExShift[7].CLK
Clk => ExShift[8].CLK
Clk => ExShift[9].CLK
Clk => ExShift[10].CLK
Clk => ExShift[11].CLK
Clk => ExShift[12].CLK
Clk => ExShift[13].CLK
Clk => ExShift[14].CLK
Clk => ExShift[15].CLK
Clk => TrigIH.CLK
Clk => IH[0].CLK
Clk => IH[1].CLK
Clk => IH[2].CLK
Clk => IH[3].CLK
Clk => IH[4].CLK
Clk => IH[5].CLK
Clk => IH[6].CLK
Clk => IHCnt[0].CLK
Clk => IHCnt[1].CLK
Clk => IHCnt[2].CLK
Clk => IHCnt[3].CLK
Clk => IHCnt[4].CLK
Clk => IHCnt[5].CLK
Clk => IHCnt[6].CLK
Clk => IHCnt[7].CLK
Clk => IHCnt[8].CLK
Clk => IHDir1.CLK
Clk => InHit[0].CLK
Clk => InHit[1].CLK
Clk => InHit[2].CLK
Clk => InHit[3].CLK
Clk => InHit[4].CLK
Clk => InHit[5].CLK
Clk => InHit[6].CLK
Clk => InHit[7].CLK
Clk => InHit[8].CLK
Clk => IHitTri[1].CLK
Clk => IHitTri[2].CLK
Clk => IHitTri[3].CLK
Clk => IHitTri[4].CLK
Clk => IHitTri[5].CLK
Clk => IHDir.CLK
Clk => TrigSH.CLK
Clk => SH[0].CLK
Clk => SH[1].CLK
Clk => SH[2].CLK
Clk => SH[3].CLK
Clk => SH[4].CLK
Clk => SH[5].CLK
Clk => SH[6].CLK
Clk => SHCnt[0].CLK
Clk => SHCnt[1].CLK
Clk => SHCnt[2].CLK
Clk => SHCnt[3].CLK
Clk => SHCnt[4].CLK
Clk => SHCnt[5].CLK
Clk => SHCnt[6].CLK
Clk => SHCnt[7].CLK
Clk => SHCnt[8].CLK
Clk => TriDir1.CLK
Clk => SauHit[0].CLK
Clk => SauHit[1].CLK
Clk => SauHit[2].CLK
Clk => SauHit[3].CLK
Clk => SauHit[4].CLK
Clk => SauHit[5].CLK
Clk => SauHit[6].CLK
Clk => SauHit[7].CLK
Clk => SauHit[8].CLK
Clk => SHitTri[0].CLK
Clk => SHitTri[1].CLK
Clk => SHitTri[2].CLK
Clk => SHitTri[3].CLK
Clk => SHitTri[4].CLK
Clk => SHitTri[5].CLK
Clk => Fnum[0].CLK
Clk => Fnum[1].CLK
Clk => Fnum[2].CLK
Clk => Fnum[3].CLK
Clk => comp.CLK
Clk => SS.CLK
Clk => vco_cnt[0].CLK
Clk => vco_cnt[1].CLK
Clk => vco_cnt[2].CLK
Clk => vco_cnt[3].CLK
Clk => s2_t1[4].CLK
Clk => s1_t1[1].CLK
Clk => s1_t1[2].CLK
Clk => s1_t1[3].CLK
Clk => ClkDiv2[0].CLK
Clk => ClkDiv2[1].CLK
Clk => ClkDiv2[2].CLK
Clk => ClkDiv2[3].CLK
Clk => ClkDiv2[4].CLK
Clk => ClkDiv2[5].CLK
Clk => ClkDiv2[6].CLK
Clk => ClkDiv2[7].CLK
Clk => Clk60_ena.CLK
Clk => Clk480_ena.CLK
Clk => ClkDiv[0].CLK
Clk => ClkDiv[1].CLK
Clk => ClkDiv[2].CLK
Clk => ClkDiv[3].CLK
Clk => ClkDiv[4].CLK
Clk => ClkDiv[5].CLK
Clk => ClkDiv[6].CLK
Clk => ClkDiv[7].CLK
Clk => ClkDiv[8].CLK
Clk => ClkDiv[9].CLK
Clk => ClkDiv[10].CLK
Clk => Clk7680_ena.CLK
Clk => Aud[0]~reg0.CLK
Clk => Aud[1]~reg0.CLK
Clk => Aud[2]~reg0.CLK
Clk => Aud[3]~reg0.CLK
Clk => Aud[4]~reg0.CLK
Clk => Aud[5]~reg0.CLK
Clk => Aud[6]~reg0.CLK
Clk => Aud[7]~reg0.CLK
Clk => tempsum[0].CLK
Clk => tempsum[1].CLK
Clk => tempsum[2].CLK
Clk => tempsum[3].CLK
Clk => tempsum[4].CLK
Clk => tempsum[5].CLK
Clk => tempsum[6].CLK
Clk => tempsum[7].CLK
S1[0] => p_saucer_vco.IN1
S1[1] => p_missile_trig.IN1
S1[1] => s1_t1[1].DATAIN
S1[2] => p_explosion_trig.IN1
S1[2] => s1_t1[2].DATAIN
S1[3] => p_invader_hit.IN1
S1[3] => s1_t1[3].DATAIN
S1[4] => ~NO_FANOUT~
S1[5] => ~NO_FANOUT~
S2[0] => EnBG.IN0
S2[0] => Mux0.IN19
S2[0] => Mux1.IN19
S2[0] => Mux2.IN19
S2[0] => Mux3.IN19
S2[0] => Mux4.IN19
S2[0] => Mux5.IN19
S2[0] => Mux6.IN19
S2[0] => Mux7.IN19
S2[0] => Mux8.IN19
S2[0] => Mux9.IN19
S2[0] => Mux10.IN19
S2[0] => Mux11.IN19
S2[0] => Mux12.IN19
S2[1] => EnBG.IN1
S2[1] => Mux0.IN18
S2[1] => Mux1.IN18
S2[1] => Mux2.IN18
S2[1] => Mux3.IN18
S2[1] => Mux4.IN18
S2[1] => Mux5.IN18
S2[1] => Mux6.IN18
S2[1] => Mux7.IN18
S2[1] => Mux8.IN18
S2[1] => Mux9.IN18
S2[1] => Mux10.IN18
S2[1] => Mux11.IN18
S2[1] => Mux12.IN18
S2[2] => EnBG.IN1
S2[2] => Mux0.IN17
S2[2] => Mux1.IN17
S2[2] => Mux2.IN17
S2[2] => Mux3.IN17
S2[2] => Mux4.IN17
S2[2] => Mux5.IN17
S2[2] => Mux6.IN17
S2[2] => Mux7.IN17
S2[2] => Mux8.IN17
S2[2] => Mux9.IN17
S2[2] => Mux10.IN17
S2[2] => Mux11.IN17
S2[2] => Mux12.IN17
S2[3] => EnBG.IN1
S2[3] => Mux0.IN16
S2[3] => Mux1.IN16
S2[3] => Mux2.IN16
S2[3] => Mux3.IN16
S2[3] => Mux4.IN16
S2[3] => Mux5.IN16
S2[3] => Mux6.IN16
S2[3] => Mux7.IN16
S2[3] => Mux8.IN16
S2[3] => Mux9.IN16
S2[3] => Mux10.IN16
S2[3] => Mux11.IN16
S2[3] => Mux12.IN16
S2[4] => p_saucer_hit.IN1
S2[4] => s2_t1[4].DATAIN
S2[5] => ~NO_FANOUT~
Aud[0] <= Aud[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[1] <= Aud[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[2] <= Aud[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[3] <= Aud[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[4] <= Aud[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[5] <= Aud[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[6] <= Aud[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aud[7] <= Aud[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|mist_video:mist_video
clk_sys => clk_sys.IN3
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider => ce_x1.OUTPUTSELECT
ce_divider => ce_x2.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
no_csync => VGA_VS.IN1
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
rotate[0] => rotate[0].IN1
rotate[1] => rotate[1].IN1
blend => blend.IN1
R[0] => R[0].IN1
R[1] => R[1].IN1
R[2] => R[2].IN1
G[0] => G[0].IN1
G[1] => G[1].IN1
G[2] => G[2].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|mist_video:mist_video|scandoubler:scandoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[8].CLK
clk_sys => sd_buffer.data_a[7].CLK
clk_sys => sd_buffer.data_a[6].CLK
clk_sys => sd_buffer.data_a[5].CLK
clk_sys => sd_buffer.data_a[4].CLK
clk_sys => sd_buffer.data_a[3].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => sd_out[3].CLK
clk_sys => sd_out[4].CLK
clk_sys => sd_out[5].CLK
clk_sys => sd_out[6].CLK
clk_sys => sd_out[7].CLK
clk_sys => sd_out[8].CLK
clk_sys => hs_sd.CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => hsD~reg1.CLK
clk_sys => line_toggle.CLK
clk_sys => vsD.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hsD.CLK
clk_sys => b_out[0]~reg0.CLK
clk_sys => b_out[1]~reg0.CLK
clk_sys => b_out[2]~reg0.CLK
clk_sys => b_out[3]~reg0.CLK
clk_sys => b_out[4]~reg0.CLK
clk_sys => b_out[5]~reg0.CLK
clk_sys => g_out[0]~reg0.CLK
clk_sys => g_out[1]~reg0.CLK
clk_sys => g_out[2]~reg0.CLK
clk_sys => g_out[3]~reg0.CLK
clk_sys => g_out[4]~reg0.CLK
clk_sys => g_out[5]~reg0.CLK
clk_sys => r_out[0]~reg0.CLK
clk_sys => r_out[1]~reg0.CLK
clk_sys => r_out[2]~reg0.CLK
clk_sys => r_out[3]~reg0.CLK
clk_sys => r_out[4]~reg0.CLK
clk_sys => r_out[5]~reg0.CLK
clk_sys => scanline.CLK
clk_sys => vs_out~reg0.CLK
clk_sys => hs_out~reg0.CLK
clk_sys => sd_buffer.CLK0
scanlines[0] => WideNor0.IN0
scanlines[0] => Mux0.IN4
scanlines[0] => Mux1.IN3
scanlines[0] => Mux2.IN2
scanlines[0] => Mux3.IN2
scanlines[0] => Mux4.IN2
scanlines[0] => Mux5.IN2
scanlines[0] => Mux6.IN4
scanlines[0] => Mux7.IN3
scanlines[0] => Mux8.IN2
scanlines[0] => Mux9.IN2
scanlines[0] => Mux10.IN2
scanlines[0] => Mux11.IN2
scanlines[0] => Mux12.IN4
scanlines[0] => Mux13.IN3
scanlines[0] => Mux14.IN2
scanlines[0] => Mux15.IN2
scanlines[0] => Mux16.IN2
scanlines[0] => Mux17.IN2
scanlines[1] => WideNor0.IN1
scanlines[1] => Mux0.IN3
scanlines[1] => Mux1.IN2
scanlines[1] => Mux2.IN1
scanlines[1] => Mux3.IN1
scanlines[1] => Mux4.IN1
scanlines[1] => Mux5.IN1
scanlines[1] => Mux6.IN3
scanlines[1] => Mux7.IN2
scanlines[1] => Mux8.IN1
scanlines[1] => Mux9.IN1
scanlines[1] => Mux10.IN1
scanlines[1] => Mux11.IN1
scanlines[1] => Mux12.IN3
scanlines[1] => Mux13.IN2
scanlines[1] => Mux14.IN1
scanlines[1] => Mux15.IN1
scanlines[1] => Mux16.IN1
scanlines[1] => Mux17.IN1
ce_x1 => sd_buffer.we_a.DATAIN
ce_x1 => line_toggle.ENA
ce_x1 => vsD.ENA
ce_x1 => hs_rise[0].ENA
ce_x1 => hs_rise[1].ENA
ce_x1 => hs_rise[2].ENA
ce_x1 => hs_rise[3].ENA
ce_x1 => hs_rise[4].ENA
ce_x1 => hs_rise[5].ENA
ce_x1 => hs_rise[6].ENA
ce_x1 => hs_rise[7].ENA
ce_x1 => hs_rise[8].ENA
ce_x1 => hcnt[0].ENA
ce_x1 => hcnt[1].ENA
ce_x1 => hcnt[2].ENA
ce_x1 => hcnt[3].ENA
ce_x1 => hcnt[4].ENA
ce_x1 => hcnt[5].ENA
ce_x1 => hcnt[6].ENA
ce_x1 => hcnt[7].ENA
ce_x1 => hcnt[8].ENA
ce_x1 => hs_max[0].ENA
ce_x1 => hs_max[1].ENA
ce_x1 => hs_max[2].ENA
ce_x1 => hs_max[3].ENA
ce_x1 => hs_max[4].ENA
ce_x1 => hs_max[5].ENA
ce_x1 => hs_max[6].ENA
ce_x1 => hs_max[7].ENA
ce_x1 => hs_max[8].ENA
ce_x1 => hsD.ENA
ce_x1 => sd_buffer.WE
ce_x2 => b_out[0]~reg0.ENA
ce_x2 => sd_out[7].ENA
ce_x2 => sd_out[6].ENA
ce_x2 => sd_out[5].ENA
ce_x2 => sd_out[4].ENA
ce_x2 => sd_out[3].ENA
ce_x2 => sd_out[2].ENA
ce_x2 => sd_out[1].ENA
ce_x2 => sd_out[0].ENA
ce_x2 => sd_out[8].ENA
ce_x2 => hs_sd.ENA
ce_x2 => sd_hcnt[0].ENA
ce_x2 => sd_hcnt[1].ENA
ce_x2 => sd_hcnt[2].ENA
ce_x2 => sd_hcnt[3].ENA
ce_x2 => sd_hcnt[4].ENA
ce_x2 => sd_hcnt[5].ENA
ce_x2 => sd_hcnt[6].ENA
ce_x2 => sd_hcnt[7].ENA
ce_x2 => sd_hcnt[8].ENA
ce_x2 => hsD~reg1.ENA
ce_x2 => b_out[1]~reg0.ENA
ce_x2 => b_out[2]~reg0.ENA
ce_x2 => b_out[3]~reg0.ENA
ce_x2 => b_out[4]~reg0.ENA
ce_x2 => b_out[5]~reg0.ENA
ce_x2 => g_out[0]~reg0.ENA
ce_x2 => g_out[1]~reg0.ENA
ce_x2 => g_out[2]~reg0.ENA
ce_x2 => g_out[3]~reg0.ENA
ce_x2 => g_out[4]~reg0.ENA
ce_x2 => g_out[5]~reg0.ENA
ce_x2 => r_out[0]~reg0.ENA
ce_x2 => r_out[1]~reg0.ENA
ce_x2 => r_out[2]~reg0.ENA
ce_x2 => r_out[3]~reg0.ENA
ce_x2 => r_out[4]~reg0.ENA
ce_x2 => r_out[5]~reg0.ENA
ce_x2 => scanline.ENA
ce_x2 => vs_out~reg0.ENA
ce_x2 => hs_out~reg0.ENA
hs_in => always2.IN1
hs_in => always2.IN1
hs_in => always3.IN1
hs_in => hsD~reg1.DATAIN
hs_in => hsD.DATAIN
vs_in => always1.IN1
vs_in => always2.IN1
vs_in => vsD.DATAIN
vs_in => vs_out~reg0.DATAIN
r_in[0] => sd_buffer.data_a[6].DATAIN
r_in[0] => sd_buffer.DATAIN6
r_in[1] => sd_buffer.data_a[7].DATAIN
r_in[1] => sd_buffer.DATAIN7
r_in[2] => sd_buffer.data_a[8].DATAIN
r_in[2] => sd_buffer.DATAIN8
g_in[0] => sd_buffer.data_a[3].DATAIN
g_in[0] => sd_buffer.DATAIN3
g_in[1] => sd_buffer.data_a[4].DATAIN
g_in[1] => sd_buffer.DATAIN4
g_in[2] => sd_buffer.data_a[5].DATAIN
g_in[2] => sd_buffer.DATAIN5
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
b_in[1] => sd_buffer.data_a[1].DATAIN
b_in[1] => sd_buffer.DATAIN1
b_in[2] => sd_buffer.data_a[2].DATAIN
b_in[2] => sd_buffer.DATAIN2
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
pix_ce => green_out[2]~reg0.ENA
pix_ce => green_out[1]~reg0.ENA
pix_ce => green_out[0]~reg0.ENA
pix_ce => green_out[3]~reg0.ENA
pix_ce => green_out[4]~reg0.ENA
pix_ce => green_out[5]~reg0.ENA
pix_ce => blue_out[0]~reg0.ENA
pix_ce => blue_out[1]~reg0.ENA
pix_ce => blue_out[2]~reg0.ENA
pix_ce => blue_out[3]~reg0.ENA
pix_ce => blue_out[4]~reg0.ENA
pix_ce => blue_out[5]~reg0.ENA
pix_ce => red_out[0]~reg0.ENA
pix_ce => red_out[1]~reg0.ENA
pix_ce => red_out[2]~reg0.ENA
pix_ce => red_out[3]~reg0.ENA
pix_ce => red_out[4]~reg0.ENA
pix_ce => red_out[5]~reg0.ENA
pix_ce => green_last[1].ENA
pix_ce => green_last[2].ENA
pix_ce => green_last[3].ENA
pix_ce => green_last[4].ENA
pix_ce => green_last[5].ENA
pix_ce => blue_last[1].ENA
pix_ce => blue_last[2].ENA
pix_ce => blue_last[3].ENA
pix_ce => blue_last[4].ENA
pix_ce => blue_last[5].ENA
pix_ce => red_last[1].ENA
pix_ce => red_last[2].ENA
pix_ce => red_last[3].ENA
pix_ce => red_last[4].ENA
pix_ce => red_last[5].ENA
pix_ce => hs_out~reg0.ENA
pix_ce => vs_out~reg0.ENA
pix_ce => vblank_out~reg0.ENA
pix_ce => hblank_out~reg0.ENA
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr
red[0] => Add0.IN12
red[0] => Add2.IN15
red[0] => Add6.IN12
red[0] => Add7.IN20
red[0] => Add14.IN12
red[0] => Add15.IN16
red[0] => Add21.IN30
red[0] => Add8.IN11
red[1] => Add0.IN11
red[1] => Add2.IN14
red[1] => Add6.IN11
red[1] => Add7.IN18
red[1] => Add7.IN19
red[1] => Add14.IN10
red[1] => Add14.IN11
red[1] => Add15.IN15
red[2] => Add0.IN10
red[2] => Add2.IN13
red[2] => Add6.IN10
red[2] => Add7.IN16
red[2] => Add7.IN17
red[2] => Add14.IN8
red[2] => Add14.IN9
red[2] => Add15.IN14
red[3] => Add0.IN9
red[3] => Add2.IN12
red[3] => Add6.IN8
red[3] => Add6.IN9
red[3] => Add7.IN15
red[3] => Add14.IN6
red[3] => Add14.IN7
red[3] => Add15.IN13
red[4] => Add0.IN8
red[4] => Add2.IN11
red[4] => Add6.IN6
red[4] => Add6.IN7
red[4] => Add7.IN14
red[4] => Add14.IN4
red[4] => Add14.IN5
red[4] => Add15.IN12
red[5] => Add0.IN6
red[5] => Add0.IN7
red[5] => Add6.IN4
red[5] => Add6.IN5
red[5] => Add7.IN13
red[5] => Add14.IN2
red[5] => Add14.IN3
red[5] => Add15.IN11
green[0] => Add2.IN26
green[0] => Add5.IN27
green[0] => Add9.IN12
green[0] => Add10.IN20
green[0] => Add17.IN12
green[0] => Add18.IN18
green[0] => Add19.IN22
green[0] => Add20.IN26
green[0] => Add11.IN26
green[0] => Add21.IN5
green[1] => Add2.IN24
green[1] => Add2.IN25
green[1] => Add9.IN11
green[1] => Add10.IN19
green[1] => Add17.IN11
green[1] => Add18.IN16
green[1] => Add18.IN17
green[1] => Add19.IN21
green[1] => Add20.IN25
green[1] => Add11.IN25
green[2] => Add2.IN22
green[2] => Add2.IN23
green[2] => Add9.IN10
green[2] => Add10.IN17
green[2] => Add10.IN18
green[2] => Add17.IN9
green[2] => Add17.IN10
green[2] => Add18.IN15
green[2] => Add19.IN20
green[2] => Add20.IN24
green[3] => Add2.IN20
green[3] => Add2.IN21
green[3] => Add9.IN8
green[3] => Add9.IN9
green[3] => Add10.IN16
green[3] => Add17.IN7
green[3] => Add17.IN8
green[3] => Add18.IN14
green[3] => Add19.IN19
green[3] => Add20.IN23
green[4] => Add2.IN18
green[4] => Add2.IN19
green[4] => Add9.IN6
green[4] => Add9.IN7
green[4] => Add10.IN15
green[4] => Add17.IN5
green[4] => Add17.IN6
green[4] => Add18.IN13
green[4] => Add19.IN18
green[4] => Add20.IN22
green[5] => Add2.IN16
green[5] => Add2.IN17
green[5] => Add9.IN4
green[5] => Add9.IN5
green[5] => Add10.IN14
green[5] => Add17.IN3
green[5] => Add17.IN4
green[5] => Add18.IN12
green[5] => Add19.IN17
green[5] => Add20.IN21
blue[0] => Add3.IN12
blue[0] => Add4.IN16
blue[0] => Add5.IN30
blue[0] => Add12.IN16
blue[0] => Add13.IN26
blue[0] => Add22.IN12
blue[0] => Add23.IN32
blue[1] => Add3.IN10
blue[1] => Add3.IN11
blue[1] => Add5.IN29
blue[1] => Add12.IN15
blue[1] => Add22.IN11
blue[1] => Add23.IN31
blue[2] => Add3.IN8
blue[2] => Add3.IN9
blue[2] => Add5.IN28
blue[2] => Add12.IN14
blue[2] => Add22.IN10
blue[2] => Add23.IN30
blue[3] => Add3.IN6
blue[3] => Add3.IN7
blue[3] => Add4.IN15
blue[3] => Add12.IN13
blue[3] => Add22.IN8
blue[3] => Add22.IN9
blue[4] => Add3.IN4
blue[4] => Add3.IN5
blue[4] => Add4.IN14
blue[4] => Add12.IN12
blue[4] => Add22.IN6
blue[4] => Add22.IN7
blue[5] => Add3.IN2
blue[5] => Add3.IN3
blue[5] => Add4.IN13
blue[5] => Add12.IN11
blue[5] => Add22.IN4
blue[5] => Add22.IN5
y[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pb[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
pb[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
pb[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pb[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pb[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pb[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pr[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pr[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pr[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pr[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pr[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pr[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|GunFight_mist|user_io:user_io
conf_str[0] => Mux1.IN513
conf_str[1] => Mux2.IN513
conf_str[2] => Mux3.IN513
conf_str[3] => Mux4.IN513
conf_str[4] => Mux5.IN513
conf_str[5] => Mux6.IN513
conf_str[6] => Mux7.IN513
conf_str[7] => Mux8.IN513
conf_str[8] => Mux1.IN505
conf_str[9] => Mux2.IN505
conf_str[10] => Mux3.IN505
conf_str[11] => Mux4.IN505
conf_str[12] => Mux5.IN505
conf_str[13] => Mux6.IN505
conf_str[14] => Mux7.IN505
conf_str[15] => Mux8.IN505
conf_str[16] => Mux1.IN497
conf_str[17] => Mux2.IN497
conf_str[18] => Mux3.IN497
conf_str[19] => Mux4.IN497
conf_str[20] => Mux5.IN497
conf_str[21] => Mux6.IN497
conf_str[22] => Mux7.IN497
conf_str[23] => Mux8.IN497
conf_str[24] => Mux1.IN489
conf_str[25] => Mux2.IN489
conf_str[26] => Mux3.IN489
conf_str[27] => Mux4.IN489
conf_str[28] => Mux5.IN489
conf_str[29] => Mux6.IN489
conf_str[30] => Mux7.IN489
conf_str[31] => Mux8.IN489
conf_str[32] => Mux1.IN481
conf_str[33] => Mux2.IN481
conf_str[34] => Mux3.IN481
conf_str[35] => Mux4.IN481
conf_str[36] => Mux5.IN481
conf_str[37] => Mux6.IN481
conf_str[38] => Mux7.IN481
conf_str[39] => Mux8.IN481
conf_str[40] => Mux1.IN473
conf_str[41] => Mux2.IN473
conf_str[42] => Mux3.IN473
conf_str[43] => Mux4.IN473
conf_str[44] => Mux5.IN473
conf_str[45] => Mux6.IN473
conf_str[46] => Mux7.IN473
conf_str[47] => Mux8.IN473
conf_str[48] => Mux1.IN465
conf_str[49] => Mux2.IN465
conf_str[50] => Mux3.IN465
conf_str[51] => Mux4.IN465
conf_str[52] => Mux5.IN465
conf_str[53] => Mux6.IN465
conf_str[54] => Mux7.IN465
conf_str[55] => Mux8.IN465
conf_str[56] => Mux1.IN457
conf_str[57] => Mux2.IN457
conf_str[58] => Mux3.IN457
conf_str[59] => Mux4.IN457
conf_str[60] => Mux5.IN457
conf_str[61] => Mux6.IN457
conf_str[62] => Mux7.IN457
conf_str[63] => Mux8.IN457
conf_str[64] => Mux1.IN449
conf_str[65] => Mux2.IN449
conf_str[66] => Mux3.IN449
conf_str[67] => Mux4.IN449
conf_str[68] => Mux5.IN449
conf_str[69] => Mux6.IN449
conf_str[70] => Mux7.IN449
conf_str[71] => Mux8.IN449
conf_str[72] => Mux1.IN441
conf_str[73] => Mux2.IN441
conf_str[74] => Mux3.IN441
conf_str[75] => Mux4.IN441
conf_str[76] => Mux5.IN441
conf_str[77] => Mux6.IN441
conf_str[78] => Mux7.IN441
conf_str[79] => Mux8.IN441
conf_str[80] => Mux1.IN433
conf_str[81] => Mux2.IN433
conf_str[82] => Mux3.IN433
conf_str[83] => Mux4.IN433
conf_str[84] => Mux5.IN433
conf_str[85] => Mux6.IN433
conf_str[86] => Mux7.IN433
conf_str[87] => Mux8.IN433
conf_str[88] => Mux1.IN425
conf_str[89] => Mux2.IN425
conf_str[90] => Mux3.IN425
conf_str[91] => Mux4.IN425
conf_str[92] => Mux5.IN425
conf_str[93] => Mux6.IN425
conf_str[94] => Mux7.IN425
conf_str[95] => Mux8.IN425
conf_str[96] => Mux1.IN417
conf_str[97] => Mux2.IN417
conf_str[98] => Mux3.IN417
conf_str[99] => Mux4.IN417
conf_str[100] => Mux5.IN417
conf_str[101] => Mux6.IN417
conf_str[102] => Mux7.IN417
conf_str[103] => Mux8.IN417
conf_str[104] => Mux1.IN409
conf_str[105] => Mux2.IN409
conf_str[106] => Mux3.IN409
conf_str[107] => Mux4.IN409
conf_str[108] => Mux5.IN409
conf_str[109] => Mux6.IN409
conf_str[110] => Mux7.IN409
conf_str[111] => Mux8.IN409
conf_str[112] => Mux1.IN401
conf_str[113] => Mux2.IN401
conf_str[114] => Mux3.IN401
conf_str[115] => Mux4.IN401
conf_str[116] => Mux5.IN401
conf_str[117] => Mux6.IN401
conf_str[118] => Mux7.IN401
conf_str[119] => Mux8.IN401
conf_str[120] => Mux1.IN393
conf_str[121] => Mux2.IN393
conf_str[122] => Mux3.IN393
conf_str[123] => Mux4.IN393
conf_str[124] => Mux5.IN393
conf_str[125] => Mux6.IN393
conf_str[126] => Mux7.IN393
conf_str[127] => Mux8.IN393
conf_str[128] => Mux1.IN385
conf_str[129] => Mux2.IN385
conf_str[130] => Mux3.IN385
conf_str[131] => Mux4.IN385
conf_str[132] => Mux5.IN385
conf_str[133] => Mux6.IN385
conf_str[134] => Mux7.IN385
conf_str[135] => Mux8.IN385
conf_str[136] => Mux1.IN377
conf_str[137] => Mux2.IN377
conf_str[138] => Mux3.IN377
conf_str[139] => Mux4.IN377
conf_str[140] => Mux5.IN377
conf_str[141] => Mux6.IN377
conf_str[142] => Mux7.IN377
conf_str[143] => Mux8.IN377
conf_str[144] => Mux1.IN369
conf_str[145] => Mux2.IN369
conf_str[146] => Mux3.IN369
conf_str[147] => Mux4.IN369
conf_str[148] => Mux5.IN369
conf_str[149] => Mux6.IN369
conf_str[150] => Mux7.IN369
conf_str[151] => Mux8.IN369
conf_str[152] => Mux1.IN361
conf_str[153] => Mux2.IN361
conf_str[154] => Mux3.IN361
conf_str[155] => Mux4.IN361
conf_str[156] => Mux5.IN361
conf_str[157] => Mux6.IN361
conf_str[158] => Mux7.IN361
conf_str[159] => Mux8.IN361
conf_str[160] => Mux1.IN353
conf_str[161] => Mux2.IN353
conf_str[162] => Mux3.IN353
conf_str[163] => Mux4.IN353
conf_str[164] => Mux5.IN353
conf_str[165] => Mux6.IN353
conf_str[166] => Mux7.IN353
conf_str[167] => Mux8.IN353
conf_str[168] => Mux1.IN345
conf_str[169] => Mux2.IN345
conf_str[170] => Mux3.IN345
conf_str[171] => Mux4.IN345
conf_str[172] => Mux5.IN345
conf_str[173] => Mux6.IN345
conf_str[174] => Mux7.IN345
conf_str[175] => Mux8.IN345
conf_str[176] => Mux1.IN337
conf_str[177] => Mux2.IN337
conf_str[178] => Mux3.IN337
conf_str[179] => Mux4.IN337
conf_str[180] => Mux5.IN337
conf_str[181] => Mux6.IN337
conf_str[182] => Mux7.IN337
conf_str[183] => Mux8.IN337
conf_str[184] => Mux1.IN329
conf_str[185] => Mux2.IN329
conf_str[186] => Mux3.IN329
conf_str[187] => Mux4.IN329
conf_str[188] => Mux5.IN329
conf_str[189] => Mux6.IN329
conf_str[190] => Mux7.IN329
conf_str[191] => Mux8.IN329
conf_str[192] => Mux1.IN321
conf_str[193] => Mux2.IN321
conf_str[194] => Mux3.IN321
conf_str[195] => Mux4.IN321
conf_str[196] => Mux5.IN321
conf_str[197] => Mux6.IN321
conf_str[198] => Mux7.IN321
conf_str[199] => Mux8.IN321
conf_str[200] => Mux1.IN313
conf_str[201] => Mux2.IN313
conf_str[202] => Mux3.IN313
conf_str[203] => Mux4.IN313
conf_str[204] => Mux5.IN313
conf_str[205] => Mux6.IN313
conf_str[206] => Mux7.IN313
conf_str[207] => Mux8.IN313
conf_str[208] => Mux1.IN305
conf_str[209] => Mux2.IN305
conf_str[210] => Mux3.IN305
conf_str[211] => Mux4.IN305
conf_str[212] => Mux5.IN305
conf_str[213] => Mux6.IN305
conf_str[214] => Mux7.IN305
conf_str[215] => Mux8.IN305
conf_str[216] => Mux1.IN297
conf_str[217] => Mux2.IN297
conf_str[218] => Mux3.IN297
conf_str[219] => Mux4.IN297
conf_str[220] => Mux5.IN297
conf_str[221] => Mux6.IN297
conf_str[222] => Mux7.IN297
conf_str[223] => Mux8.IN297
conf_str[224] => Mux1.IN289
conf_str[225] => Mux2.IN289
conf_str[226] => Mux3.IN289
conf_str[227] => Mux4.IN289
conf_str[228] => Mux5.IN289
conf_str[229] => Mux6.IN289
conf_str[230] => Mux7.IN289
conf_str[231] => Mux8.IN289
conf_str[232] => Mux1.IN281
conf_str[233] => Mux2.IN281
conf_str[234] => Mux3.IN281
conf_str[235] => Mux4.IN281
conf_str[236] => Mux5.IN281
conf_str[237] => Mux6.IN281
conf_str[238] => Mux7.IN281
conf_str[239] => Mux8.IN281
conf_str[240] => Mux1.IN273
conf_str[241] => Mux2.IN273
conf_str[242] => Mux3.IN273
conf_str[243] => Mux4.IN273
conf_str[244] => Mux5.IN273
conf_str[245] => Mux6.IN273
conf_str[246] => Mux7.IN273
conf_str[247] => Mux8.IN273
conf_str[248] => Mux1.IN265
conf_str[249] => Mux2.IN265
conf_str[250] => Mux3.IN265
conf_str[251] => Mux4.IN265
conf_str[252] => Mux5.IN265
conf_str[253] => Mux6.IN265
conf_str[254] => Mux7.IN265
conf_str[255] => Mux8.IN265
conf_str[256] => Mux1.IN257
conf_str[257] => Mux2.IN257
conf_str[258] => Mux3.IN257
conf_str[259] => Mux4.IN257
conf_str[260] => Mux5.IN257
conf_str[261] => Mux6.IN257
conf_str[262] => Mux7.IN257
conf_str[263] => Mux8.IN257
conf_str[264] => Mux1.IN249
conf_str[265] => Mux2.IN249
conf_str[266] => Mux3.IN249
conf_str[267] => Mux4.IN249
conf_str[268] => Mux5.IN249
conf_str[269] => Mux6.IN249
conf_str[270] => Mux7.IN249
conf_str[271] => Mux8.IN249
conf_str[272] => Mux1.IN241
conf_str[273] => Mux2.IN241
conf_str[274] => Mux3.IN241
conf_str[275] => Mux4.IN241
conf_str[276] => Mux5.IN241
conf_str[277] => Mux6.IN241
conf_str[278] => Mux7.IN241
conf_str[279] => Mux8.IN241
conf_str[280] => Mux1.IN233
conf_str[281] => Mux2.IN233
conf_str[282] => Mux3.IN233
conf_str[283] => Mux4.IN233
conf_str[284] => Mux5.IN233
conf_str[285] => Mux6.IN233
conf_str[286] => Mux7.IN233
conf_str[287] => Mux8.IN233
conf_str[288] => Mux1.IN225
conf_str[289] => Mux2.IN225
conf_str[290] => Mux3.IN225
conf_str[291] => Mux4.IN225
conf_str[292] => Mux5.IN225
conf_str[293] => Mux6.IN225
conf_str[294] => Mux7.IN225
conf_str[295] => Mux8.IN225
conf_str[296] => Mux1.IN217
conf_str[297] => Mux2.IN217
conf_str[298] => Mux3.IN217
conf_str[299] => Mux4.IN217
conf_str[300] => Mux5.IN217
conf_str[301] => Mux6.IN217
conf_str[302] => Mux7.IN217
conf_str[303] => Mux8.IN217
conf_str[304] => Mux1.IN209
conf_str[305] => Mux2.IN209
conf_str[306] => Mux3.IN209
conf_str[307] => Mux4.IN209
conf_str[308] => Mux5.IN209
conf_str[309] => Mux6.IN209
conf_str[310] => Mux7.IN209
conf_str[311] => Mux8.IN209
conf_str[312] => Mux1.IN201
conf_str[313] => Mux2.IN201
conf_str[314] => Mux3.IN201
conf_str[315] => Mux4.IN201
conf_str[316] => Mux5.IN201
conf_str[317] => Mux6.IN201
conf_str[318] => Mux7.IN201
conf_str[319] => Mux8.IN201
conf_str[320] => Mux1.IN193
conf_str[321] => Mux2.IN193
conf_str[322] => Mux3.IN193
conf_str[323] => Mux4.IN193
conf_str[324] => Mux5.IN193
conf_str[325] => Mux6.IN193
conf_str[326] => Mux7.IN193
conf_str[327] => Mux8.IN193
conf_str[328] => Mux1.IN185
conf_str[329] => Mux2.IN185
conf_str[330] => Mux3.IN185
conf_str[331] => Mux4.IN185
conf_str[332] => Mux5.IN185
conf_str[333] => Mux6.IN185
conf_str[334] => Mux7.IN185
conf_str[335] => Mux8.IN185
conf_str[336] => Mux1.IN177
conf_str[337] => Mux2.IN177
conf_str[338] => Mux3.IN177
conf_str[339] => Mux4.IN177
conf_str[340] => Mux5.IN177
conf_str[341] => Mux6.IN177
conf_str[342] => Mux7.IN177
conf_str[343] => Mux8.IN177
conf_str[344] => Mux1.IN169
conf_str[345] => Mux2.IN169
conf_str[346] => Mux3.IN169
conf_str[347] => Mux4.IN169
conf_str[348] => Mux5.IN169
conf_str[349] => Mux6.IN169
conf_str[350] => Mux7.IN169
conf_str[351] => Mux8.IN169
conf_str[352] => Mux1.IN161
conf_str[353] => Mux2.IN161
conf_str[354] => Mux3.IN161
conf_str[355] => Mux4.IN161
conf_str[356] => Mux5.IN161
conf_str[357] => Mux6.IN161
conf_str[358] => Mux7.IN161
conf_str[359] => Mux8.IN161
conf_str[360] => Mux1.IN153
conf_str[361] => Mux2.IN153
conf_str[362] => Mux3.IN153
conf_str[363] => Mux4.IN153
conf_str[364] => Mux5.IN153
conf_str[365] => Mux6.IN153
conf_str[366] => Mux7.IN153
conf_str[367] => Mux8.IN153
conf_str[368] => Mux1.IN145
conf_str[369] => Mux2.IN145
conf_str[370] => Mux3.IN145
conf_str[371] => Mux4.IN145
conf_str[372] => Mux5.IN145
conf_str[373] => Mux6.IN145
conf_str[374] => Mux7.IN145
conf_str[375] => Mux8.IN145
conf_str[376] => Mux1.IN137
conf_str[377] => Mux2.IN137
conf_str[378] => Mux3.IN137
conf_str[379] => Mux4.IN137
conf_str[380] => Mux5.IN137
conf_str[381] => Mux6.IN137
conf_str[382] => Mux7.IN137
conf_str[383] => Mux8.IN137
conf_str[384] => Mux1.IN129
conf_str[385] => Mux2.IN129
conf_str[386] => Mux3.IN129
conf_str[387] => Mux4.IN129
conf_str[388] => Mux5.IN129
conf_str[389] => Mux6.IN129
conf_str[390] => Mux7.IN129
conf_str[391] => Mux8.IN129
conf_str[392] => Mux1.IN121
conf_str[393] => Mux2.IN121
conf_str[394] => Mux3.IN121
conf_str[395] => Mux4.IN121
conf_str[396] => Mux5.IN121
conf_str[397] => Mux6.IN121
conf_str[398] => Mux7.IN121
conf_str[399] => Mux8.IN121
conf_str[400] => Mux1.IN113
conf_str[401] => Mux2.IN113
conf_str[402] => Mux3.IN113
conf_str[403] => Mux4.IN113
conf_str[404] => Mux5.IN113
conf_str[405] => Mux6.IN113
conf_str[406] => Mux7.IN113
conf_str[407] => Mux8.IN113
conf_str[408] => Mux1.IN105
conf_str[409] => Mux2.IN105
conf_str[410] => Mux3.IN105
conf_str[411] => Mux4.IN105
conf_str[412] => Mux5.IN105
conf_str[413] => Mux6.IN105
conf_str[414] => Mux7.IN105
conf_str[415] => Mux8.IN105
conf_str[416] => Mux1.IN97
conf_str[417] => Mux2.IN97
conf_str[418] => Mux3.IN97
conf_str[419] => Mux4.IN97
conf_str[420] => Mux5.IN97
conf_str[421] => Mux6.IN97
conf_str[422] => Mux7.IN97
conf_str[423] => Mux8.IN97
conf_str[424] => Mux1.IN89
conf_str[425] => Mux2.IN89
conf_str[426] => Mux3.IN89
conf_str[427] => Mux4.IN89
conf_str[428] => Mux5.IN89
conf_str[429] => Mux6.IN89
conf_str[430] => Mux7.IN89
conf_str[431] => Mux8.IN89
conf_str[432] => Mux1.IN81
conf_str[433] => Mux2.IN81
conf_str[434] => Mux3.IN81
conf_str[435] => Mux4.IN81
conf_str[436] => Mux5.IN81
conf_str[437] => Mux6.IN81
conf_str[438] => Mux7.IN81
conf_str[439] => Mux8.IN81
conf_str[440] => Mux1.IN73
conf_str[441] => Mux2.IN73
conf_str[442] => Mux3.IN73
conf_str[443] => Mux4.IN73
conf_str[444] => Mux5.IN73
conf_str[445] => Mux6.IN73
conf_str[446] => Mux7.IN73
conf_str[447] => Mux8.IN73
conf_str[448] => Mux1.IN65
conf_str[449] => Mux2.IN65
conf_str[450] => Mux3.IN65
conf_str[451] => Mux4.IN65
conf_str[452] => Mux5.IN65
conf_str[453] => Mux6.IN65
conf_str[454] => Mux7.IN65
conf_str[455] => Mux8.IN65
conf_str[456] => Mux1.IN57
conf_str[457] => Mux2.IN57
conf_str[458] => Mux3.IN57
conf_str[459] => Mux4.IN57
conf_str[460] => Mux5.IN57
conf_str[461] => Mux6.IN57
conf_str[462] => Mux7.IN57
conf_str[463] => Mux8.IN57
conf_str[464] => Mux1.IN49
conf_str[465] => Mux2.IN49
conf_str[466] => Mux3.IN49
conf_str[467] => Mux4.IN49
conf_str[468] => Mux5.IN49
conf_str[469] => Mux6.IN49
conf_str[470] => Mux7.IN49
conf_str[471] => Mux8.IN49
conf_str[472] => Mux1.IN41
conf_str[473] => Mux2.IN41
conf_str[474] => Mux3.IN41
conf_str[475] => Mux4.IN41
conf_str[476] => Mux5.IN41
conf_str[477] => Mux6.IN41
conf_str[478] => Mux7.IN41
conf_str[479] => Mux8.IN41
conf_str[480] => Mux1.IN33
conf_str[481] => Mux2.IN33
conf_str[482] => Mux3.IN33
conf_str[483] => Mux4.IN33
conf_str[484] => Mux5.IN33
conf_str[485] => Mux6.IN33
conf_str[486] => Mux7.IN33
conf_str[487] => Mux8.IN33
conf_str[488] => Mux1.IN25
conf_str[489] => Mux2.IN25
conf_str[490] => Mux3.IN25
conf_str[491] => Mux4.IN25
conf_str[492] => Mux5.IN25
conf_str[493] => Mux6.IN25
conf_str[494] => Mux7.IN25
conf_str[495] => Mux8.IN25
conf_str[496] => Mux1.IN17
conf_str[497] => Mux2.IN17
conf_str[498] => Mux3.IN17
conf_str[499] => Mux4.IN17
conf_str[500] => Mux5.IN17
conf_str[501] => Mux6.IN17
conf_str[502] => Mux7.IN17
conf_str[503] => Mux8.IN17
conf_str[504] => Mux1.IN9
conf_str[505] => Mux2.IN3
conf_str[506] => Mux3.IN3
conf_str[507] => Mux4.IN3
conf_str[508] => Mux5.IN3
conf_str[509] => Mux6.IN3
conf_str[510] => Mux7.IN3
conf_str[511] => Mux8.IN3
clk_sys => ps2_kbd_fifo.we_a.CLK
clk_sys => ps2_kbd_fifo.waddr_a[2].CLK
clk_sys => ps2_kbd_fifo.waddr_a[1].CLK
clk_sys => ps2_kbd_fifo.waddr_a[0].CLK
clk_sys => ps2_kbd_fifo.data_a[7].CLK
clk_sys => ps2_kbd_fifo.data_a[6].CLK
clk_sys => ps2_kbd_fifo.data_a[5].CLK
clk_sys => ps2_kbd_fifo.data_a[4].CLK
clk_sys => ps2_kbd_fifo.data_a[3].CLK
clk_sys => ps2_kbd_fifo.data_a[2].CLK
clk_sys => ps2_kbd_fifo.data_a[1].CLK
clk_sys => ps2_kbd_fifo.data_a[0].CLK
clk_sys => ps2_mouse_fifo.we_a.CLK
clk_sys => ps2_mouse_fifo.waddr_a[2].CLK
clk_sys => ps2_mouse_fifo.waddr_a[1].CLK
clk_sys => ps2_mouse_fifo.waddr_a[0].CLK
clk_sys => ps2_mouse_fifo.data_a[7].CLK
clk_sys => ps2_mouse_fifo.data_a[6].CLK
clk_sys => ps2_mouse_fifo.data_a[5].CLK
clk_sys => ps2_mouse_fifo.data_a[4].CLK
clk_sys => ps2_mouse_fifo.data_a[3].CLK
clk_sys => ps2_mouse_fifo.data_a[2].CLK
clk_sys => ps2_mouse_fifo.data_a[1].CLK
clk_sys => ps2_mouse_fifo.data_a[0].CLK
clk_sys => but_sw[0].CLK
clk_sys => but_sw[1].CLK
clk_sys => but_sw[2].CLK
clk_sys => but_sw[3].CLK
clk_sys => but_sw[4].CLK
clk_sys => but_sw[5].CLK
clk_sys => mouse_y[0]~reg0.CLK
clk_sys => mouse_y[1]~reg0.CLK
clk_sys => mouse_y[2]~reg0.CLK
clk_sys => mouse_y[3]~reg0.CLK
clk_sys => mouse_y[4]~reg0.CLK
clk_sys => mouse_y[5]~reg0.CLK
clk_sys => mouse_y[6]~reg0.CLK
clk_sys => mouse_y[7]~reg0.CLK
clk_sys => mouse_y[8]~reg0.CLK
clk_sys => mouse_x[0]~reg0.CLK
clk_sys => mouse_x[1]~reg0.CLK
clk_sys => mouse_x[2]~reg0.CLK
clk_sys => mouse_x[3]~reg0.CLK
clk_sys => mouse_x[4]~reg0.CLK
clk_sys => mouse_x[5]~reg0.CLK
clk_sys => mouse_x[6]~reg0.CLK
clk_sys => mouse_x[7]~reg0.CLK
clk_sys => mouse_x[8]~reg0.CLK
clk_sys => mouse_flags[0]~reg0.CLK
clk_sys => mouse_flags[1]~reg0.CLK
clk_sys => mouse_flags[2]~reg0.CLK
clk_sys => mouse_flags[3]~reg0.CLK
clk_sys => mouse_flags[4]~reg0.CLK
clk_sys => mouse_flags[5]~reg0.CLK
clk_sys => mouse_flags[6]~reg0.CLK
clk_sys => mouse_flags[7]~reg0.CLK
clk_sys => mouse_x_r[0].CLK
clk_sys => mouse_x_r[1].CLK
clk_sys => mouse_x_r[2].CLK
clk_sys => mouse_x_r[3].CLK
clk_sys => mouse_x_r[4].CLK
clk_sys => mouse_x_r[5].CLK
clk_sys => mouse_x_r[6].CLK
clk_sys => mouse_x_r[7].CLK
clk_sys => mouse_flags_r[0].CLK
clk_sys => mouse_flags_r[1].CLK
clk_sys => mouse_flags_r[2].CLK
clk_sys => mouse_flags_r[3].CLK
clk_sys => mouse_flags_r[4].CLK
clk_sys => mouse_flags_r[5].CLK
clk_sys => mouse_flags_r[6].CLK
clk_sys => mouse_flags_r[7].CLK
clk_sys => ps2_mouse_wptr[0].CLK
clk_sys => ps2_mouse_wptr[1].CLK
clk_sys => ps2_mouse_wptr[2].CLK
clk_sys => key_code[0]~reg0.CLK
clk_sys => key_code[1]~reg0.CLK
clk_sys => key_code[2]~reg0.CLK
clk_sys => key_code[3]~reg0.CLK
clk_sys => key_code[4]~reg0.CLK
clk_sys => key_code[5]~reg0.CLK
clk_sys => key_code[6]~reg0.CLK
clk_sys => key_code[7]~reg0.CLK
clk_sys => key_pressed~reg0.CLK
clk_sys => key_extended~reg0.CLK
clk_sys => key_pressed_r.CLK
clk_sys => key_extended_r.CLK
clk_sys => ps2_kbd_wptr[0].CLK
clk_sys => ps2_kbd_wptr[1].CLK
clk_sys => ps2_kbd_wptr[2].CLK
clk_sys => joystick_analog_1[0]~reg0.CLK
clk_sys => joystick_analog_1[1]~reg0.CLK
clk_sys => joystick_analog_1[2]~reg0.CLK
clk_sys => joystick_analog_1[3]~reg0.CLK
clk_sys => joystick_analog_1[4]~reg0.CLK
clk_sys => joystick_analog_1[5]~reg0.CLK
clk_sys => joystick_analog_1[6]~reg0.CLK
clk_sys => joystick_analog_1[7]~reg0.CLK
clk_sys => joystick_analog_1[8]~reg0.CLK
clk_sys => joystick_analog_1[9]~reg0.CLK
clk_sys => joystick_analog_1[10]~reg0.CLK
clk_sys => joystick_analog_1[11]~reg0.CLK
clk_sys => joystick_analog_1[12]~reg0.CLK
clk_sys => joystick_analog_1[13]~reg0.CLK
clk_sys => joystick_analog_1[14]~reg0.CLK
clk_sys => joystick_analog_1[15]~reg0.CLK
clk_sys => joystick_analog_0[0]~reg0.CLK
clk_sys => joystick_analog_0[1]~reg0.CLK
clk_sys => joystick_analog_0[2]~reg0.CLK
clk_sys => joystick_analog_0[3]~reg0.CLK
clk_sys => joystick_analog_0[4]~reg0.CLK
clk_sys => joystick_analog_0[5]~reg0.CLK
clk_sys => joystick_analog_0[6]~reg0.CLK
clk_sys => joystick_analog_0[7]~reg0.CLK
clk_sys => joystick_analog_0[8]~reg0.CLK
clk_sys => joystick_analog_0[9]~reg0.CLK
clk_sys => joystick_analog_0[10]~reg0.CLK
clk_sys => joystick_analog_0[11]~reg0.CLK
clk_sys => joystick_analog_0[12]~reg0.CLK
clk_sys => joystick_analog_0[13]~reg0.CLK
clk_sys => joystick_analog_0[14]~reg0.CLK
clk_sys => joystick_analog_0[15]~reg0.CLK
clk_sys => stick_idx[0].CLK
clk_sys => stick_idx[1].CLK
clk_sys => stick_idx[2].CLK
clk_sys => status[0]~reg0.CLK
clk_sys => status[1]~reg0.CLK
clk_sys => status[2]~reg0.CLK
clk_sys => status[3]~reg0.CLK
clk_sys => status[4]~reg0.CLK
clk_sys => status[5]~reg0.CLK
clk_sys => status[6]~reg0.CLK
clk_sys => status[7]~reg0.CLK
clk_sys => status[8]~reg0.CLK
clk_sys => status[9]~reg0.CLK
clk_sys => status[10]~reg0.CLK
clk_sys => status[11]~reg0.CLK
clk_sys => status[12]~reg0.CLK
clk_sys => status[13]~reg0.CLK
clk_sys => status[14]~reg0.CLK
clk_sys => status[15]~reg0.CLK
clk_sys => status[16]~reg0.CLK
clk_sys => status[17]~reg0.CLK
clk_sys => status[18]~reg0.CLK
clk_sys => status[19]~reg0.CLK
clk_sys => status[20]~reg0.CLK
clk_sys => status[21]~reg0.CLK
clk_sys => status[22]~reg0.CLK
clk_sys => status[23]~reg0.CLK
clk_sys => status[24]~reg0.CLK
clk_sys => status[25]~reg0.CLK
clk_sys => status[26]~reg0.CLK
clk_sys => status[27]~reg0.CLK
clk_sys => status[28]~reg0.CLK
clk_sys => status[29]~reg0.CLK
clk_sys => status[30]~reg0.CLK
clk_sys => status[31]~reg0.CLK
clk_sys => joystick_0[0]~reg0.CLK
clk_sys => joystick_0[1]~reg0.CLK
clk_sys => joystick_0[2]~reg0.CLK
clk_sys => joystick_0[3]~reg0.CLK
clk_sys => joystick_0[4]~reg0.CLK
clk_sys => joystick_0[5]~reg0.CLK
clk_sys => joystick_0[6]~reg0.CLK
clk_sys => joystick_0[7]~reg0.CLK
clk_sys => joystick_0[8]~reg0.CLK
clk_sys => joystick_0[9]~reg0.CLK
clk_sys => joystick_0[10]~reg0.CLK
clk_sys => joystick_0[11]~reg0.CLK
clk_sys => joystick_0[12]~reg0.CLK
clk_sys => joystick_0[13]~reg0.CLK
clk_sys => joystick_0[14]~reg0.CLK
clk_sys => joystick_0[15]~reg0.CLK
clk_sys => joystick_0[16]~reg0.CLK
clk_sys => joystick_0[17]~reg0.CLK
clk_sys => joystick_0[18]~reg0.CLK
clk_sys => joystick_0[19]~reg0.CLK
clk_sys => joystick_0[20]~reg0.CLK
clk_sys => joystick_0[21]~reg0.CLK
clk_sys => joystick_0[22]~reg0.CLK
clk_sys => joystick_0[23]~reg0.CLK
clk_sys => joystick_0[24]~reg0.CLK
clk_sys => joystick_0[25]~reg0.CLK
clk_sys => joystick_0[26]~reg0.CLK
clk_sys => joystick_0[27]~reg0.CLK
clk_sys => joystick_0[28]~reg0.CLK
clk_sys => joystick_0[29]~reg0.CLK
clk_sys => joystick_0[30]~reg0.CLK
clk_sys => joystick_0[31]~reg0.CLK
clk_sys => joystick_1[0]~reg0.CLK
clk_sys => joystick_1[1]~reg0.CLK
clk_sys => joystick_1[2]~reg0.CLK
clk_sys => joystick_1[3]~reg0.CLK
clk_sys => joystick_1[4]~reg0.CLK
clk_sys => joystick_1[5]~reg0.CLK
clk_sys => joystick_1[6]~reg0.CLK
clk_sys => joystick_1[7]~reg0.CLK
clk_sys => joystick_1[8]~reg0.CLK
clk_sys => joystick_1[9]~reg0.CLK
clk_sys => joystick_1[10]~reg0.CLK
clk_sys => joystick_1[11]~reg0.CLK
clk_sys => joystick_1[12]~reg0.CLK
clk_sys => joystick_1[13]~reg0.CLK
clk_sys => joystick_1[14]~reg0.CLK
clk_sys => joystick_1[15]~reg0.CLK
clk_sys => joystick_1[16]~reg0.CLK
clk_sys => joystick_1[17]~reg0.CLK
clk_sys => joystick_1[18]~reg0.CLK
clk_sys => joystick_1[19]~reg0.CLK
clk_sys => joystick_1[20]~reg0.CLK
clk_sys => joystick_1[21]~reg0.CLK
clk_sys => joystick_1[22]~reg0.CLK
clk_sys => joystick_1[23]~reg0.CLK
clk_sys => joystick_1[24]~reg0.CLK
clk_sys => joystick_1[25]~reg0.CLK
clk_sys => joystick_1[26]~reg0.CLK
clk_sys => joystick_1[27]~reg0.CLK
clk_sys => joystick_1[28]~reg0.CLK
clk_sys => joystick_1[29]~reg0.CLK
clk_sys => joystick_1[30]~reg0.CLK
clk_sys => joystick_1[31]~reg0.CLK
clk_sys => joystick_2[0]~reg0.CLK
clk_sys => joystick_2[1]~reg0.CLK
clk_sys => joystick_2[2]~reg0.CLK
clk_sys => joystick_2[3]~reg0.CLK
clk_sys => joystick_2[4]~reg0.CLK
clk_sys => joystick_2[5]~reg0.CLK
clk_sys => joystick_2[6]~reg0.CLK
clk_sys => joystick_2[7]~reg0.CLK
clk_sys => joystick_2[8]~reg0.CLK
clk_sys => joystick_2[9]~reg0.CLK
clk_sys => joystick_2[10]~reg0.CLK
clk_sys => joystick_2[11]~reg0.CLK
clk_sys => joystick_2[12]~reg0.CLK
clk_sys => joystick_2[13]~reg0.CLK
clk_sys => joystick_2[14]~reg0.CLK
clk_sys => joystick_2[15]~reg0.CLK
clk_sys => joystick_2[16]~reg0.CLK
clk_sys => joystick_2[17]~reg0.CLK
clk_sys => joystick_2[18]~reg0.CLK
clk_sys => joystick_2[19]~reg0.CLK
clk_sys => joystick_2[20]~reg0.CLK
clk_sys => joystick_2[21]~reg0.CLK
clk_sys => joystick_2[22]~reg0.CLK
clk_sys => joystick_2[23]~reg0.CLK
clk_sys => joystick_2[24]~reg0.CLK
clk_sys => joystick_2[25]~reg0.CLK
clk_sys => joystick_2[26]~reg0.CLK
clk_sys => joystick_2[27]~reg0.CLK
clk_sys => joystick_2[28]~reg0.CLK
clk_sys => joystick_2[29]~reg0.CLK
clk_sys => joystick_2[30]~reg0.CLK
clk_sys => joystick_2[31]~reg0.CLK
clk_sys => joystick_3[0]~reg0.CLK
clk_sys => joystick_3[1]~reg0.CLK
clk_sys => joystick_3[2]~reg0.CLK
clk_sys => joystick_3[3]~reg0.CLK
clk_sys => joystick_3[4]~reg0.CLK
clk_sys => joystick_3[5]~reg0.CLK
clk_sys => joystick_3[6]~reg0.CLK
clk_sys => joystick_3[7]~reg0.CLK
clk_sys => joystick_3[8]~reg0.CLK
clk_sys => joystick_3[9]~reg0.CLK
clk_sys => joystick_3[10]~reg0.CLK
clk_sys => joystick_3[11]~reg0.CLK
clk_sys => joystick_3[12]~reg0.CLK
clk_sys => joystick_3[13]~reg0.CLK
clk_sys => joystick_3[14]~reg0.CLK
clk_sys => joystick_3[15]~reg0.CLK
clk_sys => joystick_3[16]~reg0.CLK
clk_sys => joystick_3[17]~reg0.CLK
clk_sys => joystick_3[18]~reg0.CLK
clk_sys => joystick_3[19]~reg0.CLK
clk_sys => joystick_3[20]~reg0.CLK
clk_sys => joystick_3[21]~reg0.CLK
clk_sys => joystick_3[22]~reg0.CLK
clk_sys => joystick_3[23]~reg0.CLK
clk_sys => joystick_3[24]~reg0.CLK
clk_sys => joystick_3[25]~reg0.CLK
clk_sys => joystick_3[26]~reg0.CLK
clk_sys => joystick_3[27]~reg0.CLK
clk_sys => joystick_3[28]~reg0.CLK
clk_sys => joystick_3[29]~reg0.CLK
clk_sys => joystick_3[30]~reg0.CLK
clk_sys => joystick_3[31]~reg0.CLK
clk_sys => joystick_4[0]~reg0.CLK
clk_sys => joystick_4[1]~reg0.CLK
clk_sys => joystick_4[2]~reg0.CLK
clk_sys => joystick_4[3]~reg0.CLK
clk_sys => joystick_4[4]~reg0.CLK
clk_sys => joystick_4[5]~reg0.CLK
clk_sys => joystick_4[6]~reg0.CLK
clk_sys => joystick_4[7]~reg0.CLK
clk_sys => joystick_4[8]~reg0.CLK
clk_sys => joystick_4[9]~reg0.CLK
clk_sys => joystick_4[10]~reg0.CLK
clk_sys => joystick_4[11]~reg0.CLK
clk_sys => joystick_4[12]~reg0.CLK
clk_sys => joystick_4[13]~reg0.CLK
clk_sys => joystick_4[14]~reg0.CLK
clk_sys => joystick_4[15]~reg0.CLK
clk_sys => joystick_4[16]~reg0.CLK
clk_sys => joystick_4[17]~reg0.CLK
clk_sys => joystick_4[18]~reg0.CLK
clk_sys => joystick_4[19]~reg0.CLK
clk_sys => joystick_4[20]~reg0.CLK
clk_sys => joystick_4[21]~reg0.CLK
clk_sys => joystick_4[22]~reg0.CLK
clk_sys => joystick_4[23]~reg0.CLK
clk_sys => joystick_4[24]~reg0.CLK
clk_sys => joystick_4[25]~reg0.CLK
clk_sys => joystick_4[26]~reg0.CLK
clk_sys => joystick_4[27]~reg0.CLK
clk_sys => joystick_4[28]~reg0.CLK
clk_sys => joystick_4[29]~reg0.CLK
clk_sys => joystick_4[30]~reg0.CLK
clk_sys => joystick_4[31]~reg0.CLK
clk_sys => acmd[0].CLK
clk_sys => acmd[1].CLK
clk_sys => acmd[2].CLK
clk_sys => acmd[3].CLK
clk_sys => acmd[4].CLK
clk_sys => acmd[5].CLK
clk_sys => acmd[6].CLK
clk_sys => acmd[7].CLK
clk_sys => abyte_cnt[0].CLK
clk_sys => abyte_cnt[1].CLK
clk_sys => abyte_cnt[2].CLK
clk_sys => abyte_cnt[3].CLK
clk_sys => abyte_cnt[4].CLK
clk_sys => abyte_cnt[5].CLK
clk_sys => abyte_cnt[6].CLK
clk_sys => abyte_cnt[7].CLK
clk_sys => mouse_strobe~reg0.CLK
clk_sys => key_strobe~reg0.CLK
clk_sys => spi_transfer_end.CLK
clk_sys => spi_transfer_endD.CLK
clk_sys => spi_receiver_strobe.CLK
clk_sys => spi_receiver_strobeD.CLK
clk_sys => ps2_mouse_data~reg0.CLK
clk_sys => ps2_mouse_tx_state[0].CLK
clk_sys => ps2_mouse_tx_state[1].CLK
clk_sys => ps2_mouse_tx_state[2].CLK
clk_sys => ps2_mouse_tx_state[3].CLK
clk_sys => ps2_mouse_parity.CLK
clk_sys => ps2_mouse_tx_byte[0].CLK
clk_sys => ps2_mouse_tx_byte[1].CLK
clk_sys => ps2_mouse_tx_byte[2].CLK
clk_sys => ps2_mouse_tx_byte[3].CLK
clk_sys => ps2_mouse_tx_byte[4].CLK
clk_sys => ps2_mouse_tx_byte[5].CLK
clk_sys => ps2_mouse_tx_byte[6].CLK
clk_sys => ps2_mouse_tx_byte[7].CLK
clk_sys => ps2_mouse_rptr[0].CLK
clk_sys => ps2_mouse_rptr[1].CLK
clk_sys => ps2_mouse_rptr[2].CLK
clk_sys => ps2_mouse_r_inc.CLK
clk_sys => ps2_clkD~reg1.CLK
clk_sys => ps2_kbd_data~reg0.CLK
clk_sys => ps2_kbd_tx_state[0].CLK
clk_sys => ps2_kbd_tx_state[1].CLK
clk_sys => ps2_kbd_tx_state[2].CLK
clk_sys => ps2_kbd_tx_state[3].CLK
clk_sys => ps2_kbd_parity.CLK
clk_sys => ps2_kbd_tx_byte[0].CLK
clk_sys => ps2_kbd_tx_byte[1].CLK
clk_sys => ps2_kbd_tx_byte[2].CLK
clk_sys => ps2_kbd_tx_byte[3].CLK
clk_sys => ps2_kbd_tx_byte[4].CLK
clk_sys => ps2_kbd_tx_byte[5].CLK
clk_sys => ps2_kbd_tx_byte[6].CLK
clk_sys => ps2_kbd_tx_byte[7].CLK
clk_sys => ps2_kbd_rptr[0].CLK
clk_sys => ps2_kbd_rptr[1].CLK
clk_sys => ps2_kbd_rptr[2].CLK
clk_sys => ps2_kbd_r_inc.CLK
clk_sys => ps2_clkD.CLK
clk_sys => ps2_clk.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
clk_sys => ps2_kbd_fifo.CLK0
clk_sys => ps2_mouse_fifo.CLK0
clk_sd => sd_dout[0]~reg0.CLK
clk_sd => sd_dout[1]~reg0.CLK
clk_sd => sd_dout[2]~reg0.CLK
clk_sd => sd_dout[3]~reg0.CLK
clk_sd => sd_dout[4]~reg0.CLK
clk_sd => sd_dout[5]~reg0.CLK
clk_sd => sd_dout[6]~reg0.CLK
clk_sd => sd_dout[7]~reg0.CLK
clk_sd => img_size[0]~reg0.CLK
clk_sd => img_size[1]~reg0.CLK
clk_sd => img_size[2]~reg0.CLK
clk_sd => img_size[3]~reg0.CLK
clk_sd => img_size[4]~reg0.CLK
clk_sd => img_size[5]~reg0.CLK
clk_sd => img_size[6]~reg0.CLK
clk_sd => img_size[7]~reg0.CLK
clk_sd => img_size[8]~reg0.CLK
clk_sd => img_size[9]~reg0.CLK
clk_sd => img_size[10]~reg0.CLK
clk_sd => img_size[11]~reg0.CLK
clk_sd => img_size[12]~reg0.CLK
clk_sd => img_size[13]~reg0.CLK
clk_sd => img_size[14]~reg0.CLK
clk_sd => img_size[15]~reg0.CLK
clk_sd => img_size[16]~reg0.CLK
clk_sd => img_size[17]~reg0.CLK
clk_sd => img_size[18]~reg0.CLK
clk_sd => img_size[19]~reg0.CLK
clk_sd => img_size[20]~reg0.CLK
clk_sd => img_size[21]~reg0.CLK
clk_sd => img_size[22]~reg0.CLK
clk_sd => img_size[23]~reg0.CLK
clk_sd => img_size[24]~reg0.CLK
clk_sd => img_size[25]~reg0.CLK
clk_sd => img_size[26]~reg0.CLK
clk_sd => img_size[27]~reg0.CLK
clk_sd => img_size[28]~reg0.CLK
clk_sd => img_size[29]~reg0.CLK
clk_sd => img_size[30]~reg0.CLK
clk_sd => img_size[31]~reg0.CLK
clk_sd => acmd[0]~reg1.CLK
clk_sd => acmd[1]~reg1.CLK
clk_sd => acmd[2]~reg1.CLK
clk_sd => acmd[3]~reg1.CLK
clk_sd => acmd[4]~reg1.CLK
clk_sd => acmd[5]~reg1.CLK
clk_sd => acmd[6]~reg1.CLK
clk_sd => acmd[7]~reg1.CLK
clk_sd => sd_ack_conf~reg0.CLK
clk_sd => sd_ack~reg0.CLK
clk_sd => abyte_cnt[0]~reg1.CLK
clk_sd => abyte_cnt[1]~reg1.CLK
clk_sd => abyte_cnt[2]~reg1.CLK
clk_sd => abyte_cnt[3]~reg1.CLK
clk_sd => abyte_cnt[4]~reg1.CLK
clk_sd => abyte_cnt[5]~reg1.CLK
clk_sd => abyte_cnt[6]~reg1.CLK
clk_sd => abyte_cnt[7]~reg1.CLK
clk_sd => img_mounted~reg0.CLK
clk_sd => sd_wrD.CLK
clk_sd => sd_din_strobe~reg0.CLK
clk_sd => sd_buff_addr[0]~reg0.CLK
clk_sd => sd_buff_addr[1]~reg0.CLK
clk_sd => sd_buff_addr[2]~reg0.CLK
clk_sd => sd_buff_addr[3]~reg0.CLK
clk_sd => sd_buff_addr[4]~reg0.CLK
clk_sd => sd_buff_addr[5]~reg0.CLK
clk_sd => sd_buff_addr[6]~reg0.CLK
clk_sd => sd_buff_addr[7]~reg0.CLK
clk_sd => sd_buff_addr[8]~reg0.CLK
clk_sd => sd_dout_strobe~reg0.CLK
clk_sd => spi_transfer_end~reg1.CLK
clk_sd => spi_transfer_endD~reg1.CLK
clk_sd => spi_receiver_strobe~reg1.CLK
clk_sd => spi_receiver_strobeD~reg1.CLK
SPI_CLK => spi_receiver_strobe_r.CLK
SPI_CLK => spi_byte_in[0].CLK
SPI_CLK => spi_byte_in[1].CLK
SPI_CLK => spi_byte_in[2].CLK
SPI_CLK => spi_byte_in[3].CLK
SPI_CLK => spi_byte_in[4].CLK
SPI_CLK => spi_byte_in[5].CLK
SPI_CLK => spi_byte_in[6].CLK
SPI_CLK => spi_byte_in[7].CLK
SPI_CLK => sbuf[0].CLK
SPI_CLK => sbuf[1].CLK
SPI_CLK => sbuf[2].CLK
SPI_CLK => sbuf[3].CLK
SPI_CLK => sbuf[4].CLK
SPI_CLK => sbuf[5].CLK
SPI_CLK => sbuf[6].CLK
SPI_CLK => spi_transfer_end_r.CLK
SPI_CLK => sd_lba_r[0].CLK
SPI_CLK => sd_lba_r[1].CLK
SPI_CLK => sd_lba_r[2].CLK
SPI_CLK => sd_lba_r[3].CLK
SPI_CLK => sd_lba_r[4].CLK
SPI_CLK => sd_lba_r[5].CLK
SPI_CLK => sd_lba_r[6].CLK
SPI_CLK => sd_lba_r[7].CLK
SPI_CLK => sd_lba_r[8].CLK
SPI_CLK => sd_lba_r[9].CLK
SPI_CLK => sd_lba_r[10].CLK
SPI_CLK => sd_lba_r[11].CLK
SPI_CLK => sd_lba_r[12].CLK
SPI_CLK => sd_lba_r[13].CLK
SPI_CLK => sd_lba_r[14].CLK
SPI_CLK => sd_lba_r[15].CLK
SPI_CLK => sd_lba_r[16].CLK
SPI_CLK => sd_lba_r[17].CLK
SPI_CLK => sd_lba_r[18].CLK
SPI_CLK => sd_lba_r[19].CLK
SPI_CLK => sd_lba_r[20].CLK
SPI_CLK => sd_lba_r[21].CLK
SPI_CLK => sd_lba_r[22].CLK
SPI_CLK => sd_lba_r[23].CLK
SPI_CLK => sd_lba_r[24].CLK
SPI_CLK => sd_lba_r[25].CLK
SPI_CLK => sd_lba_r[26].CLK
SPI_CLK => sd_lba_r[27].CLK
SPI_CLK => sd_lba_r[28].CLK
SPI_CLK => sd_lba_r[29].CLK
SPI_CLK => sd_lba_r[30].CLK
SPI_CLK => sd_lba_r[31].CLK
SPI_CLK => cmd[0].CLK
SPI_CLK => cmd[1].CLK
SPI_CLK => cmd[2].CLK
SPI_CLK => cmd[3].CLK
SPI_CLK => cmd[4].CLK
SPI_CLK => cmd[5].CLK
SPI_CLK => cmd[6].CLK
SPI_CLK => cmd[7].CLK
SPI_CLK => spi_byte_out[0].CLK
SPI_CLK => spi_byte_out[1].CLK
SPI_CLK => spi_byte_out[2].CLK
SPI_CLK => spi_byte_out[3].CLK
SPI_CLK => spi_byte_out[4].CLK
SPI_CLK => spi_byte_out[5].CLK
SPI_CLK => spi_byte_out[6].CLK
SPI_CLK => spi_byte_out[7].CLK
SPI_CLK => byte_cnt[0].CLK
SPI_CLK => byte_cnt[1].CLK
SPI_CLK => byte_cnt[2].CLK
SPI_CLK => byte_cnt[3].CLK
SPI_CLK => byte_cnt[4].CLK
SPI_CLK => byte_cnt[5].CLK
SPI_CLK => byte_cnt[6].CLK
SPI_CLK => byte_cnt[7].CLK
SPI_CLK => byte_cnt[8].CLK
SPI_CLK => byte_cnt[9].CLK
SPI_CLK => bit_cnt[0].CLK
SPI_CLK => bit_cnt[1].CLK
SPI_CLK => bit_cnt[2].CLK
SPI_CLK => serial_out_rptr[0].CLK
SPI_CLK => serial_out_rptr[1].CLK
SPI_CLK => serial_out_rptr[2].CLK
SPI_CLK => serial_out_rptr[3].CLK
SPI_CLK => serial_out_rptr[4].CLK
SPI_CLK => serial_out_rptr[5].CLK
SPI_CLK => SPI_MISO~reg0.CLK
SPI_CLK => SPI_MISO~en.CLK
SPI_SS_IO => spi_transfer_end_r.PRESET
SPI_SS_IO => spi_byte_out[0].ALOAD
SPI_SS_IO => spi_byte_out[1].ALOAD
SPI_SS_IO => spi_byte_out[2].ALOAD
SPI_SS_IO => spi_byte_out[3].ALOAD
SPI_SS_IO => spi_byte_out[4].ALOAD
SPI_SS_IO => spi_byte_out[5].ALOAD
SPI_SS_IO => spi_byte_out[6].ALOAD
SPI_SS_IO => spi_byte_out[7].ALOAD
SPI_SS_IO => SPI_MISO~en.ACLR
SPI_SS_IO => byte_cnt[0].ACLR
SPI_SS_IO => byte_cnt[1].ACLR
SPI_SS_IO => byte_cnt[2].ACLR
SPI_SS_IO => byte_cnt[3].ACLR
SPI_SS_IO => byte_cnt[4].ACLR
SPI_SS_IO => byte_cnt[5].ACLR
SPI_SS_IO => byte_cnt[6].ACLR
SPI_SS_IO => byte_cnt[7].ACLR
SPI_SS_IO => byte_cnt[8].ACLR
SPI_SS_IO => byte_cnt[9].ACLR
SPI_SS_IO => bit_cnt[0].ACLR
SPI_SS_IO => bit_cnt[1].ACLR
SPI_SS_IO => bit_cnt[2].ACLR
SPI_SS_IO => cmd[7].ENA
SPI_SS_IO => cmd[6].ENA
SPI_SS_IO => cmd[5].ENA
SPI_SS_IO => cmd[4].ENA
SPI_SS_IO => cmd[3].ENA
SPI_SS_IO => cmd[2].ENA
SPI_SS_IO => cmd[1].ENA
SPI_SS_IO => cmd[0].ENA
SPI_SS_IO => sd_lba_r[31].ENA
SPI_SS_IO => sd_lba_r[30].ENA
SPI_SS_IO => sd_lba_r[29].ENA
SPI_SS_IO => sd_lba_r[28].ENA
SPI_SS_IO => sd_lba_r[27].ENA
SPI_SS_IO => sd_lba_r[26].ENA
SPI_SS_IO => sd_lba_r[25].ENA
SPI_SS_IO => sd_lba_r[24].ENA
SPI_SS_IO => sd_lba_r[23].ENA
SPI_SS_IO => sd_lba_r[22].ENA
SPI_SS_IO => sd_lba_r[21].ENA
SPI_SS_IO => sd_lba_r[20].ENA
SPI_SS_IO => sd_lba_r[19].ENA
SPI_SS_IO => sd_lba_r[18].ENA
SPI_SS_IO => sd_lba_r[17].ENA
SPI_SS_IO => sd_lba_r[16].ENA
SPI_SS_IO => sd_lba_r[15].ENA
SPI_SS_IO => sd_lba_r[14].ENA
SPI_SS_IO => sd_lba_r[13].ENA
SPI_SS_IO => sd_lba_r[12].ENA
SPI_SS_IO => sd_lba_r[11].ENA
SPI_SS_IO => sd_lba_r[10].ENA
SPI_SS_IO => sd_lba_r[9].ENA
SPI_SS_IO => sd_lba_r[8].ENA
SPI_SS_IO => sd_lba_r[7].ENA
SPI_SS_IO => sd_lba_r[6].ENA
SPI_SS_IO => sd_lba_r[5].ENA
SPI_SS_IO => sd_lba_r[4].ENA
SPI_SS_IO => sd_lba_r[3].ENA
SPI_SS_IO => sd_lba_r[2].ENA
SPI_SS_IO => sd_lba_r[1].ENA
SPI_SS_IO => sd_lba_r[0].ENA
SPI_SS_IO => sbuf[6].ENA
SPI_SS_IO => sbuf[5].ENA
SPI_SS_IO => sbuf[4].ENA
SPI_SS_IO => sbuf[3].ENA
SPI_SS_IO => sbuf[2].ENA
SPI_SS_IO => sbuf[1].ENA
SPI_SS_IO => sbuf[0].ENA
SPI_SS_IO => spi_byte_in[7].ENA
SPI_SS_IO => spi_byte_in[6].ENA
SPI_SS_IO => spi_byte_in[5].ENA
SPI_SS_IO => spi_byte_in[4].ENA
SPI_SS_IO => spi_byte_in[3].ENA
SPI_SS_IO => spi_byte_in[2].ENA
SPI_SS_IO => spi_byte_in[1].ENA
SPI_SS_IO => spi_byte_in[0].ENA
SPI_SS_IO => spi_receiver_strobe_r.ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI => always7.DATAB
SPI_MOSI => sbuf.DATAB
SPI_MOSI => spi_byte_in.DATAB
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[8] <= joystick_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[9] <= joystick_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[10] <= joystick_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[11] <= joystick_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[12] <= joystick_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[13] <= joystick_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[14] <= joystick_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[15] <= joystick_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[16] <= joystick_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[17] <= joystick_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[18] <= joystick_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[19] <= joystick_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[20] <= joystick_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[21] <= joystick_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[22] <= joystick_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[23] <= joystick_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[24] <= joystick_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[25] <= joystick_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[26] <= joystick_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[27] <= joystick_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[28] <= joystick_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[29] <= joystick_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[30] <= joystick_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[31] <= joystick_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[8] <= joystick_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[9] <= joystick_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[10] <= joystick_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[11] <= joystick_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[12] <= joystick_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[13] <= joystick_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[14] <= joystick_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[15] <= joystick_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[16] <= joystick_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[17] <= joystick_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[18] <= joystick_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[19] <= joystick_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[20] <= joystick_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[21] <= joystick_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[22] <= joystick_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[23] <= joystick_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[24] <= joystick_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[25] <= joystick_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[26] <= joystick_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[27] <= joystick_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[28] <= joystick_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[29] <= joystick_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[30] <= joystick_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[31] <= joystick_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[0] <= joystick_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[1] <= joystick_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[2] <= joystick_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[3] <= joystick_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[4] <= joystick_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[5] <= joystick_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[6] <= joystick_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[7] <= joystick_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[8] <= joystick_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[9] <= joystick_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[10] <= joystick_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[11] <= joystick_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[12] <= joystick_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[13] <= joystick_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[14] <= joystick_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[15] <= joystick_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[16] <= joystick_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[17] <= joystick_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[18] <= joystick_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[19] <= joystick_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[20] <= joystick_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[21] <= joystick_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[22] <= joystick_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[23] <= joystick_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[24] <= joystick_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[25] <= joystick_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[26] <= joystick_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[27] <= joystick_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[28] <= joystick_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[29] <= joystick_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[30] <= joystick_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[31] <= joystick_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[0] <= joystick_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[1] <= joystick_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[2] <= joystick_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[3] <= joystick_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[4] <= joystick_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[5] <= joystick_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[6] <= joystick_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[7] <= joystick_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[8] <= joystick_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[9] <= joystick_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[10] <= joystick_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[11] <= joystick_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[12] <= joystick_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[13] <= joystick_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[14] <= joystick_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[15] <= joystick_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[16] <= joystick_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[17] <= joystick_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[18] <= joystick_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[19] <= joystick_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[20] <= joystick_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[21] <= joystick_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[22] <= joystick_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[23] <= joystick_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[24] <= joystick_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[25] <= joystick_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[26] <= joystick_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[27] <= joystick_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[28] <= joystick_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[29] <= joystick_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[30] <= joystick_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[31] <= joystick_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[0] <= joystick_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[1] <= joystick_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[2] <= joystick_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[3] <= joystick_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[4] <= joystick_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[5] <= joystick_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[6] <= joystick_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[7] <= joystick_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[8] <= joystick_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[9] <= joystick_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[10] <= joystick_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[11] <= joystick_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[12] <= joystick_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[13] <= joystick_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[14] <= joystick_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[15] <= joystick_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[16] <= joystick_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[17] <= joystick_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[18] <= joystick_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[19] <= joystick_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[20] <= joystick_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[21] <= joystick_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[22] <= joystick_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[23] <= joystick_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[24] <= joystick_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[25] <= joystick_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[26] <= joystick_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[27] <= joystick_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[28] <= joystick_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[29] <= joystick_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[30] <= joystick_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[31] <= joystick_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => sd_lba_r.DATAB
sd_lba[1] => sd_lba_r.DATAB
sd_lba[2] => sd_lba_r.DATAB
sd_lba[3] => sd_lba_r.DATAB
sd_lba[4] => sd_lba_r.DATAB
sd_lba[5] => sd_lba_r.DATAB
sd_lba[6] => sd_lba_r.DATAB
sd_lba[7] => sd_lba_r.DATAB
sd_lba[8] => sd_lba_r.DATAB
sd_lba[9] => sd_lba_r.DATAB
sd_lba[10] => sd_lba_r.DATAB
sd_lba[11] => sd_lba_r.DATAB
sd_lba[12] => sd_lba_r.DATAB
sd_lba[13] => sd_lba_r.DATAB
sd_lba[14] => sd_lba_r.DATAB
sd_lba[15] => sd_lba_r.DATAB
sd_lba[16] => sd_lba_r.DATAB
sd_lba[17] => sd_lba_r.DATAB
sd_lba[18] => sd_lba_r.DATAB
sd_lba[19] => sd_lba_r.DATAB
sd_lba[20] => sd_lba_r.DATAB
sd_lba[21] => sd_lba_r.DATAB
sd_lba[22] => sd_lba_r.DATAB
sd_lba[23] => sd_lba_r.DATAB
sd_lba[24] => sd_lba_r.DATAB
sd_lba[25] => sd_lba_r.DATAB
sd_lba[26] => sd_lba_r.DATAB
sd_lba[27] => sd_lba_r.DATAB
sd_lba[28] => sd_lba_r.DATAB
sd_lba[29] => sd_lba_r.DATAB
sd_lba[30] => sd_lba_r.DATAB
sd_lba[31] => sd_lba_r.DATAB
sd_rd => spi_byte_out.DATAB
sd_wr => always10.IN1
sd_wr => sd_wrD.DATAIN
sd_wr => spi_byte_out.DATAB
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => spi_byte_out.DATAB
sd_sdhc => spi_byte_out.DATAB
sd_dout[0] <= sd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= sd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= sd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= sd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= sd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= sd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= sd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= sd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout_strobe <= sd_dout_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_din[0] => Selector7.IN9
sd_din[1] => Selector6.IN9
sd_din[2] => Selector5.IN9
sd_din[3] => Selector4.IN9
sd_din[4] => Selector3.IN9
sd_din[5] => Selector2.IN9
sd_din[6] => Selector1.IN9
sd_din[7] => Selector0.IN9
sd_din_strobe <= sd_din_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted <= img_mounted~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= ps2_kbd_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_data <= ps2_kbd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_clk <= ps2_mouse_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_data <= ps2_mouse_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_pressed <= key_pressed~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_extended <= key_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_strobe <= key_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[0] <= mouse_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[1] <= mouse_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[2] <= mouse_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[3] <= mouse_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[4] <= mouse_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[5] <= mouse_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[6] <= mouse_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[7] <= mouse_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[8] <= mouse_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[0] <= mouse_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[1] <= mouse_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[2] <= mouse_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[3] <= mouse_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[4] <= mouse_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[5] <= mouse_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[6] <= mouse_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[7] <= mouse_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[8] <= mouse_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[0] <= mouse_flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[1] <= mouse_flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[2] <= mouse_flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[3] <= mouse_flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[4] <= mouse_flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[5] <= mouse_flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[6] <= mouse_flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[7] <= mouse_flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_strobe <= mouse_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data[0] => serial_out_fifo.data_a[0].DATAIN
serial_data[0] => serial_out_fifo.DATAIN
serial_data[1] => serial_out_fifo.data_a[1].DATAIN
serial_data[1] => serial_out_fifo.DATAIN1
serial_data[2] => serial_out_fifo.data_a[2].DATAIN
serial_data[2] => serial_out_fifo.DATAIN2
serial_data[3] => serial_out_fifo.data_a[3].DATAIN
serial_data[3] => serial_out_fifo.DATAIN3
serial_data[4] => serial_out_fifo.data_a[4].DATAIN
serial_data[4] => serial_out_fifo.DATAIN4
serial_data[5] => serial_out_fifo.data_a[5].DATAIN
serial_data[5] => serial_out_fifo.DATAIN5
serial_data[6] => serial_out_fifo.data_a[6].DATAIN
serial_data[6] => serial_out_fifo.DATAIN6
serial_data[7] => serial_out_fifo.data_a[7].DATAIN
serial_data[7] => serial_out_fifo.DATAIN7
serial_strobe => serial_out_fifo.we_a.CLK
serial_strobe => serial_out_fifo.waddr_a[5].CLK
serial_strobe => serial_out_fifo.waddr_a[4].CLK
serial_strobe => serial_out_fifo.waddr_a[3].CLK
serial_strobe => serial_out_fifo.waddr_a[2].CLK
serial_strobe => serial_out_fifo.waddr_a[1].CLK
serial_strobe => serial_out_fifo.waddr_a[0].CLK
serial_strobe => serial_out_fifo.data_a[7].CLK
serial_strobe => serial_out_fifo.data_a[6].CLK
serial_strobe => serial_out_fifo.data_a[5].CLK
serial_strobe => serial_out_fifo.data_a[4].CLK
serial_strobe => serial_out_fifo.data_a[3].CLK
serial_strobe => serial_out_fifo.data_a[2].CLK
serial_strobe => serial_out_fifo.data_a[1].CLK
serial_strobe => serial_out_fifo.data_a[0].CLK
serial_strobe => serial_out_wptr[0].CLK
serial_strobe => serial_out_wptr[1].CLK
serial_strobe => serial_out_wptr[2].CLK
serial_strobe => serial_out_wptr[3].CLK
serial_strobe => serial_out_wptr[4].CLK
serial_strobe => serial_out_wptr[5].CLK
serial_strobe => serial_out_fifo.CLK0


|GunFight_mist|dac:dac
clk_i => dac_o~reg0.CLK
clk_i => sig_in[0].CLK
clk_i => sig_in[1].CLK
clk_i => sig_in[2].CLK
clk_i => sig_in[3].CLK
clk_i => sig_in[4].CLK
clk_i => sig_in[5].CLK
clk_i => sig_in[6].CLK
clk_i => sig_in[7].CLK
clk_i => sig_in[8].CLK
res_n_i => dac_o~reg0.ACLR
res_n_i => sig_in[0].ACLR
res_n_i => sig_in[1].ACLR
res_n_i => sig_in[2].ACLR
res_n_i => sig_in[3].ACLR
res_n_i => sig_in[4].ACLR
res_n_i => sig_in[5].ACLR
res_n_i => sig_in[6].ACLR
res_n_i => sig_in[7].ACLR
res_n_i => sig_in[8].PRESET
dac_i[0] => Add0.IN8
dac_i[1] => Add0.IN7
dac_i[2] => Add0.IN6
dac_i[3] => Add0.IN5
dac_i[4] => Add0.IN4
dac_i[5] => Add0.IN3
dac_i[6] => Add0.IN2
dac_i[7] => Add0.IN1
dac_o <= dac_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


