Module: DW01_decode_width8, Ports: 264, Input: 8, Output: 256, Inout: 0
Module: DW01_decode_width8, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Updating design information... (UID-85)
Warning: Design 'ivm_soc_v1' contains 28 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	iCPU/data_addr_ff_reg[30]/CK iCPU/data_addr_ff_reg[30]/Q iCC_V1/intadd_17/U2/A2 iCC_V1/intadd_17/U2/X iCC_V1/U655/A1 iCC_V1/U655/X iCC_V1/U1315/A1 iCC_V1/U1315/X iCC_V1/U662/A1 iCC_V1/U662/X iCC_V1/U677/A iCC_V1/U677/X iCC_V1/U1022/D1 iCC_V1/U1022/X iCC_V1/U1474/A iCC_V1/U1474/X U115/A1 U115/X 
Information: Timing loop detected. (OPT-150)
	iCPU/data_addr_ff_reg[29]/CK iCPU/data_addr_ff_reg[29]/Q iCC_V1/intadd_17/U4/B iCC_V1/intadd_17/U4/CO iCC_V1/intadd_17/U2/A3 iCC_V1/intadd_17/U2/X iCC_V1/U655/A1 iCC_V1/U655/X iCC_V1/U1315/A1 iCC_V1/U1315/X iCC_V1/U662/A1 iCC_V1/U662/X iCC_V1/U677/A iCC_V1/U677/X iCC_V1/U1022/D1 iCC_V1/U1022/X iCC_V1/U1474/A iCC_V1/U1474/X U115/A1 U115/X 
Warning: Disabling timing arc between pins 'A1' and 'X' on cell 'U115'
         to break a timing loop. (OPT-314)
 
****************************************
Report : qor
Design : ivm_soc_v1
Version: X-2025.06
Date   : Sun Oct  5 02:01:44 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:      16301.73
  Critical Path Slack:      -16298.93
  Critical Path Clk Period:      3.00
  Total Negative Slack: -536169504.00
  No. of Violating Paths:    32896.00
  Worst Hold Violation:         -0.25
  Total Hold Violation:      -8744.40
  No. of Hold Violations:    84856.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         81
  Hierarchical Port Count:      13610
  Leaf Cell Count:             109238
  Buf/Inv Cell Count:           20344
  Buf Cell Count:                 922
  Inv Cell Count:               19422
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     65457
  Sequential Cell Count:        43781
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3767.545363
  Noncombinational Area:  3170.648976
  Buf/Inv Area:            406.658867
  Total Buffer Area:           147.52
  Total Inverter Area:         259.14
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6938.194339
  Design Area:            6938.194339


  Design Rules
  -----------------------------------
  Total Number of Nets:        114405
  Nets With Violations:           462
  Max Trans Violations:             8
  Max Cap Violations:               8
  Max Fanout Violations:          462
  -----------------------------------


  Hostname: compute-hal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.59
  Logic Optimization:                  4.09
  Mapping Optimization:             1291.70
  -----------------------------------------
  Overall Compile Time:             1395.14
  Overall Compile Wall Clock Time:  1398.34

  --------------------------------------------------------------------

  Design  WNS: 16298.93  TNS: 536169504.00  Number of Violating Paths: 32896


  Design (Hold)  WNS: 0.25  TNS: 8744.40  Number of Violating Paths: 84856

  --------------------------------------------------------------------


1
