#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  2 11:18:00 2022
# Process ID: 10600
# Current directory: D:/Vfile/Exp3_NEXYS_A7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7264 D:\Vfile\Exp3_NEXYS_A7\Exp2.xpr
# Log file: D:/Vfile/Exp3_NEXYS_A7/vivado.log
# Journal file: D:/Vfile/Exp3_NEXYS_A7\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/vivado/Vivado/2020.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/Vfile/Exp3_NEXYS_A7/Exp2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 1110.266 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/CSRRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ExceptionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:240]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:241]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
"xelab -wto bd08de18f65a4fff898ed77aa59a84cb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bd08de18f65a4fff898ed77aa59a84cb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:244]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B_default
Compiling module xil_defaultlib.CSRRegs
Compiling module xil_defaultlib.ExceptionUnit
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 12 xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.266 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/auxillary/CPUTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/CSRRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSRRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ExceptionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExceptionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2458] undeclared symbol Addr, assumed default net type wire [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:240]
INFO: [VRFC 10-2458] undeclared symbol MWR, assumed default net type wire [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:241]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/auxillary/debug_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
"xelab -wto bd08de18f65a4fff898ed77aa59a84cb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bd08de18f65a4fff898ed77aa59a84cb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'PCSource' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Addr' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:240]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'DatatoReg' [D:/Vfile/Exp3_NEXYS_A7/code/core/RV32core.v:244]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B_default
Compiling module xil_defaultlib.CSRRegs
Compiling module xil_defaultlib.ExceptionUnit
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vfile/Exp3_NEXYS_A7/Exp2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -view {D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Vfile/Exp3_NEXYS_A7/code/sim/core_sim_behav.wcfg
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 12 xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.266 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 1restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/sim_uart_char_out}} 
current_wave_config {core_sim_behav.wcfg}
core_sim_behav.wcfg
add_wave {{/core_sim/sim_uart_char_valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
2 12 14 6 13 15 16 10 0 18 11 19 9 1 7 5 4 3 8 17 
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 
7 3 0 13 2 6 5 9 10 4 18 11 14 16 1 17 19 15 8 12 
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  2 13:27:55 2022] Launched impl_1...
Run output will be captured here: D:/Vfile/Exp3_NEXYS_A7/Exp2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1234.477 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B1822DA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2768.164 ; gain = 1533.688
set_property PROGRAM.FILE {D:/Vfile/Exp3_NEXYS_A7/Exp2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vfile/Exp3_NEXYS_A7/Exp2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B1822DA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 13:35:52 2022...
