#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Thu Apr 26 19:09:30 CDT 2018
# hostname  : wario
# pid       : 3272
# arguments : '-label' 'session_0' '-console' 'wario:43894' '-style' 'windows' '-proj' '/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/atung/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
%% analyze -sv {jg_bind_wrapper.sv};
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.118s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.00 s]
0.Hp: Proof Simplification Iteration 7	[0.00 s]
Proof Simplification completed in 0.02 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv qed_properties.sv};
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1206)] jg_bind_wrapper.sv(42): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(57): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
[-- (VERI-1482)] Analyzing Verilog file qed_properties.sv
[INFO (VERI-1328)] qed_properties.sv(2): analyzing included file rv32_opcodes.v
[ERROR (VERI-1137)] qed_properties.sv(32): syntax error near assign
[WARN (VERI-2053)] qed_properties.sv(107): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(129): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(148): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[ERROR (VERI-1158)] qed_properties.sv(157): use of undefined macro RV32_FUNCT3ADD_SUB
[ERROR (VERI-1137)] qed_properties.sv(157): syntax error near ||
[ERROR (VERI-1137)] qed_properties.sv(157): syntax error near )
[WARN (VERI-1763)] qed_properties.sv(187): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(188): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(189): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(194): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(195): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(196): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(197): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(202): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(208): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(213): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(218): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] qed_properties.sv(219): module qed_properties ignored due to previous errors
[ERROR (VERI-1162)] qed_properties.sv(232): port connections cannot be mixed ordered and named
[ERROR (VERI-1072)] qed_properties.sv(234): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] qed_properties.sv(32): syntax error near assign
	[ERROR (VERI-1158)] qed_properties.sv(157): use of undefined macro RV32_FUNCT3ADD_SUB
	[ERROR (VERI-1137)] qed_properties.sv(157): syntax error near ||
	[ERROR (VERI-1137)] qed_properties.sv(157): syntax error near )
	[ERROR (VERI-1072)] qed_properties.sv(219): module qed_properties ignored due to previous errors
	[ERROR (VERI-1162)] qed_properties.sv(232): port connections cannot be mixed ordered and named
	[ERROR (VERI-1072)] qed_properties.sv(234): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 7 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv qed_properties.sv};
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1206)] jg_bind_wrapper.sv(42): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(57): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
[-- (VERI-1482)] Analyzing Verilog file qed_properties.sv
[INFO (VERI-1328)] qed_properties.sv(2): analyzing included file rv32_opcodes.v
[WARN (VERI-2053)] qed_properties.sv(107): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(129): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(148): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(159): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1763)] qed_properties.sv(187): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(188): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(189): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(194): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(195): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(196): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(197): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(202): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(208): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(213): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(218): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1162)] qed_properties.sv(232): port connections cannot be mixed ordered and named
[ERROR (VERI-1072)] qed_properties.sv(234): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1162)] qed_properties.sv(232): port connections cannot be mixed ordered and named
	[ERROR (VERI-1072)] qed_properties.sv(234): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv qed_properties.sv};
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1206)] jg_bind_wrapper.sv(42): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(57): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
[-- (VERI-1482)] Analyzing Verilog file qed_properties.sv
[INFO (VERI-1328)] qed_properties.sv(2): analyzing included file rv32_opcodes.v
[WARN (VERI-2053)] qed_properties.sv(107): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(129): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(148): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(159): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1763)] qed_properties.sv(187): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(188): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(189): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(194): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(195): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(196): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(197): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(202): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(208): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(213): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(218): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] qed_properties.sv(219): overwriting previous definition of module qed_properties
[INFO (VERI-2142)] qed_properties.sv(219): previous definition of module qed_properties is here
[WARN (VERI-1206)] qed_properties.sv(234): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[WARN (VERI-1063)] qed_properties.sv(232): instantiating unknown module qed_modules
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
ERROR (ENL058): Unable to elaborate module/entity "qed_modules" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m qed_modules" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "qed_modules" is not defined and is not black boxed.
    Use "-bboxm qed_modules" if you want to black box this module/entity.
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "qed_modules" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m qed_modules" if you want to black box this module/entity.
ERROR at line 9 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv qed_properties.sv};
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1206)] jg_bind_wrapper.sv(42): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(57): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] qed_properties.sv(234): previous definition of module Wrapper is here
[-- (VERI-1482)] Analyzing Verilog file qed_properties.sv
[INFO (VERI-1328)] qed_properties.sv(2): analyzing included file rv32_opcodes.v
[WARN (VERI-2053)] qed_properties.sv(107): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(129): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(148): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(159): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1763)] qed_properties.sv(187): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(188): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(189): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(194): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(195): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(196): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(197): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(202): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(208): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(213): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(218): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] qed_properties.sv(219): overwriting previous definition of module qed_properties
[INFO (VERI-2142)] qed_properties.sv(219): previous definition of module qed_properties is here
[WARN (VERI-1206)] qed_properties.sv(234): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] qed_properties.sv(4): compiling module qed_properties
[ERROR (VERI-1172)] qed_properties.sv(129): external reference reg_maps remains unresolved
[INFO (VERI-1073)] qed_properties.sv(4): module qed_properties remains a blackbox, due to errors in its contents
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
ERROR (ENL058): Unable to elaborate module/entity "qed_properties" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m qed_properties" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1172)] qed_properties.sv(129): external reference reg_maps remains unresolved
	ERROR (ENL058): Unable to elaborate module/entity "qed_properties" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m qed_properties" if you want to black box this module/entity.
ERROR at line 9 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv qed_properties.sv};
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1206)] jg_bind_wrapper.sv(42): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(57): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] qed_properties.sv(234): previous definition of module Wrapper is here
[-- (VERI-1482)] Analyzing Verilog file qed_properties.sv
[INFO (VERI-1328)] qed_properties.sv(2): analyzing included file rv32_opcodes.v
[WARN (VERI-2053)] qed_properties.sv(107): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(129): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(148): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] qed_properties.sv(159): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1763)] qed_properties.sv(187): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(188): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(189): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(194): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(195): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(196): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(197): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(202): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(208): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(213): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] qed_properties.sv(218): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] qed_properties.sv(219): overwriting previous definition of module qed_properties
[INFO (VERI-2142)] qed_properties.sv(219): previous definition of module qed_properties is here
[WARN (VERI-1206)] qed_properties.sv(234): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(57): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] qed_properties.sv(4): compiling module qed_properties
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10

==============================================================
SUMMARY
==============================================================
	Properties Considered : 0
	      assertions      : 0
	       - proven       : 0
	       - marked_proven: 0
background
	       - cex          : 0
%% 
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-2053)] jg_bind_wrapper.sv(37): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] jg_bind_wrapper.sv(144): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] jg_bind_wrapper.sv(166): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] jg_bind_wrapper.sv(185): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-2053)] jg_bind_wrapper.sv(196): implication operator can be used only in constraint expression in SystemVerilog 1800-2005 dialect
[WARN (VERI-1763)] jg_bind_wrapper.sv(224): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(225): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(226): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(231): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(232): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(233): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(234): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(239): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(245): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(250): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(255): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(42): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] qed_properties.sv(234): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 4 of 4 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.093s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.00 s]
0.Hp: Proof Simplification Iteration 7	[0.00 s]
Proof Simplification completed in 0.01 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1763)] jg_bind_wrapper.sv(224): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(225): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(226): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(231): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(232): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(233): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(234): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(239): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(245): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(250): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(255): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 6 of 6 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.112s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.rs2_reg_map:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu0_funct7_limit0:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu1_funct7_limit0:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu0_funct7_limit2:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu1_funct7_limit2:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpus_have_same_funct7:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpus_have_matching_imm:precondition1" was proven unreachable in 0.00 s.
Found proofs for 7 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.00 s]
0.Hp: Proof Simplification Iteration 7	[0.00 s]
Proof Simplification completed in 0.02 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Ht: Proofgrid shell started at 17399@wario(local) jg_3272_wario_3
0.N: Proofgrid shell started at 17410@wario(local) jg_3272_wario_3
0.Hp: Proofgrid shell started at 17387@wario(local) jg_3272_wario_3
0.B: Proofgrid shell started at 17422@wario(local) jg_3272_wario_3
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.Hp: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.03 s.
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: All properties determined. [0.01 s]
0.B: Trace Attempt 188	[0.03 s]
0.B: All properties determined. [0.03 s]
0.Hp: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 592	[0.03 s]
0.Ht: All properties determined. [0.04 s]
0.N: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Ht: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 10
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 9
	       - unreachable  : 8 (88.8889%)
	       - covered      : 1 (11.1111%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 6 of 6 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.106s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
0.Hp: Proof Simplification Iteration 6	[0.00 s]
0.Hp: Proof Simplification Iteration 7	[0.00 s]
Proof Simplification completed in 0.01 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
Found proofs for 1 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 2
0.Ht: Proofgrid shell started at 23728@wario(local) jg_3272_wario_4
0.N: Proofgrid shell started at 23741@wario(local) jg_3272_wario_4
0.Hp: Proofgrid shell started at 23718@wario(local) jg_3272_wario_4
0.B: Proofgrid shell started at 23753@wario(local) jg_3272_wario_4
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Hp: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.Hp: Trace Attempt  2	[0.01 s]
0.Hp: Trace Attempt  3	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.Hp: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.03 s.
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.03 s)
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Validation of fixpoint with 6 clauses was successful. Time = 0.00
0.N: All properties determined. [0.01 s]
0.B: Trace Attempt 163	[0.02 s]
0.B: All properties determined. [0.03 s]
0.Hp: Exited with Success (@ 0.03 s)
0.N: Exited with Success (@ 0.04 s)
0.B: Exited with Success (@ 0.04 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 592	[0.03 s]
0.Ht: All properties determined. [0.03 s]
0.Ht: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1128)] jg_bind_wrapper.sv(39): S1_fetch is not declared
[ERROR (VERI-1128)] jg_bind_wrapper.sv(40): S2_exec is not declared
[ERROR (VERI-1072)] jg_bind_wrapper.sv(263): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(278): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(39): S1_fetch is not declared
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(40): S2_exec is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(263): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(278): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1128)] jg_bind_wrapper.sv(39): S1_fetch is not declared
[ERROR (VERI-1072)] jg_bind_wrapper.sv(263): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(278): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(39): S1_fetch is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(263): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(278): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.104s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
Proof Simplification completed in 0.04 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 8199@wario(local) jg_3272_wario_5
0.N: Proofgrid shell started at 8215@wario(local) jg_3272_wario_5
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 8187@wario(local) jg_3272_wario_5
0.B: Proofgrid shell started at 8224@wario(local) jg_3272_wario_5
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.089s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 19893@wario(local) jg_3272_wario_6
0.N: Proofgrid shell started at 19906@wario(local) jg_3272_wario_6
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 19881@wario(local) jg_3272_wario_6
0.B: Proofgrid shell started at 19918@wario(local) jg_3272_wario_6
0.B: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.093s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 25296@wario(local) jg_3272_wario_7
0.N: Proofgrid shell started at 25305@wario(local) jg_3272_wario_7
0.Hp: Proofgrid shell started at 25287@wario(local) jg_3272_wario_7
0.B: Proofgrid shell started at 25314@wario(local) jg_3272_wario_7
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.Hp: Trace Attempt  2	[0.03 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s.
0.Ht: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: Trace Attempt  5	[0.04 s]
0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.06 s.
0.Hp: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.07 s)
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.B: All properties determined. [0.07 s]
0.Hp: Exited with Success (@ 0.08 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 2,049	[0.07 s]
0.Ht: All properties determined. [0.07 s]
0.N: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.08 s)
0.Ht: Exited with Success (@ 0.08 s)
0.N: Exited with Success (@ 0.08 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 2 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(6): net mem_axi_awvalid0 is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(68): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.102s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
0.Hp: Proof Simplification Iteration 5	[0.01 s]
0.Hp: Proof Simplification Iteration 6	[0.01 s]
0.Hp: Proof Simplification Iteration 7	[0.01 s]
Proof Simplification completed in 0.04 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 31595@wario(local) jg_3272_wario_8
0.N: Proofgrid shell started at 31604@wario(local) jg_3272_wario_8
0.Hp: Proofgrid shell started at 31586@wario(local) jg_3272_wario_8
0.B: Proofgrid shell started at 31614@wario(local) jg_3272_wario_8
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.03 s]
0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF051): 0.Hp: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.05 s.
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.06 s]
Initiating shutdown of proof (@ 0.06 s)
0.Ht: Trace Attempt 383	[0.06 s]
0.Ht: All properties determined. [0.06 s]
0.B: Trace Attempt  5	[0.04 s]
0.Hp: Exited with Success (@ 0.06 s)
0.Ht: Exited with Success (@ 0.06 s)
0.N: All properties determined. [0.06 s]
0.N: Exited with Success (@ 0.06 s)
0.B: All properties determined. [0.07 s]
0.B: Exited with Success (@ 0.07 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.092s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 5142@wario(local) jg_3272_wario_9
0.N: Proofgrid shell started at 5151@wario(local) jg_3272_wario_9
0.Hp: Proofgrid shell started at 5132@wario(local) jg_3272_wario_9
0.B: Proofgrid shell started at 5160@wario(local) jg_3272_wario_9
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s.
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.04 s]
0.Hp: Trace Attempt  2	[0.03 s]
0.B: Trace Attempt  5	[0.06 s]
ProofGrid usable level: 1
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.04 s]
0.B: Trace Attempt  5	[0.05 s]
0.Ht: Trace Attempt 9,640	[4.02 s]
0.N: Trace Attempt  3	[3.32 s]
0.B: Trace Attempt 14	[4.30 s]
0.N: Trace Attempt  4	[4.52 s]
0.Ht: Trace Attempt 19,460	[8.02 s]
0.Hp: A proof was found: No trace exists. [8.85 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 8.85 s.
0.Hp: All properties determined. [8.85 s]
Initiating shutdown of proof (@ 8.85 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 22,024	[8.85 s]
0.Ht: All properties determined. [8.85 s]
0.N: Trace Attempt  6	[6.67 s]
0.N: All properties determined. [8.86 s]
0.N: Exited with Success (@ 8.86 s)
0.Hp: Exited with Success (@ 8.86 s)
0.B: Trace Attempt 18	[7.59 s]
0.B: All properties determined. [8.86 s]
0.B: Exited with Success (@ 8.87 s)
0.Ht: Exited with Success (@ 8.88 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 2 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(263): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(278): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 8 of 8 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.091s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 7433@wario(local) jg_3272_wario_10
0.N: Proofgrid shell started at 7444@wario(local) jg_3272_wario_10
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 7421@wario(local) jg_3272_wario_10
0.B: Proofgrid shell started at 7456@wario(local) jg_3272_wario_10
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.N: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
[WARN (VERI-1763)] jg_bind_wrapper.sv(29): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
[WARN (VERI-1763)] jg_bind_wrapper.sv(30): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(289): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(289): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
[WARN (VERI-1763)] jg_bind_wrapper.sv(29): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
[WARN (VERI-1763)] jg_bind_wrapper.sv(30): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(291): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(291): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(291): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(25): syntax error near property
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(30): cpu1_codif is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(274): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(291): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1128)] jg_bind_wrapper.sv(28): cpu1_codif is not declared
[ERROR (VERI-1072)] jg_bind_wrapper.sv(272): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(289): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(28): cpu1_codif is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(272): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(289): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(263): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(278): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[INFO (VERI-8000)] jg_bind_wrapper.sv(285): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(285): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.085s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 11621@wario(local) jg_3272_wario_11
0.N: Proofgrid shell started at 11630@wario(local) jg_3272_wario_11
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 11612@wario(local) jg_3272_wario_11
0.B: Proofgrid shell started at 11639@wario(local) jg_3272_wario_11
0.B: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Ht: All properties determined. [0.02 s]
0.B: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[INFO (VERI-8000)] jg_bind_wrapper.sv(285): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(285): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.083s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 14523@wario(local) jg_3272_wario_12
0.N: Proofgrid shell started at 14532@wario(local) jg_3272_wario_12
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 14512@wario(local) jg_3272_wario_12
0.B: Proofgrid shell started at 14541@wario(local) jg_3272_wario_12
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.Ht: Trace Attempt  1	[0.01 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.04 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
0.Hp: A trace with 1 cycles was found. [0.00 s]
Finished reduce in 0.025s
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.Hp: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.Hp: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
ERROR (EAS008): Assumptions overconstrain the task at cycle 1.
    For message help, type "help -message eas008"
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 1 (100%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 0 (0%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 2 (100%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.082s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.02 s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_NO_ILLISN0:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_NO_ILLISN1:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 10887@wario(local) jg_3272_wario_14
0.N: Proofgrid shell started at 10896@wario(local) jg_3272_wario_14
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 10878@wario(local) jg_3272_wario_14
0.B: Proofgrid shell started at 10907@wario(local) jg_3272_wario_14
0.B: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.Ht: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
0.Ht: Exited with Success (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 5
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 4
	       - unreachable  : 3 (75%)
	       - covered      : 1 (25%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.089s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.PRE: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was proven unreachable in 0.00 s.
Found proofs for 2 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 1
0.Ht: Proofgrid shell started at 14093@wario(local) jg_3272_wario_15
0.N: Proofgrid shell started at 14108@wario(local) jg_3272_wario_15
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 14075@wario(local) jg_3272_wario_15
0.B: Proofgrid shell started at 14125@wario(local) jg_3272_wario_15
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Ht: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.Hp: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.N: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 1 (50%)
	       - covered      : 1 (50%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.1s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 15315@wario(local) jg_3272_wario_16
0.N: Proofgrid shell started at 15330@wario(local) jg_3272_wario_16
0.Hp: Proofgrid shell started at 15303@wario(local) jg_3272_wario_16
0.B: Proofgrid shell started at 15339@wario(local) jg_3272_wario_16
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s.
0.Ht: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.Hp: Trace Attempt  1	[0.04 s]
0.Hp: Trace Attempt  2	[0.04 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  5	[0.04 s]
ProofGrid usable level: 1
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  5	[0.01 s]
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.04 s]
0.B: Trace Attempt  5	[0.05 s]
0.Ht: Trace Attempt 9,884	[4.03 s]
0.N: Trace Attempt  3	[3.26 s]
0.N: Trace Attempt  4	[3.48 s]
0.B: Trace Attempt 15	[4.73 s]
0.Ht: Trace Attempt 19,567	[8.03 s]
0.Hp: A proof was found: No trace exists. [8.45 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 8.44 s.
0.Hp: All properties determined. [8.45 s]
Initiating shutdown of proof (@ 8.45 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 20,948	[8.45 s]
0.Ht: All properties determined. [8.45 s]
0.Hp: Exited with Success (@ 8.46 s)
0.N: Trace Attempt  6	[5.94 s]
0.N: All properties determined. [8.46 s]
0.N: Exited with Success (@ 8.46 s)
0.B: Trace Attempt 18	[7.12 s]
0.B: All properties determined. [8.46 s]
0.B: Exited with Success (@ 8.47 s)
0.Ht: Exited with Success (@ 8.47 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 2 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1763)] jg_bind_wrapper.sv(233): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(234): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(235): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(240): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(241): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(242): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(243): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(248): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(254): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(259): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] jg_bind_wrapper.sv(264): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1206)] jg_bind_wrapper.sv(272): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(289): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 10 of 10 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.09s
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.rs2_reg_map:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu0_funct7_limit0:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu1_funct7_limit0:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu0_funct7_limit2:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpu1_funct7_limit2:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpus_have_same_funct7:precondition1" was proven unreachable in 0.00 s.
0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.PRE: The cover property "mriscvcore_top_s2qed.S2QED_BIND.cpus_have_matching_imm:precondition1" was proven unreachable in 0.00 s.
Found proofs for 7 properties in preprocessing
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.04 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 22491@wario(local) jg_3272_wario_17
0.N: Proofgrid shell started at 22504@wario(local) jg_3272_wario_17
0.Hp: Proofgrid shell started at 22473@wario(local) jg_3272_wario_17
0.B: Proofgrid shell started at 22514@wario(local) jg_3272_wario_17
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
0.Ht: Trace Attempt  1	[0.02 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s.
0.Ht: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.04 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  5	[0.07 s]
ProofGrid usable level: 1
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[2.96 s]
0.Ht: Trace Attempt 9,831	[4.03 s]
0.N: Trace Attempt  4	[3.02 s]
0.B: Trace Attempt 15	[4.46 s]
0.Ht: Trace Attempt 19,069	[8.03 s]
0.Hp: A proof was found: No trace exists. [9.19 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 9.18 s.
0.Hp: All properties determined. [9.19 s]
Initiating shutdown of proof (@ 9.19 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 22,551	[9.19 s]
0.Ht: All properties determined. [9.18 s]
0.N: Trace Attempt  6	[3.27 s]
0.N: All properties determined. [9.19 s]
0.Hp: Exited with Success (@ 9.19 s)
0.N: Exited with Success (@ 9.19 s)
0.B: Trace Attempt 19	[7.81 s]
0.B: All properties determined. [9.20 s]
0.B: Exited with Success (@ 9.20 s)
0.Ht: Exited with Success (@ 9.21 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 10
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 9
	       - unreachable  : 7 (77.7778%)
	       - covered      : 2 (22.2222%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(29): syntax error near )
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 1 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1128)] jg_bind_wrapper.sv(53): cpu0_rd is not declared
[ERROR (VERI-1128)] jg_bind_wrapper.sv(53): cpu1_rd is not declared
[ERROR (VERI-1072)] jg_bind_wrapper.sv(294): module s2qed ignored due to previous errors
[ERROR (VERI-1137)] jg_bind_wrapper.sv(309): syntax error near .
[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(53): cpu0_rd is not declared
	[ERROR (VERI-1128)] jg_bind_wrapper.sv(53): cpu1_rd is not declared
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(294): module s2qed ignored due to previous errors
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(309): syntax error near .
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(294): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(272): previous definition of module s2qed is here
[ERROR (VERI-1137)] jg_bind_wrapper.sv(309): syntax error near .
[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] jg_bind_wrapper.sv(309): syntax error near .
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % include /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(294): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(294): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(321): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(289): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[INFO (VERI-8000)] jg_bind_wrapper.sv(309): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(310): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(311): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(312): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(313): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(314): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(315): Creating net mriscvcore_inst0.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(316): Creating net mriscvcore_inst1.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(317): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[INFO (VERI-8000)] jg_bind_wrapper.sv(318): Creating net mriscvcore_inst1.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(309): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(310): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(311): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(312): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(313): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(314): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(315): external reference "mriscvcore_inst0.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(316): external reference "mriscvcore_inst1.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(317): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(318): external reference "mriscvcore_inst1.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.09s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 32397@wario(local) jg_3272_wario_18
0.N: Proofgrid shell started at 32407@wario(local) jg_3272_wario_18
0.Hp: Proofgrid shell started at 32383@wario(local) jg_3272_wario_18
0.B: Proofgrid shell started at 32419@wario(local) jg_3272_wario_18
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.04 s.
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.01 s]
0.Ht: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  4	[0.01 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.07 s.
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.05 s]
0.B: Trace Attempt  5	[0.07 s]
ProofGrid usable level: 1
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.04 s]
0.B: Trace Attempt  5	[0.06 s]
0.Ht: Trace Attempt 9,674	[4.02 s]
0.N: Trace Attempt  3	[3.21 s]
0.N: Trace Attempt  4	[3.46 s]
0.B: Trace Attempt 14	[4.19 s]
0.N: Trace Attempt  5	[4.68 s]
0.Ht: Trace Attempt 19,707	[8.02 s]
0.Hp: A proof was found: No trace exists. [8.35 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 8.35 s.
0.Hp: All properties determined. [8.35 s]
Initiating shutdown of proof (@ 8.35 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 20,842	[8.35 s]
0.Ht: All properties determined. [8.35 s]
0.Hp: Exited with Success (@ 8.36 s)
0.N: All properties determined. [8.36 s]
0.N: Exited with Success (@ 8.36 s)
0.Ht: Exited with Success (@ 8.37 s)
0.B: Trace Attempt 18	[7.33 s]
0.B: All properties determined. [8.38 s]
0.B: Exited with Success (@ 8.38 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 2 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(294): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(294): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(321): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(321): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[INFO (VERI-8000)] jg_bind_wrapper.sv(309): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(310): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(311): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(312): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(313): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(314): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(315): Creating net mriscvcore_inst0.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(316): Creating net mriscvcore_inst1.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(317): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[INFO (VERI-8000)] jg_bind_wrapper.sv(318): Creating net mriscvcore_inst1.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(309): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(310): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(311): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(312): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(313): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(314): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(315): external reference "mriscvcore_inst0.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(316): external reference "mriscvcore_inst1.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(317): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(318): external reference "mriscvcore_inst1.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
%% 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 12 of 12 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.101s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.04 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 3
0.Ht: Proofgrid shell started at 3080@wario(local) jg_3272_wario_19
0.N: Proofgrid shell started at 3092@wario(local) jg_3272_wario_19
0.Hp: Proofgrid shell started at 3069@wario(local) jg_3272_wario_19
0.B: Proofgrid shell started at 3104@wario(local) jg_3272_wario_19
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.03 s.
0.B: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.04 s.
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.Hp: Trace Attempt  1	[0.03 s]
0.Hp: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
ProofGrid usable level: 1
0.N: Per property time limit expired (1.00 s) [1.00 s]
0.N: Last scan. Per property time limit: 0s
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Last scan. Per property time limit: 0s
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  5	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.Ht: Trace Attempt 9,867	[4.02 s]
0.N: Trace Attempt  3	[3.30 s]
0.N: Trace Attempt  4	[3.54 s]
0.B: Trace Attempt 14	[4.27 s]
0.N: Trace Attempt  5	[5.08 s]
0.Ht: Trace Attempt 19,715	[8.02 s]
0.Hp: A proof was found: No trace exists. [9.08 s]
INFO (IPF057): 0.Hp: The property "mriscvcore_top_s2qed.S2QED_BIND.ast_S2QED_SAME_REG_N_STATE" was proven in 9.08 s.
0.Hp: All properties determined. [9.08 s]
Initiating shutdown of proof (@ 9.08 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 23,259	[9.08 s]
0.Ht: All properties determined. [9.08 s]
0.Hp: Exited with Success (@ 9.09 s)
0.N: All properties determined. [9.09 s]
0.N: Exited with Success (@ 9.09 s)
0.B: Trace Attempt 18	[7.59 s]
0.B: All properties determined. [9.10 s]
0.B: Exited with Success (@ 9.10 s)
0.Ht: Exited with Success (@ 9.11 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 3
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 2
	       - unreachable  : 0 (0%)
	       - covered      : 2 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1206)] jg_bind_wrapper.sv(294): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(294): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(321): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(321): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[ERROR (VERI-1172)] jg_bind_wrapper.sv(68): external reference map_reg remains unresolved
[INFO (VERI-1073)] jg_bind_wrapper.sv(8): module s2qed remains a blackbox, due to errors in its contents
[INFO (VERI-8000)] jg_bind_wrapper.sv(309): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(310): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(311): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(312): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(313): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(314): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(315): Creating net mriscvcore_inst0.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(316): Creating net mriscvcore_inst1.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(317): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[INFO (VERI-8000)] jg_bind_wrapper.sv(318): Creating net mriscvcore_inst1.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(309): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(310): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(311): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(312): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(313): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(314): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(315): external reference "mriscvcore_inst0.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(316): external reference "mriscvcore_inst1.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(317): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(318): external reference "mriscvcore_inst1.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
ERROR (ENL058): Unable to elaborate module/entity "s2qed" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m s2qed" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1172)] jg_bind_wrapper.sv(68): external reference map_reg remains unresolved
	ERROR (ENL058): Unable to elaborate module/entity "s2qed" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m s2qed" if you want to black box this module/entity.
ERROR at line 9 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[ERROR (VERI-1349)] jg_bind_wrapper.sv(68): cannot assign an unpacked type to a packed type
[ERROR (VERI-1350)] jg_bind_wrapper.sv(68): incompatible unpacked dimensions in assignment
[ERROR (VERI-1419)] jg_bind_wrapper.sv(68): illegal operand for operator ==
[ERROR (VERI-1072)] jg_bind_wrapper.sv(294): module s2qed ignored due to previous errors
[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1349)] jg_bind_wrapper.sv(68): cannot assign an unpacked type to a packed type
	[ERROR (VERI-1350)] jg_bind_wrapper.sv(68): incompatible unpacked dimensions in assignment
	[ERROR (VERI-1419)] jg_bind_wrapper.sv(68): illegal operand for operator ==
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(294): module s2qed ignored due to previous errors
	[ERROR (VERI-1072)] jg_bind_wrapper.sv(321): module Wrapper ignored due to previous errors
ERROR at line 6 in file /home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

[<embedded>] % include {/home/ecelrc/students/atung/verif_labs/project_clean/DV_S2QED_RISCV/rtl/mriscvcore/jg_mriscvcore.tcl}
%% #Tcl script which can be used with JasperGold
%% #Use "source jg_mriscvcore.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k {mriscvcore_top_s2qed.v mriscvcore.v MEMORY_INTERFACE/MEMORY_INTERFACE.v DECO_INSTR/DECO_INSTR.v REG_FILE/REG_FILE.v ALU/ALU.v IRQ/IRQ.v MULT/MULT.v UTILITIES/UTILITY.v FSM/FSM.v};
[-- (VERI-1482)] Analyzing Verilog file mriscvcore_top_s2qed.v
[WARN (VERI-1206)] mriscvcore_top_s2qed.v(95): overwriting previous definition of module mriscvcore_top_s2qed
[INFO (VERI-2142)] mriscvcore_top_s2qed.v(95): previous definition of module mriscvcore_top_s2qed is here
[-- (VERI-1482)] Analyzing Verilog file mriscvcore.v
[WARN (VERI-1206)] mriscvcore.v(250): overwriting previous definition of module mriscvcore
[INFO (VERI-2142)] mriscvcore.v(250): previous definition of module mriscvcore is here
[-- (VERI-1482)] Analyzing Verilog file MEMORY_INTERFACE/MEMORY_INTERFACE.v
[WARN (VERI-1206)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): overwriting previous definition of module MEMORY_INTERFACE
[INFO (VERI-2142)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(339): previous definition of module MEMORY_INTERFACE is here
[-- (VERI-1482)] Analyzing Verilog file DECO_INSTR/DECO_INSTR.v
[WARN (VERI-1206)] DECO_INSTR/DECO_INSTR.v(135): overwriting previous definition of module DECO_INSTR
[INFO (VERI-2142)] DECO_INSTR/DECO_INSTR.v(135): previous definition of module DECO_INSTR is here
[-- (VERI-1482)] Analyzing Verilog file REG_FILE/REG_FILE.v
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(38): overwriting previous definition of module true_dpram_sclk
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(38): previous definition of module true_dpram_sclk is here
[WARN (VERI-1206)] REG_FILE/REG_FILE.v(73): overwriting previous definition of module REG_FILE
[INFO (VERI-2142)] REG_FILE/REG_FILE.v(73): previous definition of module REG_FILE is here
[-- (VERI-1482)] Analyzing Verilog file ALU/ALU.v
[WARN (VERI-1206)] ALU/ALU.v(385): overwriting previous definition of module ALU
[INFO (VERI-2142)] ALU/ALU.v(385): previous definition of module ALU is here
[WARN (VERI-1206)] ALU/ALU.v(417): overwriting previous definition of module ALU_add
[INFO (VERI-2142)] ALU/ALU.v(417): previous definition of module ALU_add is here
[WARN (VERI-1206)] ALU/ALU.v(448): overwriting previous definition of module ALU_sub
[INFO (VERI-2142)] ALU/ALU.v(448): previous definition of module ALU_sub is here
[WARN (VERI-1206)] ALU/ALU.v(479): overwriting previous definition of module ALU_and
[INFO (VERI-2142)] ALU/ALU.v(479): previous definition of module ALU_and is here
[WARN (VERI-1206)] ALU/ALU.v(510): overwriting previous definition of module ALU_xor
[INFO (VERI-2142)] ALU/ALU.v(510): previous definition of module ALU_xor is here
[WARN (VERI-1206)] ALU/ALU.v(541): overwriting previous definition of module ALU_or
[INFO (VERI-2142)] ALU/ALU.v(541): previous definition of module ALU_or is here
[WARN (VERI-1206)] ALU/ALU.v(559): overwriting previous definition of module ALU_beq
[INFO (VERI-2142)] ALU/ALU.v(559): previous definition of module ALU_beq is here
[WARN (VERI-1206)] ALU/ALU.v(577): overwriting previous definition of module ALU_blt
[INFO (VERI-2142)] ALU/ALU.v(577): previous definition of module ALU_blt is here
[WARN (VERI-1206)] ALU/ALU.v(595): overwriting previous definition of module ALU_bltu
[INFO (VERI-2142)] ALU/ALU.v(595): previous definition of module ALU_bltu is here
[WARN (VERI-1206)] ALU/ALU.v(645): overwriting previous definition of module ALU_sXXx
[INFO (VERI-2142)] ALU/ALU.v(645): previous definition of module ALU_sXXx is here
[-- (VERI-1482)] Analyzing Verilog file IRQ/IRQ.v
[WARN (VERI-1206)] IRQ/IRQ.v(39): overwriting previous definition of module divM
[INFO (VERI-2142)] IRQ/IRQ.v(39): previous definition of module divM is here
[WARN (VERI-1206)] IRQ/IRQ.v(112): overwriting previous definition of module Count
[INFO (VERI-2142)] IRQ/IRQ.v(112): previous definition of module Count is here
[WARN (VERI-1206)] IRQ/IRQ.v(268): overwriting previous definition of module IRQ
[INFO (VERI-2142)] IRQ/IRQ.v(268): previous definition of module IRQ is here
[-- (VERI-1482)] Analyzing Verilog file MULT/MULT.v
[WARN (VERI-1206)] MULT/MULT.v(45): overwriting previous definition of module FSM_Booth
[INFO (VERI-2142)] MULT/MULT.v(45): previous definition of module FSM_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(103): overwriting previous definition of module Alg_Booth
[INFO (VERI-2142)] MULT/MULT.v(103): previous definition of module Alg_Booth is here
[WARN (VERI-1206)] MULT/MULT.v(237): overwriting previous definition of module MULT
[INFO (VERI-2142)] MULT/MULT.v(237): previous definition of module MULT is here
[-- (VERI-1482)] Analyzing Verilog file UTILITIES/UTILITY.v
[WARN (VERI-1206)] UTILITIES/UTILITY.v(106): overwriting previous definition of module UTILITY
[INFO (VERI-2142)] UTILITIES/UTILITY.v(106): previous definition of module UTILITY is here
[-- (VERI-1482)] Analyzing Verilog file FSM/FSM.v
[WARN (VERI-1206)] FSM/FSM.v(153): overwriting previous definition of module FSM
[INFO (VERI-2142)] FSM/FSM.v(153): previous definition of module FSM is here
%% analyze -sv {jg_bind_wrapper.sv };
[-- (VERI-1482)] Analyzing Verilog file jg_bind_wrapper.sv
[WARN (VERI-1212)] jg_bind_wrapper.sv(74): block identifier is required on this block
[WARN (VERI-1212)] jg_bind_wrapper.sv(80): block identifier is required on this block
[WARN (VERI-1206)] jg_bind_wrapper.sv(303): overwriting previous definition of module s2qed
[INFO (VERI-2142)] jg_bind_wrapper.sv(294): previous definition of module s2qed is here
[WARN (VERI-1206)] jg_bind_wrapper.sv(330): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jg_bind_wrapper.sv(321): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mriscvcore_top_s2qed};
INFO (ISW003): Top module name is "mriscvcore_top_s2qed".
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(68): port outirr remains unconnected for this instance
[WARN (VERI-1927)] mriscvcore_top_s2qed.v(93): port outirr remains unconnected for this instance
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] mriscvcore_top_s2qed.v(2): compiling module mriscvcore_top_s2qed
[INFO (VERI-1018)] mriscvcore.v(10): compiling module mriscvcore
[INFO (VERI-1018)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(3): compiling module MEMORY_INTERFACE
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(227): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(232): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(258): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] MEMORY_INTERFACE/MEMORY_INTERFACE.v(263): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] DECO_INSTR/DECO_INSTR.v(3): compiling module DECO_INSTR
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(40): compiling module REG_FILE
[INFO (VERI-1018)] REG_FILE/REG_FILE.v(17): compiling module true_dpram_sclk
[INFO (VERI-1018)] ALU/ALU.v(3): compiling module ALU
[INFO (VERI-1018)] ALU/ALU.v(387): compiling module ALU_add:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(419): compiling module ALU_sub:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(450): compiling module ALU_and:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(481): compiling module ALU_xor:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(512): compiling module ALU_or:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(543): compiling module ALU_beq:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(561): compiling module ALU_blt:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(579): compiling module ALU_bltu:(REG_ALU=1'b1,REG_OUT=1'b1)
[INFO (VERI-1018)] ALU/ALU.v(597): compiling module ALU_sXXx:(REG_ALU=1'b1,REG_OUT=1'b1)
[WARN (VERI-1209)] ALU/ALU.v(628): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] ALU/ALU.v(633): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] IRQ/IRQ.v(114): compiling module IRQ
[WARN (VERI-1209)] IRQ/IRQ.v(140): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_ebreak read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for enable read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for irr_tisirr read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for div_freq read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for timer_max_count read before write using blocking assignment
[INFO (VERI-1018)] IRQ/IRQ.v(41): compiling module Count
[INFO (VERI-1018)] IRQ/IRQ.v(3): compiling module divM
[INFO (VERI-9012)] IRQ/IRQ.v(23): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(7): Unintentional Sequential element inferred for clk_out read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for enable_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(46): Unintentional Sequential element inferred for Ready_count read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(63): Unintentional Sequential element inferred for b read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for Max_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(51): Unintentional Sequential element inferred for freq_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(95): Unintentional Sequential element inferred for divcounter read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(52): Unintentional Sequential element inferred for Ready_count_int read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for regirr read before write using blocking assignment
[WARN (VERI-1209)] IRQ/IRQ.v(181): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] IRQ/IRQ.v(206): expression size 32 truncated to fit in target size 1
[INFO (VERI-9012)] IRQ/IRQ.v(122): Unintentional Sequential element inferred for flag_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_irq_reg read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for irrstate_rd read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for addrm_q read before write using blocking assignment
[INFO (VERI-9012)] IRQ/IRQ.v(125): Unintentional Sequential element inferred for pc_c_q read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(105): compiling module MULT
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth
[WARN (VERI-1209)] MULT/MULT.v(62): expression size 32 truncated to fit in target size 17
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(3): compiling module FSM_Booth:(BITS_BOOTH=17)
[INFO (VERI-9012)] MULT/MULT.v(13): Unintentional Sequential element inferred for state read before write using blocking assignment
[INFO (VERI-1018)] MULT/MULT.v(47): compiling module Alg_Booth:(SWORD=18)
[INFO (VERI-9012)] MULT/MULT.v(58): Unintentional Sequential element inferred for Q1 read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(59): Unintentional Sequential element inferred for S read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(126): Unintentional Sequential element inferred for rdu read before write using blocking assignment
[INFO (VERI-9012)] MULT/MULT.v(110): Unintentional Sequential element inferred for Done read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(228): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont1 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(232): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont2 read before write using blocking assignment
[WARN (VERI-1209)] MULT/MULT.v(236): expression size 32 truncated to fit in target size 5
[INFO (VERI-9012)] MULT/MULT.v(116): Unintentional Sequential element inferred for cont3 read before write using blocking assignment
[INFO (VERI-1018)] UTILITIES/UTILITY.v(3): compiling module UTILITY
[INFO (VERI-1018)] FSM/FSM.v(3): compiling module FSM
[WARN (VERI-1209)] FSM/FSM.v(105): expression size 2 truncated to fit in target size 1
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(51): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(52): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(55): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(56): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(61): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(62): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(65): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(67): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(68): missing/open ports on instance mriscvcore_inst0 of module mriscvcore
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(76): actual bit length 1 differs from formal bit length 32 for port AWdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(77): actual bit length 1 differs from formal bit length 3 for port AWprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(80): actual bit length 1 differs from formal bit length 32 for port Wdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(81): actual bit length 1 differs from formal bit length 4 for port Wstrb
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(86): actual bit length 1 differs from formal bit length 32 for port ARdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(87): actual bit length 1 differs from formal bit length 3 for port ARprot
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(90): actual bit length 1 differs from formal bit length 32 for port Rdata
[WARN (VERI-1330)] mriscvcore_top_s2qed.v(92): actual bit length 1 differs from formal bit length 32 for port inirr
[WARN (VERI-9028)] mriscvcore_top_s2qed.v(93): missing/open ports on instance mriscvcore_inst1 of module mriscvcore
[INFO (VERI-1018)] jg_bind_wrapper.sv(8): compiling module s2qed
[WARN (VERI-1330)] jg_bind_wrapper.sv(68): actual bit length 32 differs from formal bit length 5 for port orig_reg
[INFO (VERI-8000)] jg_bind_wrapper.sv(318): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(319): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs1i
[INFO (VERI-8000)] jg_bind_wrapper.sv(320): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(321): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rs2i
[INFO (VERI-8000)] jg_bind_wrapper.sv(322): Creating net mriscvcore_inst0.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(323): Creating net mriscvcore_inst1.DECODE_INSTR_inst.rdi
[INFO (VERI-8000)] jg_bind_wrapper.sv(324): Creating net mriscvcore_inst0.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(325): Creating net mriscvcore_inst1.DECODE_INSTR_inst.imm
[INFO (VERI-8000)] jg_bind_wrapper.sv(326): Creating net mriscvcore_inst0.DECODE_INSTR_inst.codif
[INFO (VERI-8000)] jg_bind_wrapper.sv(327): Creating net mriscvcore_inst1.DECODE_INSTR_inst.codif
[WARN (VDB-1000)] mriscvcore_top_s2qed.v(68): net trap is constantly driven from multiple places
[WARN (VDB-1001)] mriscvcore_top_s2qed.v(93): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mriscvcore_top_s2qed
WARNING (WNL021): jg_bind_wrapper.sv(318): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(319): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs1i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(320): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(321): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rs2i" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(322): external reference "mriscvcore_inst0.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(323): external reference "mriscvcore_inst1.DECODE_INSTR_inst.rdi" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(324): external reference "mriscvcore_inst0.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(325): external reference "mriscvcore_inst1.DECODE_INSTR_inst.imm" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(326): external reference "mriscvcore_inst0.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
WARNING (WNL021): jg_bind_wrapper.sv(327): external reference "mriscvcore_inst1.DECODE_INSTR_inst.codif" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
mriscvcore_top_s2qed
%% 
%% #You will need to add commands below
%% 
%% #Set the clock
%% clock -clear; clock clk
%% 
%% #Set Reset
%% reset -expression {!rstn};
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "!rstn".
%% 
%% #Prove all
%% prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
%% 
INFO (IPF036): Starting proof on task: "<embedded>", 96 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2962 of 5244 design flops, 0 of 0 design latches, 198 of 198 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.095s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
0.Hp: Identified and disabled 62 duplicated targets.
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 34
0.Ht: Proofgrid shell started at 12961@wario(local) jg_3272_wario_20
0.N: Proofgrid shell started at 12970@wario(local) jg_3272_wario_20
0.Hp: Proofgrid shell started at 12952@wario(local) jg_3272_wario_20
0.B: Proofgrid shell started at 12979@wario(local) jg_3272_wario_20
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[1].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[2].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[3].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[4].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[5].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[6].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[7].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[8].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[9].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[10].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[11].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[12].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[13].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[14].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[15].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[16].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[17].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[18].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[19].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[20].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[21].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[22].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[23].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[24].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[25].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[26].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[27].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[28].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[29].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[30].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[31].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[1].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[2].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[3].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[4].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[5].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[6].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[7].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[8].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[9].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[10].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[11].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[12].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[13].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[14].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[15].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[16].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[17].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[18].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[19].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[20].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[21].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[22].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[23].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[24].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[25].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[26].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[27].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[28].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[29].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[30].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[31].asm_S2QED_SAME_REG_N_STATE:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
0.N: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[1].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[2].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[3].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[4].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[5].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[6].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[7].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[8].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[9].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[10].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[11].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[12].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[13].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[14].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[15].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[16].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[17].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[18].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[19].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[20].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[21].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[22].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[23].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[24].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[25].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[26].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[27].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[28].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[29].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[30].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.N: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[31].asm_S2QED_SAME_REG_N_STATE:precondition1" was covered in 1 cycles in 0.02 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.Hp: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
0.Ht: A trace with 4 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s.
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[1].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[2].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[3].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[4].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[5].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[6].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[7].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[8].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[9].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[10].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[11].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[12].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[13].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[14].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[15].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[16].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[17].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[18].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[19].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[20].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[21].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[22].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[23].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[24].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[25].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[26].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[27].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[28].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[29].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[30].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
INFO (IPF047): 0.Ht: The cover property "mriscvcore_top_s2qed.S2QED_BIND.[31].ast_S2QED_SAME_REG_N_STATE:precondition1" was covered in 4 cycles in 0.05 s by the incidental trace "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
0.Ht: Trace Attempt  5	[0.03 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  4	[0.22 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE" was proven in 0.36 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[1].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[1].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  4	[0.21 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[1].ast_S2QED_SAME_REG_N_STATE" was proven in 0.28 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[2].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  4	[0.22 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[2].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[2].ast_S2QED_SAME_REG_N_STATE" was proven in 0.17 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[3].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[3].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
ProofGrid usable level: 29
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  4	[0.24 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[3].ast_S2QED_SAME_REG_N_STATE" was proven in 0.27 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[4].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[4].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  4	[0.26 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[4].ast_S2QED_SAME_REG_N_STATE" was proven in 0.28 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[5].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[5].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.26 s]
0.N: Trace Attempt  4	[0.26 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[5].ast_S2QED_SAME_REG_N_STATE" was proven in 0.34 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[6].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[6].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
ProofGrid usable level: 26
0.N: Trace Attempt  3	[0.28 s]
0.N: Trace Attempt  4	[0.28 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[6].ast_S2QED_SAME_REG_N_STATE" was proven in 0.30 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[7].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[7].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.25 s]
0.N: Trace Attempt  4	[0.25 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[7].ast_S2QED_SAME_REG_N_STATE" was proven in 0.39 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[8].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[8].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.27 s]
0.N: Trace Attempt  4	[0.27 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.33 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[8].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[9].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[9].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  4	[0.23 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[9].ast_S2QED_SAME_REG_N_STATE" was proven in 0.30 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[10].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
ProofGrid usable level: 22
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[10].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  4	[0.21 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[10].ast_S2QED_SAME_REG_N_STATE" was proven in 0.23 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[11].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[11].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  4	[0.20 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[11].ast_S2QED_SAME_REG_N_STATE" was proven in 0.25 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[12].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[12].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  4	[0.20 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[12].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[13].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[13].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.21 s]
0.N: Trace Attempt  4	[0.22 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.26 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[13].ast_S2QED_SAME_REG_N_STATE" was proven in 0.26 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[14].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[14].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
ProofGrid usable level: 18
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  5	[0.05 s]
0.Ht: Trace Attempt 6,959	[4.04 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  4	[0.24 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[14].ast_S2QED_SAME_REG_N_STATE" was proven in 0.30 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[15].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[15].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  3	[0.04 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.04 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  4	[0.24 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[15].ast_S2QED_SAME_REG_N_STATE" was proven in 0.29 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[16].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[16].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  4	[0.22 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[16].ast_S2QED_SAME_REG_N_STATE" was proven in 0.29 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[17].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[17].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  4	[0.04 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.06 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  5	[0.08 s]
0.B: Trace Attempt  4	[0.05 s]
0.B: Trace Attempt  5	[0.08 s]
ProofGrid usable level: 15
0.N: Trace Attempt  3	[0.31 s]
0.N: Trace Attempt  4	[0.31 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.39 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[17].ast_S2QED_SAME_REG_N_STATE" was proven in 0.39 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[18].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[18].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  4	[0.24 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.31 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[18].ast_S2QED_SAME_REG_N_STATE" was proven in 0.31 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[19].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[19].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.05 s]
0.B: Trace Attempt  5	[0.07 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  4	[0.25 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.30 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[19].ast_S2QED_SAME_REG_N_STATE" was proven in 0.30 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[20].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[20].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
ProofGrid usable level: 12
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  4	[0.23 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[20].ast_S2QED_SAME_REG_N_STATE" was proven in 0.28 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[21].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[21].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.04 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.06 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  4	[0.23 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.28 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[21].ast_S2QED_SAME_REG_N_STATE" was proven in 0.28 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[22].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[22].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.24 s]
0.N: Trace Attempt  4	[0.24 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.32 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[22].ast_S2QED_SAME_REG_N_STATE" was proven in 0.32 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[23].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[23].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  2	[0.02 s]
0.N: Trace Attempt  4	[0.05 s]
0.B: Trace Attempt  3	[0.03 s]
0.N: Trace Attempt  3	[0.06 s]
0.B: Trace Attempt  4	[0.05 s]
0.N: Trace Attempt  5	[0.07 s]
0.B: Trace Attempt  5	[0.07 s]
0.N: Trace Attempt  3	[0.23 s]
0.N: Trace Attempt  4	[0.23 s]
ProofGrid usable level: 9
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.29 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[23].ast_S2QED_SAME_REG_N_STATE" was proven in 0.29 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[24].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[24].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.18 s]
0.N: Trace Attempt  4	[0.18 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[24].ast_S2QED_SAME_REG_N_STATE" was proven in 0.23 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[25].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[25].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.22 s]
0.N: Trace Attempt  4	[0.22 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.27 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[25].ast_S2QED_SAME_REG_N_STATE" was proven in 0.27 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[26].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[26].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  4	[0.19 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[26].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[27].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[27].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  4	[0.19 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[27].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[28].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
ProofGrid usable level: 4
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[28].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.03 s]
0.Ht: Trace Attempt 14,336	[8.04 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  4	[0.19 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[28].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[29].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[29].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  5	[0.05 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  4	[0.20 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[29].ast_S2QED_SAME_REG_N_STATE" was proven in 0.25 s.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[30].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[30].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  3	[0.01 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  4	[0.02 s]
0.B: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  4	[0.03 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  5	[0.04 s]
0.N: Trace Attempt  3	[0.19 s]
0.N: Trace Attempt  4	[0.19 s]
0.N: Validation of fixpoint with 128 clauses was successful. Time = 0.00
0.N: A proof was found: No trace exists. [0.24 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[30].ast_S2QED_SAME_REG_N_STATE" was proven in 0.24 s.
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[31].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  3	[0.02 s]
0.N: Trace Attempt  4	[0.03 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "mriscvcore_top_s2qed.S2QED_BIND.[31].ast_S2QED_SAME_REG_N_STATE"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  3	[0.03 s]
0.B: Trace Attempt  2	[0.01 s]
0.N: Trace Attempt  5	[0.04 s]
0.B: Trace Attempt  3	[0.02 s]
0.B: Trace Attempt  4	[0.03 s]
0.B: Trace Attempt  5	[0.05 s]
0.N: Trace Attempt  3	[0.20 s]
0.N: Trace Attempt  5	[0.20 s]
ProofGrid usable level: 1
0.N: Trace Attempt  3	[0.34 s]
0.N: Trace Attempt  5	[0.35 s]
0.N: Validation of fixpoint with 145 clauses was successful. Time = 0.00
0.N: Trace Attempt  9	[0.47 s]
0.N: A proof was found: No trace exists. [0.60 s]
INFO (IPF057): 0.N: The property "mriscvcore_top_s2qed.S2QED_BIND.[31].ast_S2QED_SAME_REG_N_STATE" was proven in 0.60 s.
0.N: All properties determined. [9.33 s]
Initiating shutdown of proof (@ 9.33 s)
0.Ht: Interrupted (multi)
0.Ht: Trace Attempt 18,243	[9.33 s]
0.Ht: Interrupted. [8.90 s]
0.Hp: Interrupted (multi)
0.Hp: Interrupted. [9.32 s]
0.N: Exited with Success (@ 9.33 s)
0.Hp: Exited with Success (@ 9.33 s)
0.B: Trace Attempt 26	[0.55 s]
0.B: Interrupted. [9.35 s]
0.Ht: Exited with Success (@ 9.35 s)
0.B: Exited with Success (@ 9.35 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 96
	      assertions      : 32
	       - proven       : 32 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 64
	       - unreachable  : 0 (0%)
	       - covered      : 64 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -property {<embedded>::mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1} -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mriscvcore_top_s2qed.S2QED_BIND.[0].asm_S2QED_SAME_REG_N_STATE:precondition1".
covered
[<embedded>] % visualize -property {<embedded>::mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1} -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::mriscvcore_top_s2qed.S2QED_BIND.[0].ast_S2QED_SAME_REG_N_STATE:precondition1".
covered
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

Using multistage preprocessing
Starting reduce
Finished reduce in 0.109s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 27403@wario(local) jg_3272_wario_21
0.N: Proofgrid shell started at 27416@wario(local) jg_3272_wario_21
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 27393@wario(local) jg_3272_wario_21
0.B: Proofgrid shell started at 27428@wario(local) jg_3272_wario_21
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.097s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 1956@wario(local) jg_3272_wario_22
0.N: Proofgrid shell started at 1965@wario(local) jg_3272_wario_22
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 1947@wario(local) jg_3272_wario_22
0.B: Proofgrid shell started at 1975@wario(local) jg_3272_wario_22
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.113s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 2643@wario(local) jg_3272_wario_23
0.N: Proofgrid shell started at 2655@wario(local) jg_3272_wario_23
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 2629@wario(local) jg_3272_wario_23
0.B: Proofgrid shell started at 2665@wario(local) jg_3272_wario_23
0.B: Cluster is entering permanent allocation mode.
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.02 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.097s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 2787@wario(local) jg_3272_wario_24
0.N: Proofgrid shell started at 2799@wario(local) jg_3272_wario_24
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 2777@wario(local) jg_3272_wario_24
0.B: Proofgrid shell started at 2809@wario(local) jg_3272_wario_24
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.02 s]
0.Ht: Exited with Success (@ 0.02 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.096s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 3062@wario(local) jg_3272_wario_25
0.N: Proofgrid shell started at 3075@wario(local) jg_3272_wario_25
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 3051@wario(local) jg_3272_wario_25
0.B: Proofgrid shell started at 3087@wario(local) jg_3272_wario_25
0.B: Cluster is entering permanent allocation mode.
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.106s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 3226@wario(local) jg_3272_wario_26
0.N: Proofgrid shell started at 3238@wario(local) jg_3272_wario_26
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 3211@wario(local) jg_3272_wario_26
0.B: Proofgrid shell started at 3247@wario(local) jg_3272_wario_26
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Exited with Success (@ 0.01 s)
0.Hp: Exited with Success (@ 0.01 s)
0.Ht: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.093s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 3403@wario(local) jg_3272_wario_27
0.N: Proofgrid shell started at 3412@wario(local) jg_3272_wario_27
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 3394@wario(local) jg_3272_wario_27
0.B: Proofgrid shell started at 3421@wario(local) jg_3272_wario_27
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: A trace with 2 cycles was found. [0.00 s]
0.N: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.B: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.B: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.02 s]
0.Hp: Exited with Success (@ 0.03 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

Using multistage preprocessing
Starting reduce
Finished reduce in 0.112s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 4245@wario(local) jg_3272_wario_28
0.N: Proofgrid shell started at 4254@wario(local) jg_3272_wario_28
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 4236@wario(local) jg_3272_wario_28
0.B: Proofgrid shell started at 4264@wario(local) jg_3272_wario_28
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.N: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

Using multistage preprocessing
Starting reduce
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

Finished reduce in 0.114s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
ERROR (EVS097): This command is not allowed while a background Visualize is in progress.
    Use "visualize -stop" to cancel the current proof process.

0.Ht: Proofgrid shell started at 6351@wario(local) jg_3272_wario_29
0.N: Proofgrid shell started at 6364@wario(local) jg_3272_wario_29
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 6341@wario(local) jg_3272_wario_29
0.B: Proofgrid shell started at 6376@wario(local) jg_3272_wario_29
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Hp: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Hp: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.02 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 1] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.097s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 6425@wario(local) jg_3272_wario_30
0.N: Proofgrid shell started at 6434@wario(local) jg_3272_wario_30
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 6415@wario(local) jg_3272_wario_30
0.B: Proofgrid shell started at 6443@wario(local) jg_3272_wario_30
0.B: Cluster is entering permanent allocation mode.
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: A trace with 2 cycles was found. [0.00 s]
0.B: All properties determined. [0.01 s]
Initiating shutdown of proof (@ 0.01 s)
0.N: All properties determined. [0.01 s]
0.B: Exited with Success (@ 0.01 s)
0.N: Exited with Success (@ 0.01 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.01 s]
0.Ht: Exited with Success (@ 0.01 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
All pending notifications were processed.
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:1] + 20] -window visualize:1; visualize -freeze [visualize -get_length -window visualize:1] -window visualize:1; visualize -replot -bg -window visualize:1
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IVS008): Expanding analysis region to enable visualization of "1".
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.097s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
0.Ht: Proofgrid shell started at 6695@wario(local) jg_3272_wario_31
0.N: Proofgrid shell started at 6704@wario(local) jg_3272_wario_31
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 6686@wario(local) jg_3272_wario_31
0.B: Proofgrid shell started at 6713@wario(local) jg_3272_wario_31
0.B: Cluster is entering permanent allocation mode.
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  3	[0.00 s]
0.B: Trace Attempt  4	[0.00 s]
0.B: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.00 s]
0.N: Trace Attempt  5	[0.00 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt  1	[0.02 s]
0.Ht: Trace Attempt  2	[0.02 s]
0.Ht: Trace Attempt  3	[0.02 s]
0.Ht: Trace Attempt  4	[0.02 s]
0.Ht: Trace Attempt  5	[0.02 s]
0.N: Trace Attempt  3	[0.01 s]
0.N: Trace Attempt  5	[0.01 s]
0.Ht: Trace Attempt 21	[0.02 s]
0.Ht: A trace with 21 cycles was found. [0.02 s]
0.N: Trace Attempt 14	[0.02 s]
0.N: All properties determined. [0.02 s]
Initiating shutdown of proof (@ 0.02 s)
0.Hp: Interrupted (multi)
0.Ht: All properties determined. [0.02 s]
0.Hp: All properties determined. [0.03 s]
0.Ht: Exited with Success (@ 0.02 s)
0.N: Exited with Success (@ 0.02 s)
0.Hp: Exited with Success (@ 0.03 s)
0.B: Trace Attempt 21	[0.00 s]
0.B: All properties determined. [0.03 s]
0.B: Exited with Success (@ 0.05 s)
All pending notifications were processed.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
