{"tags": ["FPGA", "Verilog", "Chisel", "Scala", "HDL"], "context": "\u300c8\u30d3\u30c3\u30c8\u540c\u58eb\u3092\u8db3\u3057\u30669\u30d3\u30c3\u30c8\u306b\u4ee3\u5165\u3059\u308b\u300d\u3092\u6df1\u304f\u8003\u3048\u305a\u306b\u66f8\u3044\u305f\u5834\u5408\u306e\u6319\u52d5\u306e\u9055\u3044\u306b\u3064\u3044\u3066\u3002\n\nVerilog\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\n\nassign c = a + b;\n\na = 8'b1111_1111 , b = 8'b0000_0001\u306e\u3068\u304d\u3001c = 9'b1_0000_0000\u306b\u306a\u308a\u307e\u3059\u3002\n\nChisel\nval a = UInt(width = 8)\nval b = UInt(width = 8)\nval c = UInt(width = 9)\nc := a + b\n\na = 8'b1111_1111 , b = 8'b0000_0001\u306e\u3068\u304d\u3001c = 9'b0_0000_0000\u306b\u306a\u308a\u307e\u3059\u3002\n\n\u306a\u3093\u3067?\nVerilog\u3082Chisel\u3082\u3001M\u30d3\u30c3\u30c8 + N\u30d3\u30c3\u30c8\u306e\u7d50\u679c\u306f Max(M,N)\u30d3\u30c3\u30c8\u306a\u306e\u3067\u3059\u304c\u3001\nVerilog\u306e\u5834\u5408\u3001\u4ee3\u5165\u306e\u5834\u5408\u306f\u4f8b\u5916\u3068\u3057\u3066\u3001\u5de6\u8fba\u306e\u30d3\u30c3\u30c8\u6570\u306b\u5408\u308f\u305b\u307e\u3059\u3002\nChisel\u306f\u305d\u3093\u306a\u3053\u3068\u3057\u307e\u305b\u3093\u3002\n\u30b3\u30fc\u30c9\u3067\u793a\u3059\u3068\u3001\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\n\n// assign c = a + b \u3068\u540c\u3058\nassign c = {1'b0, a} + {1'b0, b};\n\nverilog\u306f\u3001\u30bc\u30ed\u62e1\u5f35\u3057\u3066\u304b\u3089\u8db3\u3057\u307e\u3059\u3002\n\u4e00\u65b9\u4e0a\u8a18Chisel\u30b3\u30fc\u30c9\u306eVerilog\u51fa\u529b\u306f\u3001\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\nwire[7:0] T0;\n\nassign T0 = a + b;\nassign c = {1'h0, T0};\n\n\u306e\u3088\u3046\u306b\u306a\u308a\u307e\u3059\u3002(\u30a4\u30e1\u30fc\u30b8)\n\u8db3\u3057\u3066\u304b\u3089\u3001\u30bc\u30ed\u62e1\u5f35\u3057\u307e\u3059\u3002\nverilog\u3067\u3044\u3046\u3068\u3053\u308d\u306e\u3001assign c = a + b;\u306f\u3001Chisel\u3067\u306f\nval a = UInt(width = 8)\nval b = UInt(width = 8)\nval c = UInt(width = 9)\nc := Cat(UInt(0), a) + Cat(UInt(0), b)\n\n\u306b\u306a\u308a\u307e\u3059\u3002\n\u300c8\u30d3\u30c3\u30c8\u540c\u58eb\u3092\u8db3\u3057\u30669\u30d3\u30c3\u30c8\u306b\u4ee3\u5165\u3059\u308b\u300d\u3092\u6df1\u304f\u8003\u3048\u305a\u306b\u66f8\u3044\u305f\u5834\u5408\u306e\u6319\u52d5\u306e\u9055\u3044\u306b\u3064\u3044\u3066\u3002\n\n\n#Verilog\n\n```verilog\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\n\nassign c = a + b;\n```\n\n`a = 8'b1111_1111` , `b = 8'b0000_0001`\u306e\u3068\u304d\u3001`c = 9'b1_0000_0000`\u306b\u306a\u308a\u307e\u3059\u3002\n\n#Chisel\n\n```scala\nval a = UInt(width = 8)\nval b = UInt(width = 8)\nval c = UInt(width = 9)\nc := a + b\n```\n\n`a = 8'b1111_1111` , `b = 8'b0000_0001`\u306e\u3068\u304d\u3001`c = 9'b0_0000_0000`\u306b\u306a\u308a\u307e\u3059\u3002\n\n#\u306a\u3093\u3067?\n\nVerilog\u3082Chisel\u3082\u3001M\u30d3\u30c3\u30c8 + N\u30d3\u30c3\u30c8\u306e\u7d50\u679c\u306f Max(M,N)\u30d3\u30c3\u30c8\u306a\u306e\u3067\u3059\u304c\u3001\nVerilog\u306e\u5834\u5408\u3001\u4ee3\u5165\u306e\u5834\u5408\u306f\u4f8b\u5916\u3068\u3057\u3066\u3001\u5de6\u8fba\u306e\u30d3\u30c3\u30c8\u6570\u306b\u5408\u308f\u305b\u307e\u3059\u3002\nChisel\u306f\u305d\u3093\u306a\u3053\u3068\u3057\u307e\u305b\u3093\u3002\n\n\u30b3\u30fc\u30c9\u3067\u793a\u3059\u3068\u3001\n\n```verilog\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\n\n// assign c = a + b \u3068\u540c\u3058\nassign c = {1'b0, a} + {1'b0, b};\n```\nverilog\u306f\u3001\u30bc\u30ed\u62e1\u5f35\u3057\u3066\u304b\u3089\u8db3\u3057\u307e\u3059\u3002\n\n\n\u4e00\u65b9\u4e0a\u8a18Chisel\u30b3\u30fc\u30c9\u306eVerilog\u51fa\u529b\u306f\u3001\n\n```verilog\nwire[7:0] a;\nwire[7:0] b;\nwire[8:0] c;\nwire[7:0] T0;\n\nassign T0 = a + b;\nassign c = {1'h0, T0};\n```\n\n\u306e\u3088\u3046\u306b\u306a\u308a\u307e\u3059\u3002(\u30a4\u30e1\u30fc\u30b8)\n\u8db3\u3057\u3066\u304b\u3089\u3001\u30bc\u30ed\u62e1\u5f35\u3057\u307e\u3059\u3002\n\nverilog\u3067\u3044\u3046\u3068\u3053\u308d\u306e\u3001`assign c = a + b;`\u306f\u3001Chisel\u3067\u306f\n\n```scala\nval a = UInt(width = 8)\nval b = UInt(width = 8)\nval c = UInt(width = 9)\nc := Cat(UInt(0), a) + Cat(UInt(0), b)\n```\n\u306b\u306a\u308a\u307e\u3059\u3002\n"}