# system info Computer_System_tb on 2024.12.07.12:55:41
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1733572522
#
#
# Files generated for Computer_System_tb on 2024.12.07.12:55:41
files:
filepath,kind,attributes,module,is_top
Computer_System/testbench/Computer_System_tb/simulation/Computer_System_tb.v,VERILOG,,Computer_System_tb,true
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System.v,VERILOG,,Computer_System,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0006,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0006.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_HEX3_HEX0.v,VERILOG,,Computer_System_HEX3_HEX0,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_HEX5_HEX4.v,VERILOG,,Computer_System_HEX5_HEX4,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Interval_Timer.v,VERILOG,,Computer_System_Interval_Timer,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_UART.v,VERILOG,,Computer_System_JTAG_UART,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v,VERILOG,,Computer_System_JTAG_to_FPGA_Bridge,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_LEDs.v,VERILOG,,Computer_System_LEDs,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Nios2.v,VERILOG,,Computer_System_Nios2,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_wrapper.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_qsys.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_hw_qsys.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Onchip_SRAM.hex,HEX,,Computer_System_Onchip_SRAM,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Onchip_SRAM.v,VERILOG,,Computer_System_Onchip_SRAM,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Pushbuttons.v,VERILOG,,Computer_System_Pushbuttons,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM.v,VERILOG,,Computer_System_SDRAM,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM_test_component.v,VERILOG,,Computer_System_SDRAM,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Slider_Switches.v,VERILOG,,Computer_System_Slider_Switches,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SysID.v,VERILOG,,Computer_System_SysID,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Video_PLL.v,VERILOG,,Computer_System_Video_PLL,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System_tb.Computer_System_inst,Computer_System
Computer_System_tb.Computer_System_inst.HEX3_HEX0,Computer_System_HEX3_HEX0
Computer_System_tb.Computer_System_inst.HEX5_HEX4,Computer_System_HEX5_HEX4
Computer_System_tb.Computer_System_inst.Interval_Timer,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.Interval_Timer_2,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.JTAG_UART,Computer_System_JTAG_UART
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.fifo,altera_avalon_sc_fifo
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.transacto,altera_avalon_packets_to_master
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.rst_controller,altera_reset_controller
Computer_System_tb.Computer_System_inst.LEDs,Computer_System_LEDs
Computer_System_tb.Computer_System_inst.Nios2,Computer_System_Nios2
Computer_System_tb.Computer_System_inst.Nios2.cpu,Computer_System_Nios2_cpu
Computer_System_tb.Computer_System_inst.Nios2_Floating_Point,fpoint_wrapper
Computer_System_tb.Computer_System_inst.Onchip_SRAM,Computer_System_Onchip_SRAM
Computer_System_tb.Computer_System_inst.Pushbuttons,Computer_System_Pushbuttons
Computer_System_tb.Computer_System_inst.SDRAM,Computer_System_SDRAM
Computer_System_tb.Computer_System_inst.Slider_Switches,Computer_System_Slider_Switches
Computer_System_tb.Computer_System_inst.SysID,Computer_System_SysID
Computer_System_tb.Computer_System_inst.System_PLL,Computer_System_System_PLL
Computer_System_tb.Computer_System_inst.System_PLL.sys_pll,altera_up_altpll
Computer_System_tb.Computer_System_inst.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System_tb.Computer_System_inst.Video_PLL,Computer_System_Video_PLL
Computer_System_tb.Computer_System_inst.Video_PLL.video_pll,altera_up_altpll
Computer_System_tb.Computer_System_inst.Video_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System_tb.Computer_System_inst.avalon_telemetre_0,Computer_System_avalon_telemetre_0
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_translator,altera_customins_master_translator
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System_tb.Computer_System_inst.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System_tb.Computer_System_inst.irq_mapper,Computer_System_irq_mapper
Computer_System_tb.Computer_System_inst.rst_controller,altera_reset_controller
Computer_System_tb.Computer_System_inst.rst_controller_001,altera_reset_controller
Computer_System_tb.Computer_System_inst_avalon_telemetre_0_telemetre_bfm,altera_conduit_bfm
Computer_System_tb.Computer_System_inst_hex3_hex0_bfm,altera_conduit_bfm_0002
Computer_System_tb.Computer_System_inst_hex5_hex4_bfm,altera_conduit_bfm_0003
Computer_System_tb.Computer_System_inst_leds_bfm,altera_conduit_bfm_0004
Computer_System_tb.Computer_System_inst_pushbuttons_bfm,altera_conduit_bfm_0005
Computer_System_tb.Computer_System_inst_slider_switches_bfm,altera_conduit_bfm_0006
Computer_System_tb.Computer_System_inst_system_pll_ref_clk_bfm,altera_avalon_clock_source
Computer_System_tb.Computer_System_inst_video_pll_ref_clk_bfm,altera_avalon_clock_source
Computer_System_tb.SDRAM_my_partner_clk_bfm,altera_avalon_clock_source
Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm,altera_avalon_reset_source
Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm,altera_avalon_reset_source
Computer_System_tb.SDRAM_my_partner,altera_sdram_partner_module
