package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for resize kernel
var resize_code cu.Function

// Stores the arguments for resize kernel invocation
type resize_args_t struct {
	arg_dst    unsafe.Pointer
	arg_Dx     int
	arg_Dy     int
	arg_Dz     int
	arg_src    unsafe.Pointer
	arg_Sx     int
	arg_Sy     int
	arg_Sz     int
	arg_layer  int
	arg_scalex int
	arg_scaley int
	argptr     [11]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for resize kernel invocation
var resize_args resize_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	resize_args.argptr[0] = unsafe.Pointer(&resize_args.arg_dst)
	resize_args.argptr[1] = unsafe.Pointer(&resize_args.arg_Dx)
	resize_args.argptr[2] = unsafe.Pointer(&resize_args.arg_Dy)
	resize_args.argptr[3] = unsafe.Pointer(&resize_args.arg_Dz)
	resize_args.argptr[4] = unsafe.Pointer(&resize_args.arg_src)
	resize_args.argptr[5] = unsafe.Pointer(&resize_args.arg_Sx)
	resize_args.argptr[6] = unsafe.Pointer(&resize_args.arg_Sy)
	resize_args.argptr[7] = unsafe.Pointer(&resize_args.arg_Sz)
	resize_args.argptr[8] = unsafe.Pointer(&resize_args.arg_layer)
	resize_args.argptr[9] = unsafe.Pointer(&resize_args.arg_scalex)
	resize_args.argptr[10] = unsafe.Pointer(&resize_args.arg_scaley)
}

// Wrapper for resize CUDA kernel, asynchronous.
func k_resize_async(dst unsafe.Pointer, Dx int, Dy int, Dz int, src unsafe.Pointer, Sx int, Sy int, Sz int, layer int, scalex int, scaley int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("resize")
	}

	resize_args.Lock()
	defer resize_args.Unlock()

	if resize_code == 0 {
		resize_code = fatbinLoad(resize_map, "resize")
	}

	resize_args.arg_dst = dst
	resize_args.arg_Dx = Dx
	resize_args.arg_Dy = Dy
	resize_args.arg_Dz = Dz
	resize_args.arg_src = src
	resize_args.arg_Sx = Sx
	resize_args.arg_Sy = Sy
	resize_args.arg_Sz = Sz
	resize_args.arg_layer = layer
	resize_args.arg_scalex = scalex
	resize_args.arg_scaley = scaley

	args := resize_args.argptr[:]
	cu.LaunchKernel(resize_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("resize")
	}
}

// maps compute capability on PTX code for resize kernel.
var resize_map = map[int]string{0: "",
	70: resize_ptx_70}

// resize PTX code for various compute capabilities.
const (
	resize_ptx_70 = `
.version 7.2
.target sm_70
.address_size 64

	// .globl	resize

.visible .entry resize(
	.param .u64 resize_param_0,
	.param .u32 resize_param_1,
	.param .u32 resize_param_2,
	.param .u32 resize_param_3,
	.param .u64 resize_param_4,
	.param .u32 resize_param_5,
	.param .u32 resize_param_6,
	.param .u32 resize_param_7,
	.param .u32 resize_param_8,
	.param .u32 resize_param_9,
	.param .u32 resize_param_10
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<78>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<16>;


	ld.param.u64 	%rd4, [resize_param_0];
	ld.param.u32 	%r20, [resize_param_1];
	ld.param.u32 	%r26, [resize_param_2];
	ld.param.u64 	%rd5, [resize_param_4];
	ld.param.u32 	%r21, [resize_param_5];
	ld.param.u32 	%r22, [resize_param_6];
	ld.param.u32 	%r23, [resize_param_8];
	ld.param.u32 	%r24, [resize_param_9];
	ld.param.u32 	%r25, [resize_param_10];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r29, %tid.x;
	mad.lo.s32 	%r1, %r28, %r27, %r29;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %ctaid.y;
	mov.u32 	%r32, %tid.y;
	mad.lo.s32 	%r2, %r31, %r30, %r32;
	setp.ge.s32 	%p1, %r1, %r20;
	setp.ge.s32 	%p2, %r2, %r26;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	LBB0_26;

	setp.lt.s32 	%p4, %r25, 1;
	mov.f32 	%f58, 0f00000000;
	mov.f32 	%f59, %f58;
	@%p4 bra 	LBB0_25;

	mul.lo.s32 	%r3, %r1, %r24;
	setp.lt.s32 	%p5, %r24, 1;
	mov.f32 	%f59, %f58;
	@%p5 bra 	LBB0_25;

	add.s32 	%r4, %r24, -1;
	and.b32  	%r5, %r24, 3;
	sub.s32 	%r6, %r24, %r5;
	mul.lo.s32 	%r7, %r23, %r22;
	mul.lo.s32 	%r8, %r2, %r25;
	mov.f32 	%f59, 0f00000000;
	mov.u32 	%r33, 0;
	setp.lt.u32 	%p6, %r4, 3;
	setp.eq.s32 	%p20, %r5, 0;
	setp.eq.s32 	%p24, %r5, 1;
	setp.eq.s32 	%p28, %r5, 2;
	mov.u32 	%r49, %r33;
	mov.f32 	%f58, %f59;

LBB0_4:
	add.s32 	%r10, %r49, %r8;
	add.s32 	%r35, %r10, %r7;
	mul.lo.s32 	%r11, %r35, %r21;
	mov.u32 	%r52, %r33;
	@%p6 bra 	LBB0_15;

	mov.u32 	%r52, 0;
	mov.u32 	%r51, %r6;

LBB0_6:
	add.s32 	%r14, %r52, %r3;
	setp.ge.s32 	%p7, %r14, %r21;
	setp.ge.s32 	%p8, %r10, %r22;
	or.pred  	%p9, %p8, %p7;
	@%p9 bra 	LBB0_8;

	add.s32 	%r37, %r14, %r11;
	mul.wide.s32 	%rd6, %r37, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.nc.f32 	%f46, [%rd7];
	add.f32 	%f58, %f58, %f46;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_8:
	add.s32 	%r38, %r14, 1;
	setp.ge.s32 	%p10, %r38, %r21;
	add.s32 	%r40, %r14, %r11;
	mul.wide.s32 	%rd8, %r40, 4;
	add.s64 	%rd2, %rd1, %rd8;
	or.pred  	%p12, %p8, %p10;
	@%p12 bra 	LBB0_10;

	ld.global.nc.f32 	%f47, [%rd2+4];
	add.f32 	%f58, %f58, %f47;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_10:
	add.s32 	%r41, %r14, 2;
	setp.ge.s32 	%p13, %r41, %r21;
	or.pred  	%p15, %p8, %p13;
	@%p15 bra 	LBB0_12;

	ld.global.nc.f32 	%f48, [%rd2+8];
	add.f32 	%f58, %f58, %f48;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_12:
	add.s32 	%r42, %r14, 3;
	setp.ge.s32 	%p16, %r42, %r21;
	or.pred  	%p18, %p8, %p16;
	@%p18 bra 	LBB0_14;

	ld.global.nc.f32 	%f49, [%rd2+12];
	add.f32 	%f58, %f58, %f49;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_14:
	add.s32 	%r52, %r52, 4;
	add.s32 	%r51, %r51, -4;
	setp.ne.s32 	%p19, %r51, 0;
	@%p19 bra 	LBB0_6;

LBB0_15:
	@%p20 bra 	LBB0_24;

	setp.ge.s32 	%p21, %r10, %r22;
	add.s32 	%r18, %r52, %r3;
	setp.ge.s32 	%p22, %r18, %r21;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	LBB0_18;

	add.s32 	%r43, %r18, %r11;
	mul.wide.s32 	%rd9, %r43, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.nc.f32 	%f50, [%rd10];
	add.f32 	%f58, %f58, %f50;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_18:
	@%p24 bra 	LBB0_24;

	add.s32 	%r44, %r18, 1;
	setp.ge.s32 	%p26, %r44, %r21;
	add.s32 	%r46, %r18, %r11;
	mul.wide.s32 	%rd11, %r46, 4;
	add.s64 	%rd12, %rd1, %rd11;
	add.s64 	%rd3, %rd12, 4;
	or.pred  	%p27, %p21, %p26;
	@%p27 bra 	LBB0_21;

	ld.global.nc.f32 	%f51, [%rd3];
	add.f32 	%f58, %f58, %f51;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_21:
	@%p28 bra 	LBB0_24;

	add.s32 	%r47, %r18, 2;
	setp.ge.s32 	%p30, %r47, %r21;
	or.pred  	%p31, %p21, %p30;
	@%p31 bra 	LBB0_24;

	ld.global.nc.f32 	%f52, [%rd3+4];
	add.f32 	%f58, %f58, %f52;
	add.f32 	%f59, %f59, 0f3F800000;

LBB0_24:
	add.s32 	%r49, %r49, 1;
	setp.lt.s32 	%p32, %r49, %r25;
	@%p32 bra 	LBB0_4;

LBB0_25:
	mad.lo.s32 	%r48, %r2, %r20, %r1;
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.s32 	%rd14, %r48, 4;
	add.s64 	%rd15, %rd13, %rd14;
	div.rn.f32 	%f53, %f58, %f59;
	st.global.f32 	[%rd15], %f53;

LBB0_26:
	ret;

}

`
)
