[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS5463IPFP production of TEXAS INSTRUMENTS from the text:ADS5463 1\nFEATURES\nAPPLICATIONS\nDESCRIPTION\nReference\nTimingCLK\nOVR D[11:0]CLK4\nDRYVREFVIN\nVINTH1\n5 5/c83\nDAC2 ADC2ADC3 /c83\nDAC1 ADC1\nDigital□Error□Correction+\n–+\n–\nB0061-03DRY OVRA1 TH2 A2 A3 TH3\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n12-Bit,\n500-/550-MSPS\nAnalog-to-Digital\nConverters\n•\nIndustrial\nTemperature\nRange:\n–\n40\n°\nC\nto\n85\n°\nC\n2\n3\n•\n12-Bit\nResolution\n•\nPin-Similar/Compatible\nto\n12-,\n13-,\nand\n14-Bit\nFamily:\nADS5440/ADS5444/ADS5474\n•\nOn-Chip\nAnalog\nBuffer\n•\nADS5463:\n500\nMSPS\n•\nADS5463\nSFDR:\n77dBc\nat\n300\nMHz\nf\nIN\n•\nTest\nand\nMeasurement\nInstrumentation\n•\nADS54RF63:\n550\nMSPS\n•\nSoftware-Defined\nRadio\n•\nADS54RF63\nSFDR:\n70dBc\nat\n900\nMHz\nf\nIN\n•\nData\nAcquisition\n•\n2.3-GHz\nInput\nBandwidth\n•\nPower\nAmplifier\nLinearization\n•\nLVDS-Compatible\nOutputs\n•\nCommunication\nInstrumentation\n•\nVery\nLow\nLatency:\n3.5\nClock\nCycles\n•\nRadar\n•\nHigh\nAnalog\nInput\nSwing\nwithout\nDamage,\n>\n10\nV\npp\nDifferential-AC\nSignal\n•\nTotal\nPower\nDissipation:\n2.2\nW\n•\n80-Pin\nTQFP\nPowerPAD\n™\nPackage\n(14-mm\n×\n14-mm\nfootprint)\nThe\nADS5463/ADS54RF63\nis\na\n12-bit,\n500-/550-MSPS\nanalog-to-digital\nconverter\n(ADC)\nthat\noperates\nfrom\nboth\na\n5-V\nsupply\nand\n3.3-V\nsupply,\nwhile\nproviding\nLVDS-compatible\ndigital\noutputs.\nThis\nADC\nis\none\nof\na\nfamily\nof\n12-,\n13-,\nand\n14-bit\nADCs\nthat\noperate\nfrom\n210\nMSPS\nto\n550\nMSPS.\nThe\nADS5463/ADS54RF63\ninput\nbuffer\nisolates\nthe\ninternal\nswitching\nof\nthe\nonboard\ntrack\nand\nhold\n(T\n&\nH)\nfrom\ndisturbing\nthe\nsignal\nsource\nwhile\nproviding\na\nhigh-impedance\ninput.\nThe\nADS54RF63\nprovides\nsuperior\nSFDR\ncompared\nto\nthe\nADS5463\nwhen\nthe\nanalog\ninput\nfrequency\nexceeds\n~350\nMHz\nor\nif\noperation\nup\nto\n550\nMSPS\nis\nrequired.\nThe\nADS5463/ADS54RF63\nis\navailable\nin\na\nTQFP-80\nPowerPAD\n™\npackage.\nThe\nADS5463/ADS54RF63\nis\nbuilt\non\nthe\nTexas\nInstrument\ncomplementary\nbipolar\nprocess\n(BiCom3)\nand\nspecified\nover\nthe\nfull\nindustrial\ntemperature\nrange\n(\n–\n40\n°\nC\nto\n85\n°\nC).\n1\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\n2\nPowerPAD\nis\na\ntrademark\nof\nTexas\nInstruments.\n3\nAll\nother\ntrademarks\nare\nthe\nproperty\nof\ntheir\nrespective\nowners.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nABSOLUTE\nMAXIMUM\nRATINGS\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nThis\nintegrated\ncircuit\ncan\nbe\ndamaged\nby\nESD.\nTexas\nInstruments\nrecommends\nthat\nall\nintegrated\ncircuits\nbe\nhandled\nwith\nappropriate\nprecautions.\nFailure\nto\nobserve\nproper\nhandling\nand\ninstallation\nprocedures\ncan\ncause\ndamage.\nESD\ndamage\ncan\nrange\nfrom\nsubtle\nperformance\ndegradation\nto\ncomplete\ndevice\nfailure.\nPrecision\nintegrated\ncircuits\nmay\nbe\nmore\nsusceptible\nto\ndamage\nbecause\nsmall\nparametric\nchanges\ncould\ncause\nthe\ndevice\nnot\nto\nmeet\nits\npublished\nspecifications.\nPACKAGE/ORDERING\nINFORMATION\nSPECIFIED\nPACKAGE\nPACKAGE\nORDERING\nTRANSPORT\nMEDIA,\nPRODUCT\nPACKAGE-LEAD\nTEMPERATURE\nDESIGNATOR\n(1)\nMARKING\nNUMBER\nQUANTITY\nRANGE\nADS5463IPFP\nTray,\n96\nHTQFP-80\n(2)\nADS5463\nPFP\n–\n40\n°\nC\nto\n85\n°\nC\nADS5463I\nPowerPAD\nADS5463IPFPR\nTape\nand\nreel,\n1000\nADS54RF63IPFP\nTray,\n96\nHTQFP-80\n(2)\nADS54RF63\nPFP\n–\n40\n°\nC\nto\n85\n°\nC\nADS54RF63I\nPowerPAD\nADS54RF63IPFPR\nTape\nand\nreel,\n1000\n(1)\nFor\nthe\nmost\ncurrent\nproduct\nand\nordering\ninformation,\nsee\nthe\nPackage\nOption\nAddendum\nlocated\nat\nthe\nend\nof\nthis\ndata\nsheet.\n(2)\nThermal\npad\nsize:\n6.15\nmm\n×\n6.15\nmm\n(min),\n7.5\nmm\n×\n7.5\nmm\n(maximum),\nsee\nThermal\nPad\nAddendum\nlocated\nat\nthe\nend\nof\nthe\ndata\nsheet.\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\n(1)\nADS5463/ADS54RF63\nUNIT\nAVDD5\nto\nGND\n6\nSupply\nvoltage\nAVDD3\nto\nGND\n5\nV\nDVDD3\nto\nGND\n5\nAC\nSignal\n–\n0.3\nto\n(AVDD5\n+\n0.3)\nAIN,\nAIN\nto\nGND\n(2)\nVoltage\ndifference\nbetween\npin\nand\nground\nDC\nsignal,\nT\nJ\n=\n105\n°\nC\n0.4\nto\n4.4\nV\nDC\nsignal,\nT\nJ\n=\n125\n°\nC\n1.0\nto\n3.8\nAC\nSignal\n-5.2\nto\n5.2\nAIN\nto\nAIN\n(2)\nVoltage\ndifference\nbetween\nthese\npins\nDC\nSignal,\nT\nJ\n=\n105\n°\nC\n-4.0\nto\n4.0\nV\nDC\nsignal,\nT\nJ\n=\n125\n°\nC\n-2.8\nto\n2.8\nAC\nsignal\n–\n0.3\nto\n(AVDD5\n+\n0.3)\nCLK,\nCLK\nto\nGND\n(2)\nVoltage\ndifference\nbetween\npin\nand\nground\nDC\nsignal,\nT\nJ\n=\n105\n°\nC\n0.1\nto\n4.7\nDC\nsignal,\nT\nJ\n=\n125\n°\nC\n1.1\nto\n3.7\nV\nAC\nSignal\n-3.3\nto\n3.3\nCLK\nto\nCLK\n(2)\nVoltage\ndifference\nbetween\nthese\npins\nDC\nsignal,\nT\nJ\n=\n105\n°\nC\n-3.3\nto\n3.3\nV\nDC\nsignal,\nT\nJ\n=\n125\n°\nC\n-2.6\nto\n2.6\nData\noutput\nto\nLVDS\ndigital\noutputs\n–\n0.3\nto\n(DVDD3\n+\n0.3)\nV\nGND\n(2)\nOperating\ntemperature\nrange\n–\n40\nto\n85\n°\nC\nMaximum\njunction\ntemperature\n(max\nT\nJ\n)\n150\n°\nC\nStorage\ntemperature\nrange\n–\n65\nto\n150\n°\nC\nESD,\nhuman-body\nmodel\n(HBM)\n2\nkV\n(1)\nStresses\nabove\nthese\nratings\nmay\ncause\npermanent\ndamage.\nExposure\nto\nabsolute\nmaximum\nconditions\nfor\nextended\nperiods\nmay\ndegrade\ndevice\nreliability.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nspecified\nis\nnot\nimplied.\nKirkendall\nvoidings\nand\ncurrent\ndensity\ninformation\nfor\ncalculation\nof\nexpected\nlifetime\nis\navailable\nupon\nrequest.\n(2)\nValid\nwhen\nsupplies\nare\nwithin\nrecommended\noperating\nrange.\n2\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nTHERMAL\nCHARACTERISTICS\n(1)\nRECOMMENDED\nOPERATING\nCONDITIONS\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nPARAMETER\nTEST\nCONDITIONS\nTYP\nUNIT\nSoldered\nthermal\npad,\nno\nairflow\n23.7\nR\nθ\nJA\n(2)\nSoldered\nthermal\npad,\n150-LFM\nairflow\n17.8\n°\nC/W\nSoldered\nthermal\npad,\n250-LFM\nairflow\n16.4\nR\nθ\nJP\n(3)\nBottom\nof\npackage\n(thermal\npad)\n2.99\n°\nC/W\n(1)\nUsing\n36\nthermal\nvias\n(6\n×\n6\narray).\nSee\nPowerPAD\nPackage\nin\nthe\nApplication\nInformation\nsection.\n(2)\nR\nθ\nJA\nis\nthe\nthermal\nresistance\nfrom\nthe\njunction\nto\nambient.\n(3)\nR\nθ\nJP\nis\nthe\nthermal\nresistance\nfrom\nthe\njunction\nto\nthe\nthermal\npad.\nADS54RF63\nADS5463\nUNIT\nMIN\nNOM\nMAX\nMIN\nNOM\nMAX\nT\nA\nOpen\nfree-air\ntemperature\n–\n40\n85\n–\n40\n85\n°\nC\nSUPPLIES\nAVDD5\nAnalog\nsupply\nvoltage\n4.75\n5\n5.25\n4.75\n5\n5.25\nV\nAVDD3\nAnalog\nsupply\nvoltage\n3.0\n3.3\n3.6\n3.0\n3.3\n3.6\nV\nDVDD3\nOutput\ndriver\nsupply\nvoltage\n3.0\n3.3\n3.6\n3.0\n3.3\n3.6\nV\nANALOG\nINPUT\nDifferential\ninput\nrange\n2.2\n2.2\nV\npp\nVCM\nInput\ncommon\nmode\n2.4\n2.4\nV\nDIGITAL\nOUTPUT\n(DRY,\nDATA,\nOVR)\nMaximum\ndifferential\noutput\nload\n10\n10\npF\nCLOCK\nINPUT\n(CLK)\nCLK\ninput\nsample\nrate\n(sine\nwave)\n40\n550\n20\n500\nMSPS\nClock\namplitude,\ndifferential\nsine\nwave,\nsee\n0.5\n3.5\n0.5\n3.5\nV\npp\nFigure\n59\nClock\nduty\ncycle,\nsee\nFigure\n64\n40%\n50%\n60%\n40%\n50%\n60%\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n3\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nELECTRICAL\nCHARACTERISTICS\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nResolution\n12\n12\nBits\nANALOG\nINPUTS\nDifferential\ninput\n2.2\n2.2\nV\nPP\nCommon-mode\nVCM\nSelf-biased\n2.4\n2.4\nV\nvoltage\nInput\nresistance\nTo\nVCM\n500\n500\nΩ\nTo\nground\n(un-soldered\nInput\ncapacitance\n2.3\n2.3\npF\npackage)\nInput\nbandwidth\n(\n–\n3\ndB)\n2.3\n2.3\nGHz\nCommon-mode\nCMRR\nCommon\nmode\nsignal\n=\n10\nMHz\n90\n90\ndB\nrejection\nratio\nCLOCK\nINPUTS\nInput\nresistance\nTo\ninternal\ncommon-mode\n1000\n1000\nΩ\nTo\nground\n(un-soldered\nInput\ncapacitance\n1.5\n1.5\npF\npackage)\nCommon\nmode\nInternally\ngenerated\n2.4\n2.4\nV\nINTERNAL\nREFERENCE\nVOLTAGE\nV\nREF\nReference\nvoltage\n2.4\n2.4\nV\n4\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nELECTRICAL\nCHARACTERISTICS\n(continued)\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nDYNAMIC\nACCURACY\nNo\nmissing\ncodes\nSpecified\nSpecified\nDifferential\nDNL\nf\nIN\n=\n10\nMHz\n–\n0.95\n±\n0.5\n0.95\n–\n0.95\n±\n0.25\n0.95\nLSB\nlinearity\nerror\n500MSPS,\nf\nIN\n=\n10\nMHz\n–\n2.5\n±\n0.7\n2.5\n–\n2.5\n+0.8/\n–\n0.3\n2.5\nLSB\nIntegral\nlinearity\nINL\nerror\n550MSPS,\nf\nIN\n=\n10\nMHz\n–\n4.5\n±\n1.5\n4.5\nNA\nLSB\nOffset\nerror\n–\n11\n11\n–\n11\n11\nmV\nOffset\ntemperature\n0.0005\n0.0005\nmV/\n°\nC\ncoefficient\nGain\nerror\n–\n5\n5\n–\n5\n5\n%FS\nGain\ntemperature\n–\n0.02\n–\n0.02\n%FS/\n°\nC\ncoefficient\nPOWER\nSUPPLY\n5-V\nanalog\nsupply\nI\nAVDD5\n310\n340\n300\n330\nmA\ncurrent\n3.3-V\nanalog\nI\nAVDD3\n140\n155\n125\n138\nmA\nsupply\ncurrent\nV\nIN\n=\nfull\nscale,\nf\nIN\n=\n10\nMHz\n3.3-V\ndigital\nI\nDVDD3\nsupply\ncurrent\n82\n88\n82\n88\nmA\n(includes\nLVDS)\nTotal\npower\n2.25\n2.5\n2.18\n2.4\nW\ndissipation\nPower-up\ntime\n200\n200\nµ\ns\nWithout\n0.1-\nµ\nF\nboard\nsupply\nPower-supply\nPSRR\ncapacitors,\nwith\n100-kHz\nsupply\n85\n85\ndB\nrejection\nratio\nnoise\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n5\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nELECTRICAL\nCHARACTERISTICS\n(continued)\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nDYNAMIC\nAC\nCHARACTERISTICS\nMaximum\nclock\nCLK\n550\n500\nMHz\nfrequency\nRMS\nidle-channel\nnoise\nInputs\ntied\nto\ncommon-mode\n0.8\n0.7\nLSB\nSNR,\nSignal-to-Noise\nRatio\nf\nIN\n=\n10\nMHz\n64.7\n65.4\nf\nIN\n=\n70\nMHz\n64.6\n65.4\nf\nIN\n=\n100\nMHz\n64.6\n63.5\n65.3\nf\nIN\n=\n230\nMHz\n64.4\n65.1\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n62.5\n64.3\n63\n65\nf\nIN\n=\n450\nMHz\n64.1\n64.6\nSNR\ndBFS\nf\nIN\n=\n650\nMHz\n63.5\n63.9\nf\nIN\n=\n900\nMHz\n62.5\n62.6\nf\nIN\n=\n1.3\nGHz\n61\n59.3\nf\nIN\n=\n100\nMHz\n62.6\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n59\n61.9\nNA\nf\nIN\n=\n1.3\nGHz\n59.3\nNA\nSFDR,\nSpurious-Free\nDynamic\nRange\nf\nIN\n=\n10\nMHz\n85\n85\nf\nIN\n=\n70\nMHz\n83\n82\nf\nIN\n=\n100\nMHz\n84\n70\n82\nf\nIN\n=\n230\nMHz\n81\n78\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n64\n78\n64\n77\nf\nIN\n=\n450\nMHz\n80\n75\nSFDR\ndBc\nf\nIN\n=\n650\nMHz\n75\n65\nf\nIN\n=\n900\nMHz\n70\n56\nf\nIN\n=\n1.3\nGHz\n58\n45\nf\nIN\n=\n100\nMHz\n76\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n62\n75\nNA\nf\nIN\n=\n1.3\nGHz\n57\nNA\n6\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nELECTRICAL\nCHARACTERISTICS\n(continued)\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nHD2,\nSecond\nHarmonic\nf\nIN\n=\n10\nMHz\n87\n87\nf\nIN\n=\n70\nMHz\n87\n82\nf\nIN\n=\n100\nMHz\n85\n70\n80\nf\nIN\n=\n230\nMHz\n83\n81\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n64\n79\n64\n77\nf\nIN\n=\n450\nMHz\n81\n80\nHD2\ndBc\nf\nIN\n=\n650\nMHz\n75\n77\nf\nIN\n=\n900\nMHz\n70\n66\nf\nIN\n=\n1.3\nGHz\n58\n50\nf\nIN\n=\n100\nMHz\n84\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n62\n78\nNA\nf\nIN\n=\n1.3\nGHz\n63\nNA\nHD3,\nThird\nHarmonic\nf\nIN\n=\n10\nMHz\n90\n85\nf\nIN\n=\n70\nMHz\n92\n90\nf\nIN\n=\n100\nMHz\n89\n70\n87\nf\nIN\n=\n230\nMHz\n85\n90\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n64\n83\n64\n80\nf\nIN\n=\n450\nMHz\n90\n75\nHD3\ndBc\nf\nIN\n=\n650\nMHz\n76\n65\nf\nIN\n=\n900\nMHz\n78\n56\nf\nIN\n=\n1.3\nGHz\n58\n45\nf\nIN\n=\n100\nMHz\n76\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n62\n75\nNA\nf\nIN\n=\n1.3\nGHz\n57\nNA\nWorst\nHarmonic/Spur\n(other\nthan\nHD2\nand\nHD3)\nf\nIN\n=\n10\nMHz\n86\n86\nf\nIN\n=\n70\nMHz\n86\n86\nf\nIN\n=\n100\nMHz\n86\n86\nf\nIN\n=\n230\nMHz\n83\n77\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n82\n81\nWorst\nf\nIN\n=\n450\nMHz\n86\n86\nnon-\ndBc\nf\nIN\n=\n650\nMHz\n85\n85\nHD2/3\nf\nIN\n=\n900\nMHz\n82\n78\nf\nIN\n=\n1.3\nGHz\n78\n67\nf\nIN\n=\n100\nMHz\n82\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n81\nNA\nf\nIN\n=\n1.3\nGHz\n74\nNA\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n7\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nELECTRICAL\nCHARACTERISTICS\n(continued)\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nTHD,\nTotal\nHarmonic\nDistortion\nf\nIN\n=\n10\nMHz\n82\n80\nf\nIN\n=\n70\nMHz\n82\n79\nf\nIN\n=\n100\nMHz\n80\n77\nf\nIN\n=\n230\nMHz\n78\n75\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n76\n73\nf\nIN\n=\n450\nMHz\n77\n73\nTHD\ndBc\nf\nIN\n=\n650\nMHz\n69\n64\nf\nIN\n=\n900\nMHz\n64\n55\nf\nIN\n=\n1.3\nGHz\n56\n44\nf\nIN\n=\n100\nMHz\n74\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n72\nNA\nf\nIN\n=\n1.3\nGHz\n56\nNA\nSINAD,\nSignal-to-Noise\nand\nDistortion\nf\nIN\n=\n10\nMHz\n63.6\n64.2\nf\nIN\n=\n70\nMHz\n63.5\n64.2\nf\nIN\n=\n100\nMHz\n63.5\n62\n64.1\nf\nIN\n=\n230\nMHz\n63.2\n63.7\nf\nS\n=\n500MSPS\nf\nIN\n=\n300\nMHz\n60\n63.1\n63.5\nf\nIN\n=\n450\nMHz\n62.9\n63.1\nSINAD\ndBc\nf\nIN\n=\n650\nMHz\n61.5\n60.5\nf\nIN\n=\n900\nMHz\n59.6\n54.4\nf\nIN\n=\n1.3\nGHz\n54.4\n44.1\nf\nIN\n=\n100\nMHz\n61.3\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n450\nMHz\n57\n60.1\nNA\nf\nIN\n=\n1.3\nGHz\n54\nNA\nENOB,\nEffective\nNumber\nof\nBits\n(from\nSINAD\nin\ndBc)\n(1)\nf\nIN\n=\n100\nMHz\n10.3\n10\n10.4\nf\nIN\n=\n300\nMHz\n9.67\n10.2\n10.4\nf\nS\n=\n500MSPS\nf\nIN\n=\n900\nMHz\n9.6\n8.7\nENOB\nBits\nf\nIN\n=\n1.3\nGHz\n8.7\n7\nf\nIN\n=\n450\nMHz\n9.18\n9.7\nNA\nf\nS\n=\n550MSPS\nf\nIN\n=\n1.3\nGHz\n8.7\nNA\n(1)\nENOB\n=\n[SINAD(dBc)\n-\n1.76]\n/\n6.02\n8\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nN\nCLK\nD OVR[11:0],N□+□1\nN□+□5\ntCLKL\ntDRY\ntDATAtCLKHta\nD[11:0], OVRCLKN□+□2\nN□+□3N□+□4\nDRY\nDRY(1)\nN N□+□1 N – 1Sample\nN – 1\nT0158-01Latency = 3.5 Clock Cycles \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nELECTRICAL\nCHARACTERISTICS\n(continued)\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nADS5463\nsampling\nrate\n=\n500\nMSPS,\nADS54RF63\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\n–\n1-dBFS\ndifferential\ninput,\nand\n3-V\nPP\ndifferential\nclock,\nunless\notherwise\nnoted\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nTwo-Tone\nSFDR\nf\nIN1\n=\n65\nMHz,\nf\nIN2\n=\n70\nMHz,\n90\n90\neach\ntone\nat\n–\n7\ndBFS\nf\nIN1\n=\n65\nMHz,\nf\nIN2\n=\n70\nMHz,\n90\n89\neach\ntone\nat\n–\n16\ndBFS\nf\nS\n=\n500MSPS\nf\nIN1\n=\n350\nMHz,\nf\nIN2\n=\n355\nMHz,\n90\n82\neach\ntone\nat\n–\n7\ndBFS\n2-tone\ndBFS\nSFDR\nf\nIN1\n=\n350\nMHz,\nf\nIN2\n=\n355\nMHz,\n90\n89\neach\ntone\nat\n–\n16\ndBFS\nf\nIN1\n=\n397.5\nMHz,\nf\nIN2\n=\n402.5\nNA\n90\nMHz,\neach\ntone\nat\n–\n7\ndBFS\nf\nS\n=\n550MSPS\nf\nIN1\n=\n647.5\nMHz,\nf\nIN2\n=\n652.5\nNA\n84\nMHz,\neach\ntone\nat\n–\n7\ndBFS\nLVDS\nDIGITAL\nOUTPUTS\nDifferential\noutput\nV\nOD\n247\n350\n454\n247\n350\n454\nmV\nvoltage\n(\n±\n)\nCommon-mode\nV\nOC\n1.125\n1.375\n1.125\n1.375\nV\noutput\nvoltage\n(1)\nPolarity\nof\nDRY\nis\nundetermined.\nFor\nfurther\ninformation,\nsee\nthe\nDigital\nOutputs\nsection.\nFigure\n1.\nTiming\nDiagram\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n9\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nTIMING\nCHARACTERISTICS\n(1)\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nTypical\nvalues\nat\nT\nA\n=\n25\n°\nC,\nminimum\nand\nmaximum\nvalues\nover\nfull\ntemperature\nrange\nT\nMIN\n=\n–\n40\n°\nC\nto\nT\nMAX\n=\n85\n°\nC,\nsampling\nrate\n=\nmaximum\nrated,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock\n(unless\notherwise\nnoted)\nADS54RF63\nADS5463\nPARAMETER\nTEST\nCONDITIONS\nUNIT\nMIN\nTYP\nMAX\nMIN\nTYP\nMAX\nt\na\nAperture\ndelay\n200\n200\nps\nAperture\njitter,\nrms\n150\n150\nfs\nLatency\n3.5\n3.5\ncycles\nt\nCLK\nClock\nperiod\n1.8181\n50\n2\n50\nns\nt\nCLKH\nClock\npulse\nduration,\nhigh\n0.727\n0.8\nns\nAssumes\nmin\n40%\nduty\ncycle\nt\nCLKL\nClock\npulse\nduration,\nlow\n0.727\n0.8\nns\nt\nDRY\nCLK\nto\nDRY\ndelay\n(2)\nZero\ncrossing\n1350\n1750\n950\n1600\nps\nCLK\nto\nDATA/OVR\nt\nDATA\nZero\ncrossing\n1100\n2000\n750\n2100\nps\ndelay\n(2)\nt\nSKEW\nDATA\nto\nDRY\nskew\nt\nDATA\n–\nt\nDRY\n–\n250\n0\n250\n–\n350\n0\n650\nps\nt\nRISE\nDRY/DATA/OVR\nrise\ntime\n500\n500\nps\nt\nFALL\nDRY/DATA/OVR\nfall\ntime\n500\n500\nps\n(1)\nTiming\nparameters\nare\nspecified\nby\ndesign\nor\ncharacterization,\nbut\nnot\nproduction\ntested.\n<\n10pF\nload\non\neach\noutput\npin.\n(2)\nDRY,\nDATA,\nand\nOVR\nare\nupdated\non\nthe\nfalling\nedge\nof\nCLK.\nThe\nlatency\nmust\nbe\nadded\nto\nt\nDATA\nto\ndetermine\nthe\noverall\npropagation\ndelay.\n10\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nPIN\nCONFIGURATION\n22 23D3\nAVDD5D3\nAGNDD2\nAVDD5D2\nAGNDD1\nAVDD5D1\nAGNDD0\nAVDD5D0\nAGNDDGND\nRESERVEDDVDD3\nAGNDNC\nAVDD5NC\nAGNDNC\nRESERVEDNC\nAGNDNC\nAVDD3NC\nAGNDNC\nAVDD3NC\nAGNDOVR\nAVDD3OVR\nAGND60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n241\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20DVDD3DRY\nDGNDDRY\nAVDD5D11□(MSB)\nNCD11 (MSB)\nNCD10\nVREFD10\nAGNDD9\nAVDD5D9\nAGNDD8\nCLKD8\nCLKD7\nAGNDD7\nAVDD5D6\nAVDD5D6\nAGNDDVDD3\nAINDGND\nAIND5\nAGNDD5\nAVDD5D4\nAGNDD4\n25 26 27 28PFP PACKAGE\n(TOP VIEW)\n79 78 77 76 7580 74 72 71 70 73\n29 30 31 32 3369 68\n2167 66 65 64\n343536 37 38 39 4063 62 61\nP0027-02\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n11\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nTable\n1.\nPIN\nFUNCTIONS\nPIN\nDESCRIPTION\nNAME\nNO.\nAIN\n16\nDifferential\ninput\nsignal\n(positive)\nAIN\n17\nDifferential\ninput\nsignal\n(negative)\n3,\n8,\n13,\n14,\n19,\n21,\nAVDD5\nAnalog\npower\nsupply\n(5\nV)\n23,\n25,\n27,\n31\nAnalog\npower\nsupply\n(3.3\nV)\n(Suggestion\nfor\n≤\n250\nMSPS:\nleave\noption\nto\nconnect\nto\n5\nV\nfor\nAVDD3\n35,\n37,\n39\nADS5440/4\n13-bit\ncompatibility)\nDVDD3\n1,\n51,\n66\nOutput\ndriver\npower\nsupply\n(3.3\nV)\n7,\n9,\n12,\n15,\n18,\n20,\nAGND\n22,\n24,\n26,\n28,\n30,\nAnalog\nground\n32,\n34,\n36,\n38,\n40\n(Power\nPad)\n(81)\nPower\npad\nfor\nthermal\nrelief,\nalso\nanalog\nground\nDGND\n2,\n52,\n65\nDigital\nground\nCLK\n10\nDifferential\ninput\nclock\n(positive).\nConversion\nis\ninitiated\non\nrising\nedge.\nCLK\n11\nDifferential\ninput\nclock\n(negative)\n54,\n56,\n58,\n60,\n62,\nD0\n–\nD11\n64,\n68,\n70,\n72,\n74,\n76,\n78\nLVDS\ndigital\noutput\npairs\n(D0/\nD0\nis\nLSB\npair.\nD11/\nD11\nis\nMSB\npair.)\n53,\n55,\n57,\n59,\n61,\nD0\n–\nD11\n63,\n67,\n69,\n71,\n73,\n75,\n77\nDRY,\nDRY\n80,\n79\nData\nready\nLVDS\noutput\npair\nNo\nconnect\n(4\nand\n5\nshould\nbe\nleft\nfloating,\n43\n–\n50\nare\npossible\nfuture\nbit\nadditions\nfor\nthis\npinout\nNC\n4,\n5,\n43\n–\n50\nand\ntherefore\ncan\nbe\nconnected\nto\na\ndigital\nbus\nor\nleft\nfloating)\nOverrange\nindicator\nLVDS\noutput.\nA\nlogic\nhigh\nsignals\nan\nanalog\ninput\nin\nexcess\nof\nthe\nfull-scale\nOVR,\nOVR\n42,\n41\nrange.\nPin\n29\nis\nreserved\nfor\npossible\nfuture\nVcm\noutput\nfor\nthis\npinout,\nlike\nADS5474;\npin\n33\nis\nreserved\nfor\nRESERVED\n29,\n33\npossible\nfuture\npower-down\ncontrol\npin\nfor\nthis\npinout,\nlike\nADS5474.\nVREF\n6\nReference\nvoltage\ninput/output\n(2.4\nV\nnominal).\nConnect\n0.1-\nµ\nF\ncapacitor\nfrom\nVREF\nto\nAGND.\n12\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nTYPICAL\nCHARACTERISTICS\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG001SFDR = 82.4 dBc\nSINAD = 65.3 dBFS\nSNR = 65.4 dBFS\nTHD = 79 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG002SFDR = 80.6 dBc\nSINAD = 65.1 dBFS\nSNR = 65.3 dBFS\nTHD = 77.1 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG003SFDR = 77.5 dBc\nSINAD = 64.7 dBFS\nSNR = 65.2 dBFS\nTHD = 73.7 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG004SFDR = 77.1 dBc\nSINAD = 64.5 dBFS\nSNR = 65 dBFS\nTHD = 73.1 dBc\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n30-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n100-MHz\nINPUT\nSIGNAL\nFigure\n2.\nFigure\n3.\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n230-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n300-MHz\nINPUT\nSIGNAL\nFigure\n4.\nFigure\n5.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n13\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG005SFDR = 74.3 dBc\nSINAD = 64.3 dBFS\nSNR = 64.8 dBFS\nTHD = 73 dBc \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG006SFDR = 65.5 dBc\nSINAD = 61.8 dBFS\nSNR = 64 dBFS\nTHD = 64.9 dBc \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG007SFDR = 55.5 dBc\nSINAD = 55.3 dBFS\nSNR = 62.8 dBFS\nTHD = 55.1 dBc \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG008SFDR = 45.6 dBc\nSINAD = 45.1 dBFS\nSNR = 59.3 dBFS\nTHD = 44.3 dBc \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n450-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n650-MHz\nINPUT\nSIGNAL\nFigure\n6.\nFigure\n7.\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n900-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n1,300-MHz\nINPUT\nSIGNAL\nFigure\n8.\nFigure\n9.\n14\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG009fIN1 = 65.1 MHz, −7 dBFS\nfIN2 = 70.1 MHz, −7 dBFS\nIMD3 = 90.5 dBFS\nSFDR = 90.3 dBFS \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG010fIN1 = 65.1 MHz, −16 dBFS\nfIN2 = 70.1 MHz, −16 dBFS\nIMD3 = 96.1 dBFS\nSFDR = 88.8 dBFS \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG011fIN1 = 350 MHz, −7 dBFS\nfIN2 = 355 MHz, −7 dBFS\nIMD3 = 81.6 dBFS\nSFDR = 81.6 dBFS \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250Amplitude − dB\nG012fIN1 = 350 MHz, −16 dBFS\nfIN2 = 355 MHz, −16 dBFS\nIMD3 = 101.1 dBFS\nSFDR = 88.9 dBFS \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nTWO-TONE\nINTERMODULATION\nDISTORTION\nTWO-TONE\nINTERMODULATION\nDISTORTION\n(FFT\nFOR\n65.1\nMHz\nAND\n70.1\nMHz\nAT\n–\n7\ndBFS)\n(FFT\nFOR\n65.1\nMHz\nAND\n70.1\nMHz\nAT\n–\n16\ndBFS)\nFigure\n10.\nFigure\n11.\nTWO-TONE\nINTERMODULATION\nDISTORTION\nTWO-TONE\nINTERMODULATION\nDISTORTION\n(FFT\nFOR\n350\nMHz\nAND\n355\nMHz\nAT\n–\n7\ndBFS)\n(FFT\nFOR\n350\nMHz\nAND\n355\nMHz\nAT\n–\n16\ndBFS)\nFigure\n12.\nFigure\n13.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n15\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nCode−0.3−0.2−0.10.00.10.20.3\n50 550 1050 1550 2050 2550 3050 3550 4050fS = 500 MSPS\nfIN = 10 MHzDifferential Nonlinearity − LSB\nG014 \nCode−1.0−0.8−0.6−0.4−0.20.00.20.40.60.81.0\n50 550 1050 1550 2050 2550 3050 3550 4050fS = 500 MSPS\nfIN = 10 MHzINL − Integral Nonlinearity − LSB\nG015 \nInput Amplitude − dBFS−60−40−20020406080100120\n−120 −100 −80 −60 −40 −20 0fS = 500 MSPS\nfIN = 100.3 MHzAC Performance − dBSFDR (dBFS)\nSNR (dBFS)\nSNR (dBc)SFDR (dBc)\nG017 \nInput Amplitude − dBFS−60−40−20020406080100120\n−120 −100 −80 −60 −40 −20 0fS = 500 MSPS\nfIN = 301.1 MHzAC Performance − dBSFDR (dBFS)\nSNR (dBFS)\nSNR (dBc)SFDR (dBc)\nG018 \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nDIFFERENTIAL\nNONLINEARITY\nINTEGRAL\nNONLINEARITY\nFigure\n14.\nFigure\n15.\nAC\nPERFORMANCE\nAC\nPERFORMANCE\nvs\nvs\nINPUT\nAMPLITUDE\n(100-MHz\nINPUT\nSIGNAL)\nINPUT\nAMPLITUDE\n(300-MHz\nINPUT\nSIGNAL)\nFigure\n16.\nFigure\n17.\n16\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nAVDD − Supply V oltage − V556065707580\n4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5SFDR − Spurious-Free Dynamic Range − dBc\nG026fS = 500 MSPS\nfIN = 100 MHzTA = 40°C\nTA = 25°CTA = 0°C\nTA = 65°C\nTA = −40°C\nTA = 100°CTA = 85°C \nInput Amplitude − dBFS−20020406080100\n−80 −70 −60 −50 −40 −30 −20 −10 0fS = 500 MSPS\nfIN1 = 350 MHz\nfIN2 = 355 MHzAC Performance − dB\nG020Worst Spur (dBFS)\nSNR (dBFS)\nSNR (dBc)Worst Spur (dBc) \nAVDD − Supply V oltage − V63.063.564.064.565.065.566.066.567.0\n4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5SNR − Signal-to-Noise Ratio − dBFS\nG027TA = 40°CTA = 25°CTA = 0°C\nTA = 65°CTA = −40°C\nTA = 100°CTA = 85°CfS = 500 MSPS\nfIN = 100 MHz \nAVDD − Supply V oltage − V68707274767880\n2.7 2.9 3.1 3.3 3.5 3.7SFDR − Spurious-Free Dynamic Range − dBc\nG028fS = 500 MSPS\nfIN = 100 MHzTA = 40°CTA = 25°C\nTA = 0°C\nTA = 65°C\nTA = −40°CTA = 100°CTA = 85°C \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nAC\nPERFORMANCE\nvs\nSFDR\nINPUT\nAMPLITUDE\n(350-MHz\nAND\n355-MHz\nTWO-TONE\nvs\nINPUT\nSIGNAL)\nAVDD5\nACROSS\nTEMPERATURE\nFigure\n18.\nFigure\n19.\nSNR\nSFDR\nvs\nvs\nAVDD5\nACROSS\nTEMPERATURE\nAVDD3\nACROSS\nTEMPERATURE\nFigure\n20.\nFigure\n21.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n17\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nAVDD − Supply V oltage − V63.564.064.565.065.566.066.5\n2.7 2.9 3.1 3.3 3.5 3.7SNR − Signal-to-Noise Ratio − dBFS\nG029TA = 40°CTA = 25°CTA = 0°C\nTA = 65°CTA = −40°C\nTA = 100°CTA = 85°C\nfS = 500 MSPS\nfIN = 100 MHz \nDVDD − Supply V oltage − V68707274767880\n2.7 2.9 3.1 3.3 3.5 3.7SFDR − Spurious-Free Dynamic Range − dBc\nG030fS = 500 MSPS\nfIN = 100 MHzTA = 40°CTA = 25°C\nTA = 65°C\nTA = −40°C\nTA = 100°CTA = 85°CTA = 0°C \nDVDD − Supply V oltage − V63.564.064.565.065.566.066.5\n2.7 2.9 3.1 3.3 3.5 3.7SNR − Signal-to-Noise Ratio − dBFS\nG031TA = 40°CTA = 25°CTA = 0°C\nTA = 65°CTA = −40°C\nTA = 100°CTA = 85°CfS = 500 MSPS\nfIN = 100 MHz \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSNR\nSFDR\nvs\nvs\nAVDD3\nACROSS\nTEMPERATURE\nDVDD3\nACROSS\nTEMPERATURE\nFigure\n22.\nFigure\n23.\nSNR\nvs\nDVDD3\nACROSS\nTEMPERATURE\nFigure\n24.\n18\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\n100 10 200 3006565\n656464\n6464\n6563\n6161\n626262\n636363\n58\n59\n400\nf – Input□Frequency – MHzINf– Sampling□Frequency – MHz\nS\nSNR – dBFS500 600 700 900 800 1000170200400\n250300350450500550\n58 57 59 60 65 64 63 62 61 66 67\nM0048-09 \n100 10 200 30075\n7575\n75\n8080808070\n70\n7065\n65\n6580\n80\n858555\n55\n5560\n60\n60\n400\nf – Input□Frequency – MHzINf– Sampling□Frequency – MHz\nS\nSFDR – dBc500 600 700 900 800 1000170200400\n250300350450500550\n50 45 55 60 80 75 70 65 85 90\nM0049-09 \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nADS5463\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n500\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSNR\nvs\nINPUT\nFREQUENCY\nAND\nSAMPLING\nFREQUENCY\n(ADS5463\nOnly)\nFigure\n25.\nSFDR\nvs\nINPUT\nFREQUENCY\nAND\nSAMPLING\nFREQUENCY\n(ADS5463\nOnly)\nFigure\n26.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n19\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS54RF63\nTYPICAL\nCHARACTERISTICS\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG034SFDR = 79.4 dBc\nSINAD = 63.1 dBFS\nSNR = 63.2 dBFS\nTHD = 76.6 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG035SFDR = 78.2 dBc\nSINAD = 63 dBFS\nSNR = 63.2 dBFS\nTHD = 76.5 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG036SFDR = 71.6 dBc\nSINAD = 61.3 dBFS\nSNR = 62 dBFS\nTHD = 68.7 dBc\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG037SFDR = 52.7 dBc\nSINAD = 52.2 dBFS\nSNR = 60.4 dBFS\nTHD = 51.9 dBc\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n450-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n650-MHz\nINPUT\nSIGNAL\nFigure\n27.\nFigure\n28.\nSPECTRAL\nPERFORMANCE\nSPECTRAL\nPERFORMANCE\nFFT\nFOR\n900-MHz\nINPUT\nSIGNAL\nFFT\nFOR\n1,300-MHz\nINPUT\nSIGNAL\nFigure\n29.\nFigure\n30.\n20\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG038fIN1 = 397.5 MHz, −7 dBFS\nfIN2 = 402.5 MHz, −7 dBFS\nIMD3 = 87.4 dBFS\nSFDR = 83.7 dBc \nf − Frequency − MHz−120−100−80−60−40−200\n0 25 50 75 100 125 150 175 200 225 250 275Amplitude − dB\nG039fIN1 = 647.5 MHz, −7 dBFS\nfIN2 = 652.5 MHz, −7 dBFS\nIMD3 = 77 dBFS\nSFDR = 77 dBc \nCode−0.3−0.2−0.10.00.10.20.3\n0 512 1024 1536 2048 2560 3072 3584 4096fS = 550 MSPS\nfIN = 10 MHzDifferential Nonlinearity − LSB\nG040 \nCode−1.0−0.8−0.6−0.4−0.20.00.20.40.60.81.0\n0 512 1024 1536 2048 2560 3072 3584 4096fS = 550 MSPS\nfIN = 10 MHzINL − Integral Nonlinearity − LSB\nG041 \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nADS54RF63\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nTWO-TONE\nINTERMODULATION\nDISTORTION\nTWO-TONE\nINTERMODULATION\nDISTORTION\nFFT\nFOR\n397.5\nMHz\nAND\n402.5\nMHz\nAT\n–\n7\ndBFS\nFFT\nFOR\n647.5\nMHz\nAND\n652.5\nMHz\nAT\n–\n7\ndBFS\nFigure\n31.\nFigure\n32.\nDIFFERENTIAL\nNONLINEARITY\nINTEGRAL\nNONLINEARITY\nFigure\n33.\nFigure\n34.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n21\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nInput Amplitude − dBFS1030507090110130\n−80 −70 −60 −50 −40 −30 −20 −10 0fS = 550 MSPS\nfIN1 = 397.5 MHz\nfIN2 = 402.5 MHzAC Performance − dB\nG043Worst Spur (dBFS)2F1−F2 (dBFS)\nWorst Spur (dBc)2F2−F1 (dBFS) \nInput Amplitude − dBFS1030507090110130\n−80 −70 −60 −50 −40 −30 −20 −10 0fS = 550 MSPS\nfIN1 = 647.5 MHz\nfIN2 = 652.5 MHzAC Performance − dB\nG044Worst Spur (dBFS)2F1−F2 (dBFS)\nWorst Spur (dBc)2F2−F1 (dBFS) \nAVDD − Supply V oltage − V60657075808590\n4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5SFDR − Spurious-Free Dynamic Range − dBc\nG045fS = 550 MSPS\nfIN = 100 MHzTA = −40°CTA = 55°CTA = 85°C\nTA = 25°C\nTA = −20°CTA = 0°C\nTA = 100°C \nAVDD − Supply V oltage − V62.062.563.063.564.064.565.065.566.0\n4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5SNR − Signal-to-Noise Ratio − dBFS\nG046TA = 25°C\nTA = 55°CTA = −40°C\nTA = 100°CTA = 85°CfS = 550 MSPS\nfIN = 100 MHz\nTA = −20°CTA = 0°C \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nADS54RF63\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nAC\nPERFORMANCE\nAC\nPERFORMANCE\nvs\nvs\nINPUT\nAMPLITUDE\n(397.5-MHz\nAND\n402.5-MHz\nTWO-TONE\nINPUT\nAMPLITUDE\n(647.5-MHz\nAND\n652.5-MHz\nTWO-TONE\nINPUT\nSIGNAL)\nINPUT\nSIGNAL)\nFigure\n35.\nFigure\n36.\nSFDR\nSNR\nvs\nvs\nAVDD5\nACROSS\nTEMPERATURE\nAVDD5\nACROSS\nTEMPERATURE\nFigure\n37.\nFigure\n38.\n22\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nAVDD − Supply V oltage − V62.062.563.063.564.064.565.065.566.0\n2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6SNR − Signal-to-Noise Ratio − dBFS\nG048TA = 25°C\nTA = 55°CTA = −40°C\nTA = 100°CTA = 85°C\nfS = 550 MSPS\nfIN = 100 MHzTA = 0°CTA = −20°C \nAVDD − Supply V oltage − V72747678808284\n2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6SFDR − Spurious-Free Dynamic Range − dBc\nG047fS = 550 MSPS\nfIN = 100 MHzTA = 25°C\nTA = 0°CTA = 100°CTA = 85°C\nTA = −20°C\nTA = −40°CTA = 55°C \nDVDD − Supply V oltage − V62.062.563.063.564.064.565.065.566.0\n2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6 3.7SNR − Signal-to-Noise Ratio − dBFS\nG050TA = 25°C\nTA = 55°CTA = −40°C\nTA = 100°CTA = 85°CTA = 0°C\nTA = −20°C\nfS = 550 MSPS\nfIN = 100 MHz \nDVDD − Supply V oltage − V7475767778798081828384\n2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6 3.7SFDR − Spurious-Free Dynamic Range − dBc\nG049fS = 550 MSPS\nfIN = 100 MHzTA = 25°CTA = 55°C\nTA = −40°CTA = 100°CTA = 85°C\nTA = 0°C\nTA = −20°C \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nADS54RF63\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSFDR\nSNR\nvs\nvs\nAVDD3\nACROSS\nTEMPERATURE\nAVDD3\nACROSS\nTEMPERATURE\nFigure\n39.\nFigure\n40.\nSFDR\nSNR\nvs\nvs\nDVDD3\nACROSS\nTEMPERATURE\nDVDD3\nACROSS\nTEMPERATURE\nFigure\n41.\nFigure\n42.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n23\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\n200 10 400 60064\n64\n6463\n63\n63\n63616161\n6160\n60\n60\n60\n6062\n62\n62\n625858\n57\n5756\n54555658\n59595959\n800\nf – Input□Frequency – MHzINf – Sampling□Frequency –MHz\nS\nSNR – dBFS1000 1200 1400 1800 1600 210040100400\n200300500600\n52 54 60 58 56 62 64\nM0048-212000 \n200 10 400 600858585\n85\n8080808080\n65\n656560\n60\n60 707070\n7075 75\n75\n75\n75\n755555\n5050\n4545455055\n800\nf – Input□Frequency – MHzINf – Sampling□Frequency –MHz\nS\nSFDR – dBc1000 1200 1400 1800 1600 210040100400\n200300500600\n40 50 70 60 80 90\nM0049-212000 \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nADS54RF63\nTYPICAL\nCHARACTERISTICS\n(continued)\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\nsampling\nrate\n=\n550\nMSPS,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nSNR\nvs\nINPUT\nFREQUENCY\nAND\nSAMPLING\nFREQUENCY\n(ADS54RF63\nOnly)\nFigure\n43.\nSFDR\nvs\nINPUT\nFREQUENCY\nAND\nSAMPLING\nFREQUENCY\n(ADS54RF63\nOnly)\nFigure\n44.\n24\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nAND\nADS54RF63\nTYPICAL\nCHARACTERISTICS\n−21−18−15−12−9−6−303\nfI − Input Frequency − HzNormalized Gain Response − dB\nG01310M 100M 1G 5GfS= 500 MSPS\nAIN = ±0.4 VPPADS54RF63ADS5463\nCode Number051015202530354045505560\n2050 2049 2048 2047 2046Percentage − %\nG016fS = 500 MSPS\nCommon-Mode Input Frequency − MHz−100−90−80−70−60−50−40−30−20−100CMRR − Common-Mode Rejection Ratio − dB\nG033fS = 500 MSPS\n0.1 1 10 1k 100 10k\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nTypical\nplots\nat\nT\nA\n=\n25\n°\nC,\n50%\nclock\nduty\ncycle,\nAVDD5\n=\n5\nV,\nAVDD3\n=\n3.3\nV,\nDVDD3\n=\n3.3\nV,\nand\n3-V\nPP\ndifferential\nclock,\n(unless\notherwise\nnoted)\nNORMALIZED\nGAIN\nRESPONSE\nvs\nINPUT\nFREQUENCY\nNOISE\nHISTOGRAM\nWITH\nINPUTS\nSHORTED\nFigure\n45.\nFigure\n46.\nCMRR\nvs\nCOMMON-MODE\nINPUT\nFREQUENCY\nFigure\n47.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n25\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nAPPLICATION\nINFORMATION\nTheory\nof\nOperation\nInput\nConfiguration\n500 /c87\n500 /c87Buffer\nVCM\nBuffer1.6 pF\n1.6□pF GND\nS0293-01AIN\nAINAVDD5\nAVDD5ADS5463/5474/54RF63\nGND\nGND~ 2.5 nH Bond Wire\n~ 2.5 nH Bond Wire~ 0.5□pF\nPackage\n~ 0.5□pF\nPackage~ 200□fF\nBond□Pad\n~ 200□fF\nBond□Pad\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nThe\nADS5463/ADS54RF63\nis\na\n12-bit,\n500/550-MSPS,\nmonolithic\npipeline\nADC.\nIts\nbipolar\nanalog\ncore\noperates\nfrom\n5-V\nand\n3.3-V\nsupplies,\nwhile\nthe\noutput\nuses\na\n3.3-V\nsupply\nto\nprovide\nLVDS-compatible\noutputs.\nThe\nconversion\nprocess\nis\ninitiated\nby\nthe\nrising\nedge\nof\nthe\nexternal\ninput\nclock.\nAt\nthat\ninstant,\nthe\ndifferential\ninput\nsignal\nis\ncaptured\nby\nthe\ninput\ntrack-and-hold\n(T\n&\nH),\nand\nthe\ninput\nsample\nis\nsequentially\nconverted\nby\na\nseries\nof\nlower\nresolution\nstages,\nwith\nthe\noutputs\ncombined\nin\na\ndigital\ncorrection\nlogic\nblock.\nBoth\nthe\nrising\nand\nthe\nfalling\nclock\nedges\nare\nused\nto\npropagate\nthe\nsample\nthrough\nthe\npipeline\nevery\nhalf\nclock\ncycle.\nThis\nprocess\nresults\nin\na\ndata\nlatency\nof\n3.5\nclock\ncycles,\nafter\nwhich\nthe\noutput\ndata\nis\navailable\nas\na\n12-bit\nparallel\nword,\ncoded\nin\noffset\nbinary\nformat.\nThe\nADS5463\nand\nADS54RF63\nare\nidentical\nin\nthe\nway\nthey\nare\nused\non\na\nboard.\nThey\ndiffer\nin\ntheir\nmaximum\nsample\nrate\nand\nspectral\nperformance\nversus\nfrequency.\nA\ngood\nstudy\nof\nthe\ncontour\nplots\nin\nFigure\n25\n,\nFigure\n26\n,\nFigure\n43\n,\nand\nFigure\n44\ndemonstrate\nthe\nspectral\ndifferences.\nThe\ndigital\noutput\ncharacteristics\nare\nthe\nsame\nexcept\nthe\nADS54RF63\nhas\nless\nrestrictive\ntiming\nparameters.\nThe\nanalog\ninput\nfor\nthe\nADS5463/ADS54RF63\nconsists\nof\nan\nanalog\npseudo-differential\nbuffer\nfollowed\nby\na\nbipolar\ntransistor\ntrack-and-hold\n(see\nFigure\n48\n).\nThe\nanalog\nbuffer\nisolates\nthe\nsource\ndriving\nthe\ninput\nof\nthe\nADC\nfrom\nany\ninternal\nswitching\nand\npresents\na\nhigh\nimpedance\nto\ndrive\nat\nhigh\ninput\nfrequencies,\nas\ncompared\nto\nan\nADC\nwithout\na\nbuffered\ninput.\nThe\ninput\ncommon\nmode\nis\nset\ninternally\nthrough\na\n500-\nΩ\nresistor\nconnected\nfrom\n2.4\nV\nto\neach\nof\nthe\ninputs.\nThis\nresults\nin\na\ndifferential\ninput\nimpedance\nof\n1\nk\nΩ\n.\nThe\n0.5\npF\nof\nparasitic\npackage\ncapacitance\nis\nbefore\nsoldering.\nFigure\n48.\nAnalog\nInput\nEquivalent\nCircuit\n(unsoldered)\nFor\na\nfull-scale\ndifferential\ninput,\neach\nof\nthe\ndifferential\nlines\nof\nthe\ninput\nsignal\n(pins\n16\nand\n17)\nswing\nsymmetrically\nbetween\n2.4\nV\n+\n0.55\nV\nand\n2.4\nV\n–\n0.55\nV.\nThis\nmeans\nthat\neach\ninput\nhas\na\nmaximum\nsignal\nswing\nof\n1.1\nV\nPP\nfor\na\ntotal\ndifferential\ninput\nsignal\nswing\nof\n2.2\nV\nPP\n.\nOperation\nbelow\n2.2\nV\nPP\nis\nallowable,\nwith\nthe\ncharacteristics\nof\nperformance\nversus\ninput\namplitude\ndemonstrated\nin\nFigure\n16\nand\nFigure\n17\n.\nFor\ninstance,\nfor\nperformance\nat\n1.1\nV\nPP\nrather\nthan\n2.2\nV\nPP\n,\nsee\nthe\nSNR\nand\nSFDR\nat\n-6\ndBFS\n(0\ndBFS\n=\n2.2\nV\nPP\n).\nThe\nmaximum\nswing\nis\ndetermined\nby\nthe\ninternal\nreference\nvoltage\ngenerator,\neliminating\nthe\nneed\nfor\nany\nexternal\ncircuitry\nfor\nthis\npurpose.\n26\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nR\n500\n/c87Z\n500\n/c87\nADS5463AIN\nAIN\nS0176-03R\n200 /c87AC□Signal\nSource\nMini-Circuits\nJTX-4-10T \nADS5463THS9001 AIN\nAINVIN\nVIN THS9001\nS0177-031000□pF 1000□pF\n39□pF50/c87\n50/c870.1 F/c109\n1000□pF 1000□pF18 H/c109 \n18□pFAIN\nAIN VREFADS5463+5V\nTHS4509\nCM348 /c87\n348 /c87100 /c87\n100 /c8778.9 /c87\n78.9 /c87 49.9 /c87VINFrom\n50\nSource/c87\n49.9 /c87\n49.9 /c87\n49.9 /c87\n0.1 F/c109 0.1 F/c1090.22 F /c109\n0.22 F /c109 0.22 F /c109\nS0193-02 \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nThe\nADS5463/ADS54RF63\nobtains\noptimum\nperformance\nwhen\nthe\nanalog\ninputs\nare\ndriven\ndifferentially.\nThe\ncircuit\nin\nFigure\n49\nshows\none\npossible\nconfiguration\nusing\nan\nRF\ntransformer\nwith\ntermination\neither\non\nthe\nprimary\nor\non\nthe\nsecondary\nof\nthe\ntransformer.\nIn\naddition,\nthe\nevaluation\nmodule\nis\nconfigured\nwith\ntwo\nback-to-back\ntransformers,\nwhich\nalso\ndemonstrates\ngood\nperformance.\nIf\nvoltage\ngain\nis\nrequired,\na\nstep-up\ntransformer\ncan\nbe\nused.\nFigure\n49.\nConverting\na\nSingle-Ended\nInput\nto\na\nDifferential\nSignal\nUsing\nan\nRF\nTransformer\nIn\naddition\nto\nthe\ntransformer\nconfigurations,\nan\nRF\ngain-block\namplifier,\nsuch\nas\nthe\nTexas\nInstruments\nTHS9001,\ncan\nalso\nbe\nused\nfor\nhigh-input-frequency\napplications.\nFor\nlarge\nvoltage\ngains\nat\nintermediate\nfrequencies\nin\nthe\n50-MHz\n–\n350-MHz\nrange,\nthe\nconfiguration\nshown\nin\nFigure\n50\ncan\nbe\nused.\nThe\ncomponent\nvalues\ncan\nbe\ntuned\nfor\ndifferent\nintermediate\nfrequencies.\nThe\nexample\nshown\nis\nlocated\non\nthe\nevaluation\nmodule\nand\nis\ntuned\nfor\nan\nIF\nof\n170\nMHz.\nMore\ninformation\nregarding\nthis\nconfiguration\ncan\nbe\nfound\nin\nthe\nADS5463\nEVM\nUser\nGuide\n(\nSLAU194\n)\nand\nthe\nTHS9001\n50\nMHz\nto\n350\nMHz\nCascadeable\nAmplifier\ndata\nsheet\n(\nSLOS426\n).\nFigure\n50.\nUsing\nthe\nTHS9001\nIF\nAmplifier\nwith\nthe\nADS5463/ADS54RF63\nFigure\n51.\nUsing\nthe\nTHS4509\nwith\nthe\nADS5463/ADS54RF63\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n27\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nOver-Range\nAnalog\nInput\nRecovery\nError\nAnalog Input Amplitude − dBFS−4−3−2−101234\n−1 0 1 2 3 4 5 6Mid-Scale Code Error − %\nG055Test fIN = Fclkmax/4 Sinusoid\nExpected In-Range Code is 2048 (Mid-Scale)\nInput Amplitude V alues >0 dBFS are\nOver-Ranging the ADC\nError After Positive Over-Range\nError After Negative Over-Range\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nFor\napplications\nrequiring\ndc-coupling\nwith\nthe\nsignal\nsource,\na\ndifferential\ninput/differential\noutput\namplifier\nlike\nthe\nTHS4509\n(see\nFigure\n51\n)\nprovides\ngood\nharmonic\nperformance\nand\nlow\nnoise\nover\na\nwide\nrange\nof\nfrequencies.\nNotice\nthat\nVREF\nis\nused\nfor\nthe\ncommon\nmode\nwith\nthe\nADS5463/ADS54RF63\nand\nADS5444/5440,\nwhereas\nVCM\nmust\nbe\nused\nwith\nthe\nADS5474.\nIn\nthis\nconfiguration,\nthe\nTHS4509\namplifier\ncircuit\nprovides\n10\ndB\nof\ngain,\nconverts\nthe\nsingle-ended\ninput\nto\ndifferential,\nand\nsets\nthe\nproper\ninput\ncommon-mode\nvoltage\nto\nthe\nADS5463/ADS54RF63\nby\nusing\nthe\nVREF\npin\nfrom\nthe\nADC.\nThe\n50-\nΩ\nresistors\nand\n18-pF\ncapacitor\nbetween\nthe\nTHS4509\noutputs\nand\nADS5463/ADS54RF63\ninputs\n(along\nwith\nthe\ninput\ncapacitance\nof\nthe\nADC)\nlimit\nthe\nbandwidth\nof\nthe\nsignal\nto\nabout\n70\nMHz\n(\n–\n3\ndB).\nInput\ntermination\nis\naccomplished\nvia\nthe\n78.9-\nΩ\nresistor\nand\n0.22-\nµ\nF\ncapacitor\nto\nground,\nin\nconjunction\nwith\nthe\ninput\nimpedance\nof\nthe\namplifier\ncircuit.\nA\n0.22-\nµ\nF\ncapacitor\nand\n49.9-\nΩ\nresistor\nare\ninserted\nto\nground\nacross\nthe\n78.9-\nΩ\nresistor\nand\n0.22-\nµ\nF\ncapacitor\non\nthe\nalternate\ninput\nto\nbalance\nthe\ncircuit.\nGain\nis\na\nfunction\nof\nthe\nsource\nimpedance,\ntermination,\nand\n348-\nΩ\nfeedback\nresistor.\nSee\nthe\nTHS4509\ndata\nsheet\nfor\nfurther\ncomponent\nvalues\nto\nset\nproper\n50-\nΩ\ntermination\nfor\nother\ncommon\ngains.\nBecause\nthe\nADS5463/ADS54RF63\nrecommended\ninput\ncommon-mode\nvoltage\nis\n2.4\nV,\nthe\nTHS4509\nis\noperated\nfrom\na\nsingle\npower\nsupply\ninput\nwith\nVs+\n=\n5\nV\nand\nVs\n–\n=\n0\nV\n(ground).\nThis\nmaintains\nmaximum\nheadroom\non\nthe\ninternal\ntransistors\nof\nthe\nTHS4509.\nAn\nover-range\ncondition\noccurs\nif\nthe\nanalog\ninput\nvoltage\nexceeds\nthe\nfull-scale\nrange\nof\nthe\nconverter\n(0dBFS,\nnominally\n2.2\nV\npp\n).\nTo\ntest\nrecovery\nfrom\nan\nover-range,\nthe\nADC\nanalog\ninput\nis\ninjected\nwith\na\nsinusoidal\ninput\nfrequency\nexactly\nat\nCLKIN/4\n(a\nfour-point\nsinusoid).\nThe\nfour\nsample\npoints\nof\neach\nperiod\ntheoretically\noccur\nat\nthe\ntop,\nmid-scale,\nbottom\nand\nmid-scale\nof\nthe\nsinusoid.\nOnce\nthe\namplitude\nexceeds\n0dBFS,\nthe\ntop\nand\nbottom\nof\nthe\nsinusoidal\ninput\nbecomes\nout\nof\nrange,\nwhile\nthe\nmid-scale\npoints\nare\nalways\nin-range\nand\ntherefore\nmeasureable.\nThe\ngraph\nin\nFigure\n52\nindicates\nthe\namount\nof\nerror\nfrom\nthe\nexpected\nmid-scale\nvalue\nof\n2048\nthat\noccurs\nafter\nnegative\nover-range\n(bottom\nof\nsinusoid\nwent\nout\nof\nrange)\nand\npositive\nover-range\n(top\nof\nsinusoid\nwent\nout\nof\nrange).\nDue\nto\nthe\nfour\npoint\nsinusoid,\nthis\nequates\nto\nthe\namount\nof\nerror\nin\na\nvalid\nsample\n1\nclock\ncycle\nafter\nan\nover-range\noccurs\nas\na\nfunction\nof\namplitude.\nThe\nerrors\ngenerally\nincrease\nas\na\nfunction\nof\ninput\nover-range\namplitude,\nthough\nnon-monotonically.\nR\nR\nR\nOVER-RANGE\nRECOVERY\nERROR\nvs\nANALOG\nINPUT\nAMPLITUDE\nFigure\n52.\n28\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nExternal\nVoltage\nReference\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nFor\nsystems\nthat\nrequire\nthe\nanalog\nsignal\ngain\nto\nbe\nadjusted\nor\ncalibrated,\nthis\ncan\nbe\nperformed\nby\nusing\nan\nexternal\nreference.\nThe\ndependency\non\nthe\nsignal\namplitude\nto\nthe\nvalue\nof\nthe\nexternal\nreference\nvoltage\nis\ncharacterized\ntypically\nby\nFigure\n53\n(VREF\n=\n2.4\nV\nis\nnormalized\nto\n0\ndB\nas\nthis\nis\nthe\ninternal\nreference\nvoltage).\n(This\nfigure\nis\nthe\naverage\ngain\nadjustment\nfrom\nthe\ndata\ncollected\nfrom\n-1dBFS\nto\n-6dBFS\nin\n1\ndB\nsteps.)\nAs\ncan\nbe\nseen\nin\nthe\nlinear\nfit,\nthis\nequates\nto\napproximately\n–\n0.3\ndB\nof\nsignal\nadjustment\nper\n100\nmV\nof\nreference\nadjustment.\nThe\nrange\nof\nallowable\nvariation\ndepends\non\nthe\nanalog\ninput\namplitude\nthat\nis\napplied\nto\nthe\ninputs\nand\nthe\ndesired\nspectral\nperformance,\nas\ncan\nbe\nseen\nin\nthe\nperformance\nversus\nexternal\nreference\ngraphs\nin\nFigure\n54\nand\nFigure\n55\n.\nAs\nthe\napplied\nanalog\nsignal\namplitude\nis\nreduced,\nmore\nvariation\nin\nthe\nreference\nvoltage\nis\nallowed\nin\nthe\npositive\ndirection\n(which\nequates\nto\na\nreduction\nin\nsignal\namplitude),\nwhereas\nan\nadjustment\nin\nreference\nvoltage\nbelow\nthe\nnominal\n2.4\nV\n(which\nequates\nto\nan\nincrease\nin\nsignal\namplitude)\nis\nnot\nrecommended\nbelow\napproximately\n2.35\nV.\nThe\npower\nconsumption\nversus\nreference\nvoltage\nand\noperating\ntemperature\nshould\nalso\nbe\nconsidered,\nespecially\nat\nhigh\nambient\ntemperatures,\nbecause\nthe\nlifetime\nof\nthe\ndevice\nis\naffected\nby\ninternal\njunction\ntemperature,\nsee\nFigure\n68\n.\nThe\nADS5463/ADS54RF63\ndoes\nnot\nhave\na\nVCM\noutput\npin\nand\nuses\nthe\nVREF\npin\nto\nprovide\nthe\ncommon-mode\nvoltage\nin\ndc-coupled\napplications.\nThe\nADS5463/ADS54RF63\n(VCM\n=\n2.4\nV)\nand\nADS5474\n(VCM\n=\n3.1\nV)\ndo\nnot\nhave\nthe\nsame\ncommon-mode\nvoltage,\nbut\nthey\ndo\nshare\nthe\nsame\napproximate\nVREF\n(2.4\nV).\nTo\ncreate\na\nboard\nlayout\nthat\nmay\naccommodate\nboth\ndevices\nin\ndc-coupled\napplications,\nroute\nthe\nVCM\nof\nthe\nADS5474\nand\nthe\nVREF\nof\nthe\nADS5463/ADS54RF63\nboth\nto\na\ncommon\npoint\nthat\ncan\nbe\nselected\nvia\na\nswitch,\njumper,\nor\na\n0-\nΩ\nresistor\nto\nbe\nused\nas\nthe\ncommon-mode\nvoltage\nof\nthe\ndriving\ncircuit.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n29\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nExternal VREF Applied − V405060708090\n2.05 2.15 2.25 2.35 2.45 2.55 2.65 2.75 2.85 2.95 3.05 3.15SFDR − Spurious-Free Dynamic Range − dBc\nG042fS = 500 MSPS\nfIN = 230 MHzAIN = −1 dBFSAIN = −5 dBFS\nAIN = −6 dBFS\nAIN = −4 dBFS\nAIN = −3 dBFS\nAIN = −2 dBFS \nExternal VREF Applied − V−3.0−2.5−2.0−1.5−1.0−0.50.00.51.0\n2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3.0 3.1Normalized Gain Adjustment − dB\nG019Normalized to 0 dB at Nominal VREF = 2.4 VfS = 500 MSPS\nfIN = 230 MHz\nAIN = < −1 dBFS\nNormalized\nAmplitudeBest Fit:\ny = −3.06x + 7.33\nLinear\n(Normalized Amplitude) \nExternal VREF Applied − V2.02.12.22.32.42.52.62.72.82.93.0\n2.05 2.15 2.25 2.35 2.45 2.55 2.65 2.75 2.85 2.95 3.05 3.15P − Power − W\nG052fS = 500 MSPS\nfIN = 230 MHz \nExternal VREF Applied − V40455055606570\n2.05 2.15 2.25 2.35 2.45 2.55 2.65 2.75 2.85 2.95 3.05 3.15SNR − Signal-to-Noise Ratio − dBFS\nG051fS = 500 MSPS\nfIN = 230 MHzAIN = −1 dBFSAIN = −2 dBFS\nAIN = −3 dBFS\nAIN = −4 dBFS\nAIN = −5 dBFSAIN = −6 dBFS \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nFigure\n53.\nADS5463\nSignal\nGain\nAdjustment\nversus\nFigure\n54.\nADS5463\nSFDR\nversus\nExternal\nVREF\nand\nA\nIN\nExternal\nReference\n(VREF)\nFigure\n55.\nADS5463\nSNR\nversus\nExternal\nVREF\nand\nA\nIN\nFigure\n56.\nTotal\nPower\nConsumption\nversus\nExternal\nVREF\n30\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nClock\nInputs\n1000 /c87\n~ 2.4 VCLK\nCLKAVDD5\nAVDD5\n1000 /c87GNDADS5463/5474/54RF63\nGND\nGND~ 2.5 nH Bond Wire\n~ 2.5 nH Bond WireParasitic\n~□0.8□pF\nParasitic\n~□0.8□pF\nS0292-01Internal\nClock\nBuffer~ 0.5□pF\nPackage\n~ 0.5□pF\nPackage~ 200□fF\nBond□Pad\n~ 200□fF\nBond□Pad\nCLK\nADS5463\nCLKSquare□Wave□or\nSine□Wave\n0.01 F /c1090.01 F /c109\nS0168-05\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nThe\nADS5463/ADS54RF63\nclock\ninput\ncan\nbe\ndriven\nwith\neither\na\ndifferential\nclock\nsignal\nor\na\nsingle-ended\nclock\ninput.\nThe\nequivalent\nclock\ninput\ncircuit\ncan\nbe\nseen\nin\nFigure\n57\n.\nThe\n0.5\npF\nof\nparasitic\npackage\ncapacitance\nis\nbefore\nsoldering.\nWhen\njitter\nmay\nnot\nbe\na\nbig\nconcern,\nthe\nuse\nof\na\nsingle-ended\nclock\n(as\nshown\nin\nFigure\n58\n)\ncould\nsave\ncost\nand\nboard\nspace\nwithout\nmuch\nperformance\ntradeoff.\nWhen\nclocked\nwith\nthis\nconfiguration,\nit\nis\nbest\nto\nconnect\nCLK\nto\nground\nwith\na\n0.01-\nµ\nF\ncapacitor,\nwhile\nCLK\nis\nac-coupled\nwith\na\n0.01-\nµ\nF\ncapacitor\nto\nthe\nclock\nsource,\nas\nshown\nin\nFigure\n58\n.\nFigure\n57.\nClock\nInput\nCircuit\n(unsoldered\npackage)\nFigure\n58.\nSingle-Ended\nClock\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n31\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nClock Amplitude − V P−P71727374757677787980\n0 1 2 3 4 5SFDR − Spurious-Free Dynamic Range − dBcfS = 500 MSPSfIN = 100 MHz\nfIN = 300 MHz\nG022 \nClock Amplitude − V P−P62.563.063.564.064.565.065.566.0\n0 1 2 3 4 5SNR − Signal-to-Noise Ratio − dBFSfIN = 100 MHz\nfIN = 300 MHz\nfS = 500 MSPS\nG023 \nCLK\nADS5463\nCLK0.1 F/c109\nClock\nSource\nS0194-02 \nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nFigure\n59.\nADS5463\nSFDR\nversus\nDifferential\nClock\nFigure\n60.\nADS5463\nSNR\nversus\nDifferential\nClock\nLevel\nLevel\nThe\ncharacterization\nof\nthe\nADS5463/ADS54RF63\nis\ntypically\nperformed\nwith\na\n3-V\nPP\ndifferential\nclock,\nbut\nthe\nADC\nperforms\nwell\nwith\na\ndifferential\nclock\namplitude\ndown\nto\n~0.5\nV\nPP\n(250-mV\nswing\non\nboth\nCLK\nand\nCLK\n),\nas\nshown\nin\nFigure\n59\nand\nFigure\n60\n.\nFor\njitter-sensitive\napplications,\nthe\nuse\nof\na\ndifferential\nclock\nhas\nsome\nadvantages\nat\nthe\nsystem\nlevel.\nThe\ndifferential\nclock\nallows\nfor\ncommon-mode\nnoise\nrejection\nat\nthe\nprinted\ncircuit\nboard\n(PCB)\nlevel.\nWith\na\ndifferential\nclock,\nthe\nsignal-to-noise\nratio\nof\nthe\nADC\nis\nbetter\nfor\njitter-sensitive,\nhigh-frequency\napplications\nbecause\nthe\nboard\nlevel\nclock\njitter\nis\nsuperior.\nLarger\nclock\namplitude\nlevels\nare\nrecommended\nfor\nhigh\nanalog\ninput\nfrequencies\nor\nslow\nclock\nfrequencies.\nAt\nhigh\nanalog\ninput\nfrequencies,\nthe\nsampling\nprocess\nis\nsensitive\nto\njitter.\nAt\nslow\nclock\nfrequencies,\na\nsmall\namplitude\nsinusoidal\nclock\nhas\na\nlower\nslew\nrate\nand\ncan\ncreate\njitter-related\nSNR\ndegradation\ndue\nto\nthe\nuncertainty\nin\nthe\nsampling\npoint\nassociated\nwith\na\nslow\nslew\nrate.\nFigure\n61\ndemonstrates\na\nrecommended\nmethod\nfor\nconverting\na\nsingle-ended\nclock\nsource\ninto\na\ndifferential\nclock;\nit\nis\nsimilar\nto\nthe\nconfiguration\nfound\non\nthe\nevaluation\nboard\nand\nwas\nused\nfor\nmuch\nof\nthe\ncharacterization.\nSee\nalso\nClocking\nHigh\nSpeed\nData\nConverters\n(\nSLYT075\n)\nfor\nmore\ndetails.\nFigure\n61.\nDifferential\nClock\nThe\ncommon-mode\nvoltage\nof\nthe\nclock\ninputs\nis\nset\ninternally\nto\n2.4\nV\nusing\ninternal\n1-k\nΩ\nresistors\n(see\nFigure\n57\n).\nIt\nis\nrecommended\nto\nuse\nac\ncoupling,\nbut\nif\nthis\nscheme\nis\nnot\npossible,\nthe\nADS5463\nfeatures\ngood\ntolerance\nto\nclock\ncommon-mode\nvariation,\nas\nshown\nin\nFigure\n62\nand\nFigure\n63\n(the\nADS54RF63\nbehaves\nsimilarly).\nThe\ninternal\nADC\ncore\nuses\nboth\nedges\nof\nthe\nclock\nfor\nthe\nconversion\nprocess.\nIdeally,\na\n50%\nduty-cycle\nclock\nsignal\nshould\nbe\nprovided,\nthough\neven\n40/60\nis\ngood\nenough\nfor\nmany\napplications.\nPerformance\ndegradation\nas\na\nresult\nof\nduty\ncycle\ncan\nbe\nseen\nin\nFigure\n64\n.\n32\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nClock Common Mode − V606570758085\n0 1 2 3 4 5SFDR − Spurious-Free Dynamic Range − dBcfIN = 100 MHz\nfIN = 300 MHz\nG024fS = 500 MSPS \nClock Common Mode − V60616263646566\n0 1 2 3 4 5SNR − Signal-to-Noise Ratio − dBFSfIN = 100 MHz\nfIN = 300 MHz\nG025fS = 500 MSPS \nDuty Cycle − %5055606570758085\n20 30 40 50 60 70 80fS = 500 MSPSSFDR − Spurious-Free Dynamic Range − dBc\nG021fIN = 100 MHz\nfIN = 300 MHz \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nFigure\n62.\nADS5463\nSFDR\nversus\nClock\nCommon\nMode\nFigure\n63.\nADS5463\nSNR\nversus\nClock\nCommon\nMode\nFigure\n64.\nADS5463\nSFDR\nvs\nClock\nDuty\nCycle\nTo\nunderstand\nhow\nto\ndetermine\nthe\nrequired\nclock\njitter,\nan\nexample\nis\nuseful.\nThe\nADS5463\nis\ncapable\nof\nachieving\n63.6\ndBFS\nSNR\nat\n450\nMHz\nof\nanalog\ninput\nfrequency.\nIn\norder\nto\nachieve\nthis\nSNR\nat\n450\nMHz\nthe\nclock\nsource\nrms\njitter\nmust\nbe\nat\nleast\n181\nfsec\nwhen\ncombined\nwith\nthe\n150\nfsec\nof\ninternal\naperture\njitter\nin\norder\nfor\nthe\ntotal\nrms\njitter\nto\nbe\n234\nfsec.\nA\nsummary\nof\nmaximum\nrecommended\nrms\nclock\njitter\nas\na\nfunction\nof\nanalog\ninput\nfrequency\nis\nprovided\nin\nTable\n2\n(using\n150\nfsec\nof\ninternal\naperture\njitter).\nThe\nequations\nused\nto\ncreate\nthe\ntable\nare\nalso\npresented.\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n33\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nSNR□(dBc)□=□-20□x□LOG10□(2□x x□f x□j ) /c112IN TOTAL (1)\nj =□(j +□j )TOTAL ADC CLOCK2 1/2 2\n(2)\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nTable\n2.\nRecommended\nRMS\nClock\nJitter\nINPUT\nFREQUENCY\nMEASURED\nSNR\nTOTAL\nJITTER\nMAXIMUM\nCLOCK\nJITTER\n(MHz)\n(dBc)\n(fsec\nrms)\n(fsec\nrms)\n10\n64.4\n9590\n9589\n70\n64.4\n1370\n1362\n100\n64.3\n970\n959\n230\n64.1\n432\n405\n300\n64\n335\n300\n450\n63.6\n234\n181\n650\n62.9\n175\n94\n1300\n58.3\n149\n16\nEquation\n1\nand\nEquation\n2\nare\nused\nto\nestimate\nthe\nrequired\nclock\nsource\njitter.\nwhere:\nj\nTOTAL\n=\nthe\nrms\nsummation\nof\nthe\nclock\nand\nADC\naperture\njitter;\nj\nADC\n=\nthe\nADC\ninternal\naperture\njitter\nwhich\nis\nlocated\nin\nthe\ndata\nsheet;\nj\nCLOCK\n=\nthe\nrms\njitter\nof\nthe\nclock\nat\nthe\nclock\ninput\npins\nto\nthe\nADC;\nand\nf\nIN\n=\nthe\nanalog\ninput\nfrequency.\nNotice\nthat\nthe\nSNR\nis\na\nstrong\nfunction\nof\nthe\nanalog\ninput\nfrequency,\nnot\nthe\nclock\nfrequency.\nThe\nslope\nof\nthe\nclock\nsource\nedges\ncan\nhave\na\nmild\nimpact\non\nSNR\nas\nwell\nand\nis\nnot\ntaken\ninto\naccount\nfor\nthese\nestimates.\nFor\nthis\nreason,\nmaximizing\nclock\nsource\namplitudes\nat\nthe\nADC\nclock\ninputs\nis\nrecommended,\nthough\nnot\nrequired\n(faster\nslope\nis\ndesirable\nfor\njitter-related\nSNR).\nFor\nmore\ninformation\non\nclocking\nhigh-speed\nADCs,\nsee\napplication\nnote\nSLWA034\n,\nImplementing\na\nCDC7005\nLow\nJitter\nClock\nSolution\nFor\nHigh-Speed,\nHigh-IF\nADC\nDevices\n.\nRecommended\nclock\ndistribution\nchips\n(CDCs)\nare\nthe\nTI\nCDC7005\n,\nthe\nCDCM7005\n,\nand\nthe\nCDCE72010\n.\nDepending\non\nthe\njitter\nrequirements,\na\nband\npass\nfilter\n(BPF)\nis\nsometimes\nrequired\nbetween\nthe\nCDC\nand\nthe\nADC.\nIf\nthe\ninsertion\nloss\nof\nthe\nBPF\ncauses\nthe\nclock\namplitude\nto\nbe\ntoo\nlow\nfor\nthe\nADC,\nor\nthe\nclock\nsource\namplitude\nis\ntoo\nlow\nto\nbegin\nwith,\nan\ninexpensive\namplifier\ncan\nbe\nplaced\nbetween\nthe\nCDC\nand\nthe\nBPF.\nFigure\n65\nrepresents\na\nscenario\nwhere\nan\nLVCMOS\nsingle-ended\nclock\noutput\nis\nused\nfrom\na\nTI\nCDCM7005\nwith\nthe\nclock\nsignal\npath\noptimized\nfor\nmaximum\namplitude\nand\nminimum\njitter.\nThis\ntype\nof\nconditioning\nmight\ngenerally\nbe\nwell-suited\nfor\nuse\nwith\ngreater\nthan\n250\nMHz\nof\ninput\nfrequency.\nThe\njitter\nof\nthis\nsetup\nis\ndifficult\nto\nestimate\nand\nrequires\na\ncareful\nphase\nnoise\nanalysis\nof\nthe\nclock\npath.\nThe\nBPF\n(and\npossibly\na\nlow-cost\namplifier\nbecause\nof\ninsertion\nloss\nin\nthe\nBPF)\ncan\nimprove\nthe\njitter\nbetween\nthe\nCDC\nand\nADC\nwhen\nthe\njitter\nprovided\nby\nthe\nCDC\nis\nstill\nnot\nadequate.\nThe\ntotal\njitter\nat\nthe\nCDCM7005\noutput\ndepends\nlargely\non\nthe\nphase\nnoise\nof\nthe\nVCXO\nselected,\nas\nwell\nas\nthe\nCDCM7005,\nand\ntypically\nhas\n50\nfs\n–\n100\nfs\nof\nrms\njitter.\nIf\nit\nis\ndetermined\nthat\nthe\njitter\nfrom\nthe\nCDCM7005\nwith\na\nVCXO\nis\nsufficient\nwithout\nfurther\nconditioning,\nit\nis\npossible\nto\nclock\nthe\nADS5463/ADS54RF63\ndirectly\nfrom\nthe\nCDCM7005\nusing\ndifferential\nLVPECL\noutputs,\nas\nillustrated\nin\nFigure\n66\n(see\nthe\nCDCM7005\ndata\nsheet\nfor\nthe\nexact\nschematic).\nThis\nscenario\nmay\nbe\nmore\nsuitable\nfor\nless\nthan\n150\nMHz\nof\ninput\nfrequency\nwhere\njitter\nis\nnot\nas\ncritical.\nA\ncareful\nanalysis\nof\nthe\nrequired\njitter\nand\nof\nthe\ncomponents\ninvolved\nis\nrecommended\nbefore\ndetermining\nthe\nproper\napproach.\n34\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nLow-Jitter□Clock□Distribution\n500□MHzBPF XFMR AMPAMP and/or□BPF□are□Optional\nThis□is□an□Example□Block□Diagram.ADC\nADS5463\nVCOREF\nCDC\n(Clock□Distribution□Chip)\nCDCM70051000□MHz□(to Transmit□DAC)\n125□MHz□(to□DSP)\n250□MHz□(to□FPGA)\nTo□OtherBoard□Master\nReference□Clock\n(High□or□Low□Jitter)\n10□MHz\nLow-Jitter□Oscillator\n1000□MHzLVCMOS\nLVPECL\nor\nLVCMOSCLKIN\nCLKIN\n.\n.\n.\nB0268-03 \nThis□is□an□Example□Block□Diagram.Low-Jitter□Clock□Distribution\nADC\nADS5463\nVCOREF\nCDC\n(Clock□Distribution□Chip)\nCDCM70051000□MHz□(to Transmit□DAC)\n125□MHz□(to□DSP)\n250□MHz□(to□FPGA)\nTo□OtherBoard□Master\nReference□Clock\n(High□or□Low□Jitter)\n10□MHz500□MHz\nLow-Jitter□Oscillator\n1000□MHzLVPECL\nLVPECL\nor\nLVCMOSCLKIN\nCLKIN\n.\n.\n.\nB0343-01 \nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nConsult\nthe\nCDCM7005\ndata\nsheet\nfor\nproper\nschematic\nand\nspecifications\nregarding\nallowable\ninput\nand\noutput\nfrequency\nand\namplitude\nranges.\nFigure\n65.\nOptimum\nJitter\nClock\nCircuit\nConsult\nthe\nCDCM7005\ndata\nsheet\nfor\nproper\nschematic\nand\nspecifications\nregarding\nallowable\ninput\nand\noutput\nfrequency\nand\namplitude\nranges.\nFigure\n66.\nAcceptable\nJitter\nClock\nCircuit\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n35\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nDigital\nOutputs\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nThe\nADC\nprovides\n12\nLVDS-compatible,\noffset\nbinary\ndata\noutputs\n(D11\nto\nD0;\nD11\nis\nthe\nMSB\nand\nD0\nis\nthe\nLSB),\na\ndata-ready\nsignal\n(DRY),\nand\nan\nover-range\nindicator\n(OVR).\nIt\nis\nrecommended\nto\nuse\nthe\nDRY\nsignal\nto\ncapture\nthe\noutput\ndata\nof\nthe\nADS5463/ADS54RF63.\nDRY\nis\nsource-synchronous\nto\nthe\nDATA/OVR\noutputs\nand\noperates\nat\nthe\nsame\nfrequency,\ncreating\na\nhalf-rate\nDDR\ninterface\nthat\nupdates\ndata\non\nboth\nthe\nrising\nand\nfalling\nedges\nof\nDRY.\nIt\nis\nrecommended\nthat\nthe\ncapacitive\nloading\non\nthe\ndigital\noutputs\nbe\nminimized.\nHigher\ncapacitance\nshortens\nthe\ndata-valid\ntiming\nwindow.\nThe\nvalues\ngiven\nfor\ntiming\n(see\nFigure\n1\n)\nwere\nobtained\nwith\na\nmeasured\n10-pF\nparasitic\nboard\ncapacitance\nto\nground\non\neach\nLVDS\nline\n(or\n5-pF\ndifferential\nparasitic\ncapacitance).\nWhen\nsetting\nthe\ntime\nrelationship\nbetween\nDRY\nand\nDATA\nat\nthe\nreceiving\ndevice,\nit\nis\ngenerally\nrecommended\nthat\nsetup\ntime\nbe\nmaximized,\nbut\nthis\npartially\ndepends\non\nthe\nsetup\nand\nhold\ntimes\nof\nthe\ndevice\nreceiving\nthe\ndigital\ndata\n(like\nan\nFPGA,\nField\nProgrammable\nGate\nArray).\nSince\nDRY\nand\nDATA\nare\ncoincident,\nit\nwill\nlikely\nbe\nnecessary\nto\ndelay\neither\nDRY\nor\nDATA\nsuch\nthat\nsetup\ntime\nis\nmaximized.\nReferencing\nFigure\n1\n,\nthe\npolarity\nof\nDRY\nwith\nrespect\nto\nthe\nsample\nN\ndata\noutput\ntransition\nis\nundetermined\nbecause\nof\nthe\nunknown\nstartup\nlogic\nlevel\nof\nthe\nclock\ndivider\nthat\ngenerates\nthe\nDRY\nsignal\n(DRY\nis\na\nfrequency\ndivide-by-two\nof\nCLK).\nEither\nthe\nrising\nor\nthe\nfalling\nedge\nof\nDRY\nwill\nbe\ncoincident\nwith\nsample\nN\nand\nthe\npolarity\nof\nDRY\ncould\ninvert\nwhen\npower\nis\ncycled\noff/on.\nData\ncapture\nfrom\nthe\ntransition\nand\nnot\nthe\npolarity\nof\nDRY\nis\nrecommended,\nbut\nnot\nrequired.\nIf\nthe\nsynchronization\nof\nmultiple\nADS5463/ADS54RF63\ndevices\nis\nrequired,\nit\nmight\nbe\nnecessary\nto\nuse\na\nform\nof\nthe\nCLKIN\nsignal\nrather\nthan\nDRY\nto\ncapture\nthe\ndata.\nStudying\nthe\ntiming\ncharacteristics,\nit\ncan\nbe\nseen\nthat\nthe\nADS54RF63\noffers\nmore\ntightly\ncontrolled\ntiming\nparameters\nthan\nthe\nADS5463.\nDepending\non\nthe\nsetup/hold\nrequirements\nof\nthe\nFPGA\nin\nuse,\nit\nmay\nbe\npossible\nto\nuse\nthe\nDRY\nfrom\na\nsingle\nADS54RF63\nto\nlatch\ndata\ninto\nthe\nFPGA\nfrom\nmultiple\nADS54RF63.\nThis\nwould\nprove\nmuch\nmore\ndifficult\nwith\nthe\nADS5463\nat\nfull\nclock\nspeed\ndue\nto\nmore\nrestrictive\ntiming\nparameters.\nThe\nDRY\nfrequency\nis\nidentical\non\nthe\nADS5463/ADS54RF63\nto\nthe\nADS5474\n(where\nDRY\nequals\nhalf\nof\nthe\nCLK\nfrequency),\nbut\ndifferent\nto\nthe\npin-similar\nADS5444/ADS5440\n(where\nDRY\nequals\nthe\nCLK\nfrequency).\nThe\nLVDS\noutputs\nall\nrequire\nan\nexternal\n100-\nΩ\nload\nbetween\neach\noutput\npair\nin\norder\nto\nmeet\nthe\nexpected\nLVDS\nvoltage\nlevels.\nFor\nlong\ntrace\nlengths,\nit\nmay\nbe\nnecessary\nto\nplace\na\n100-\nΩ\nload\non\neach\ndigital\noutput\nas\nclose\nto\nthe\nADC\nas\npossible\nand\nanother\n100-\nΩ\ndifferential\nload\nat\nthe\nend\nof\nthe\nLVDS\ntransmission\nline\nto\nprovide\nmatched\nimpedance\nand\navoid\nsignal\nreflections.\nThe\neffective\nload\nin\nthis\ncase\nreduces\nthe\nLVDS\nvoltage\nlevels\nby\nhalf.\nThe\nOVR\noutput\nequals\na\nlogic\nhigh\nwhen\nthe\n12-bit\noutput\nword\nattempts\nto\nexceed\neither\nall\n0s\nor\nall\n1s.\nThe\ndigital\noutputs\nwill\nclip\nto\nall\n0s\nor\nall\n1s\nif\nthe\ninput\nis\nout\nof\nrange.\nThe\nOVR\nsignal\nis\nprovided\nas\nan\nindicator\nthat\nthe\nanalog\ninput\nsignal\nexceeded\nthe\nfull-scale\ninput\nlimit\nof\napproximately\n2.2\nV\nPP\n(\n±\ngain\nerror).\nThe\nOVR\nindicator\nis\nprovided\nfor\nsystems\nthat\nuse\ngain\ncontrol\nto\nkeep\nthe\nanalog\ninput\nsignal\nwithin\nacceptable\nlimits.\n36\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nPower\nSupplies\nf − Frequency − MHz405060708090100PSRR − Power Supply Rejection Ratio − dB\nG032AVDD5\nfS = 500 MSPS\nfIN = NoneAVDD3\n0.01 0.1 1 100 10\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nThe\nADS5463/ADS54RF63\nuses\nthree\npower\nsupplies.\nFor\nthe\nanalog\nportion\nof\nthe\ndesign,\na\n5-V\nand\n3.3-V\nsupply\n(AVDD5\nand\nAVDD3)\nare\nused,\nwhile\nthe\ndigital\nportion\nuses\na\n3.3-V\nsupply\n(DVDD3).\nThe\nuse\nof\nlow-noise\npower\nsupplies\nwith\nadequate\ndecoupling\nis\nrecommended.\nLinear\nsupplies\nare\npreferred\nto\nswitched\nsupplies;\nswitched\nsupplies\ntend\nto\ngenerate\nmore\nnoise\ncomponents\nthat\ncan\nbe\ncoupled\nto\nthe\nADS5463/ADS54RF63.\nHowever,\nthe\nPSRR\nvalue\nand\nthe\nplot\nshown\nin\nFigure\n67\nwere\nobtained\nwithout\nbulk\nsupply\ndecoupling\ncapacitors.\nWhen\nbulk\n(0.1\nµ\nF)\ndecoupling\ncapacitors\nare\nused,\nthe\nboard-level\nPSRR\nis\nmuch\nhigher\nthan\nthe\nstated\nvalue\nfor\nthe\nADC.\nThe\nuser\nmay\nbe\nable\nto\nsupply\npower\nto\nthe\ndevice\nwith\na\nless-than-ideal\nsupply\nand\nstill\nachieve\ngood\nperformance.\nIt\nis\nnot\npossible\nto\nmake\na\nsingle\nrecommendation\nfor\nevery\ntype\nof\nsupply\nand\nlevel\nof\ndecoupling\nfor\nall\nsystems.\nIf\nthe\nnoise\ncharacteristics\nof\nthe\navailable\nsupplies\nare\nunderstood,\na\nstudy\nof\nthe\nPSRR\ndata\nfor\nthe\nADS5463/ADS54RF63\nmay\nprovide\nthe\nuser\nwith\nenough\ninformation\nto\nselect\nnoisy\nsupplies\nif\nthe\nperformance\nis\nstill\nacceptable\nwithin\nthe\nfrequency\nrange\nof\ninterest.\nThe\npower\nconsumption\nof\nthe\nADS5463/ADS54RF63\ndoes\nnot\nchange\nsubstantially\nover\nclock\nrate\nor\ninput\nfrequency\nas\na\nresult\nof\nthe\narchitecture\nand\nprocess.\nThe\nDVDD3\nPSRR\nis\nsuperior\nto\nboth\nthe\nAVDD5\nand\nAVDD3\nso\nwas\nnot\ngraphed.\nBecause\nthere\nare\ntwo\ndiodes\nconnected\nin\nreverse\nbetween\nAVDD3\nand\nDVDD3\ninternally,\na\npower-up\nsequence\nis\nrecommended.\nWhen\nthere\nis\na\ndelay\nin\npower\nup\nbetween\nthese\ntwo\nsupplies,\nthe\none\nthat\nlags\ncould\nhave\ncurrent\nsinking\nthrough\nan\ninternal\ndiode\nbefore\nit\npowers\nup.\nThe\nsink\ncurrent\ncan\nbe\nlarge\nor\nsmall\ndepending\non\nthe\nimpedance\nof\nthe\nexternal\nsupply\nand\ncould\ndamage\nthe\ndevice\nor\naffect\nthe\nsupply\nsource.\nThe\nbest\npower\nup\nsequence\nis\none\nof\nthe\nfollowing\noptions\n(regardless\nof\nwhen\nAVDD5\npowers\nup):\n•\nPower\nup\nboth\nAVDD3\nand\nDVDD3\nat\nthe\nsame\ntime\n(best\nscenario),\nOR\n•\nKeep\nthe\nvoltage\ndifference\nless\nthan\n0.8\nV\nbetween\nAVDD3\nand\nDVDD3\nduring\nthe\npower\nup\n(0.8\nV\nis\nnot\na\nhard\nspecification\n-\na\nsmaller\ndelta\nbetween\nsupplies\nis\nsafer).\nIf\nthe\nabove\nsequences\nare\nnot\npractical\nthen\nthe\nsink\ncurrent\nfrom\nthe\nsupply\nneeds\nto\nbe\ncontrolled\nor\nprotection\nadded\nexternally.\nThe\nmax\ntransient\ncurrent\n(on\nthe\norder\nof\nµ\nsec)\nfor\nthe\nDVDD3\nor\nAVDD3\npin\nis\n500\nmA\nto\navoid\npotential\ndamage\nto\nthe\ndevice\nor\nreduce\nits\nlifetime.\nThe\nvalues\nfor\nthe\nanalog\nand\nclock\ninputs\ngiven\nin\nthe\nAbsolute\nMaximum\nRatings\nare\nvalid\nwhen\nthe\nsupplies\nare\non.\nWhen\nthe\npower\nsupplies\nare\noff\nand\nthe\nclock\nor\nanalog\ninputs\nare\nstill\nbeing\nactively\ndriven,\nthe\ninput\nvoltage\nand\ncurrent\nneed\nto\nbe\nlimited\nto\navoid\ndevice\ndamage.\nIf\nthe\nADC\nsupplies\nare\noff,\nmax/min\ncontinuous\ndc\nvoltage\nis\n±\n0.95\nV\nand\nmax\ndc\ncurrent\nis\n20\nmA\nfor\neach\ninput\npin\n(clock\nor\nanalog),\nrelative\nto\nground.\nFigure\n67.\nPSRR\nversus\nSupply\nInjected\nFrequency\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n37\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nOperational\nLifetime\nTJ − Continuous Junction T emperature − °C80 90 100 110 120 130 140 150 160 170 180Estimated Life − Y ears\nG0531101k\n100\n130 140 150 160 170 180 190 200\nTJ − Continuous Junction T emperature − °CEstimated Life − Y ears\nG0540.11100\n10\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nIt\nis\nimportant\nfor\napplications\nthat\nanticipate\nrunning\ncontinuously\nfor\nlong\nperiods\nof\ntime\nnear\nthe\nmaximum-rated\nambient\ntemperature\nof\n+85\n°\nC\nto\nconsider\nthe\ndata\nshown\nin\nFigure\n68\nand\nFigure\n69\n.\nReferring\nto\nthe\nThermal\nCharacteristics\ntable,\nthe\nworst-case\noperating\ncondition\nwith\nno\nairflow\nhas\na\nthermal\nrise\nof\n23.7\n°\nC/W.\nAt\napproximately\n2.2\nW\nof\nnormal\npower\ndissipation,\nat\na\nmaximum\nambient\nof\n+85\n°\nC\nwith\nno\nairflow,\nthe\njunction\ntemperature\nof\nthe\nADS5463\nreaches\napproximately\n+85\n°\nC\n+\n23.7\n°\nC/W\n×\n2.2\nW\n=\n+137\n°\nC\nand\ntherefore\nthe\nexpected\nlifetime\nis\napproximately\n8\nyears\ndue\nto\nan\nelectro\nmigration\nfailure\nand\n18\nyears\ndue\nto\na\nwirebonding\nfailure.\nBeing\neven\nmore\nconservative\nand\naccounting\nfor\nthe\nmaximum\npossible\npower\ndissipation\nthat\nis\nensured\n(2.4\nW),\nthe\njunction\ntemperature\nbecomes\nnearly\n+142\n°\nC.\nAs\nFigure\n68\nand\nFigure\n69\nshow,\nthis\noperating\ncondition\nlimits\nthe\nexpected\nlifetime\nof\nthe\nADS5463\neven\nmore.\nOperation\nat\n+85\n°\nC\ncontinuously\nmay\nrequire\nairflow\nor\nan\nadditional\nheatsink\nin\norder\nto\ndecrease\nthe\ninternal\njunction\ntemperature\nand\nincrease\nthe\nexpected\nlifetime.\nAn\nairflow\nof\n250\nLFM\n(linear\nfeet\nper\nminute)\nreduces\nthe\nthermal\nresistance\nto\n16.4\n°\nC/W,\nthe\nmaximum\njunction\ntemperature\nto\n+124\n°\nC\nand\nthe\nexpected\nlifetime\nto\nover\n10\nyears,\nassuming\na\nworst-case\nof\n2.4\nW\nand\n+85\n°\nC\nambient.\nOf\ncourse,\noperation\nat\nlower\nambient\ntemperatures\ngreatly\nincreases\nthe\nexpected\nlifetime.\nThe\nADS5463/ADS54RF63\nperformance\nover\ntemperature\nis\nquite\ngood\nand\ncan\nbe\nseen\nstarting\nin\nFigure\n19\n.\nAlthough\nthe\ntypical\nplots\nshow\ngood\nperformance\nat\n+100\n°\nC,\nthe\ndevice\nis\nonly\nrated\nfrom\n–\n40\n°\nC\nto\n+85\n°\nC.\nFor\ncontinuous\noperation\nat\ntemperatures\nnear\nor\nabove\nthe\nmaximum,\naside\nfrom\nperformance\ndegradation,\nthe\nexpected\nprimary\nnegative\neffect\nis\na\nshorter\ndevice\nlifetime.\nFigure\n68.\nOperating\nLife\nDerating\nChart,\nElectro\nFigure\n69.\nOperating\nLife\nDerating\nChart,\nWirebound\nMigration\nFail\nMode\nVoiding\nFail\nMode\n38\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nLayout\nInformation\nPowerPAD\nPackage\nAssembly\nProcess\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nThe\nevaluation\nboard\nrepresents\na\ngood\nguideline\nof\nhow\nto\nlay\nout\nthe\nboard\nto\nobtain\nmaximum\nperformance\nfrom\nthe\nADS5463/ADS54RF63.\nGeneral\ndesign\nrules,\nsuch\nas\nthe\nuse\nof\nmultilayer\nboards,\nsingle\nground\nplane\nfor\nADC\nground\nconnections,\nand\nlocal\ndecoupling\nceramic\nchip\ncapacitors,\nshould\nbe\napplied.\nThe\ninput\ntraces\nshould\nbe\nisolated\nfrom\nany\nexternal\nsource\nof\ninterference\nor\nnoise,\nincluding\nthe\ndigital\noutputs\nas\nwell\nas\nthe\nclock\ntraces.\nThe\nclock\nsignal\ntraces\nshould\nalso\nbe\nisolated\nfrom\nother\nsignals,\nespecially\nin\napplications\nwhere\nlow\njitter\nis\nrequired\nlike\nhigh\nIF\nsampling.\nBesides\nperformance-oriented\nrules,\ncare\nmust\nbe\ntaken\nwhen\nconsidering\nthe\nheat\ndissipation\nof\nthe\ndevice.\nThe\nthermal\nheat\nsink\nshould\nbe\nsoldered\nto\nthe\nboard\nas\ndescribed\nin\nthe\nPowerPAD\nPackage\nsection.\nSee\nADS5463\nEVM\nUser\nGuide\n(\nSLAU194\n)\non\nthe\nTI\nweb\nsite\nfor\nthe\nevaluation\nboard\nschematic.\nThe\nPowerPAD\npackage\nis\na\nthermally\nenhanced\nstandard-size\nIC\npackage\ndesigned\nto\neliminate\nthe\nuse\nof\nbulky\nheatsinks\nand\nslugs\ntraditionally\nused\nin\nthermal\npackages.\nThis\npackage\ncan\nbe\neasily\nmounted\nusing\nstandard\nprinted\ncircuit\nboard\n(PCB)\nassembly\ntechniques\nand\ncan\nbe\nremoved\nand\nreplaced\nusing\nstandard\nrepair\nprocedures.\nThe\nPowerPAD\npackage\nis\ndesigned\nso\nthat\nthe\nleadframe\ndie\npad\n(or\nthermal\npad)\nis\nexposed\non\nthe\nbottom\nof\nthe\nIC.\nThis\nprovides\nan\nextremely\nlow\nthermal\nresistance\npath\nbetween\nthe\ndie\nand\nthe\nexterior\nof\nthe\npackage.\nThe\nthermal\npad\non\nthe\nbottom\nof\nthe\nIC\ncan\nthen\nbe\nsoldered\ndirectly\nto\nthe\nprinted\ncircuit\nboard\n(PCB),\nusing\nthe\nPCB\nas\na\nheatsink.\n1.\nPrepare\nthe\nPCB\ntop-side\netch\npattern\nincluding\netch\nfor\nthe\nleads\nas\nwell\nas\nthe\nthermal\npad\nas\nillustrated\nin\nthe\nMechanical\nData\nsection.\n2.\nPlace\na\n6-by-6\narray\nof\nthermal\nvias\nin\nthe\nthermal\npad\narea.\nThese\nholes\nshould\nbe\n13\nmils\nin\ndiameter.\nThe\nsmall\nsize\nprevents\nwicking\nof\nthe\nsolder\nthrough\nthe\nholes.\n3.\nIt\nis\nrecommended\nto\nplace\na\nsmall\nnumber\nof\n25-mil-diameter\nholes\nunder\nthe\npackage,\nbut\noutside\nthe\nthermal\npad\narea,\nto\nprovide\nan\nadditional\nheat\npath.\n4.\nConnect\nall\nholes\n(both\ninside\nand\noutside\nthe\nthermal\npad\narea)\nto\nan\ninternal\ncopper\nplane\n(such\nas\na\nground\nplane).\n5.\nDo\nnot\nuse\nthe\ntypical\nweb\nor\nspoke\nvia-connection\npattern\nwhen\nconnecting\nthe\nthermal\nvias\nto\nthe\nground\nplane.\nThe\nspoke\npattern\nincreases\nthe\nthermal\nresistance\nto\nthe\nground\nplane.\n6.\nThe\ntop-side\nsolder\nmask\nshould\nleave\nexposed\nthe\nterminals\nof\nthe\npackage\nand\nthe\nthermal\npad\narea.\n7.\nCover\nthe\nentire\nbottom\nside\nof\nthe\nPowerPAD\nvias\nto\nprevent\nsolder\nwicking.\n8.\nApply\nsolder\npaste\nto\nthe\nexposed\nthermal\npad\narea\nand\nall\nof\nthe\npackage\nterminals.\nFor\nmore\ndetailed\ninformation\nregarding\nthe\nPowerPAD\npackage\nand\nits\nthermal\nproperties,\nsee\neither\nthe\nPowerPAD\nMade\nEasy\napplication\nbrief\n(\nSLMA004\n)\nor\nthe\nPowerPAD\nThermally\nEnhanced\nPackage\napplication\nreport\n(\nSLMA002\n).\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n39\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nDEFINITION\nOF\nSPECIFICATIONS\nSNR/C004310log10PS\nPN\n(4)\nSINAD/C004310log10PS\nPN/C0041PD\n(5)\nTHD/C004310log10PS\nPD\n(6)\nADS5463\nADS54RF63\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\n...................................................................................................................................................\nwww.ti.com\nPSRR\nis\na\nmeasure\nof\nthe\nability\nto\nreject\nfrequencies\npresent\non\nthe\npower\nsupply.\nThe\ninjected\nfrequency\nAnalog\nBandwidth\nlevel\nis\ntranslated\ninto\ndBFS,\nthe\nspur\nin\nthe\noutput\nThe\nanalog\ninput\nfrequency\nat\nwhich\nthe\npower\nof\nthe\nFFT\nis\nmeasured\nin\ndBFS,\nand\nthe\ndifference\nis\nthe\nfundamental\nis\nreduced\nby\n3\ndB\nwith\nrespect\nto\nthe\nPSRR\nin\ndB.\nThe\nmeasurement\ncalibrates\nout\nthe\nlow-frequency\nvalue\nbenefit\nof\nthe\nboard\nsupply\ndecoupling\ncapacitors.\nAperture\nDelay\nSignal-to-Noise\nRatio\n(SNR)\nThe\ndelay\nin\ntime\nbetween\nthe\nrising\nedge\nof\nthe\ninput\nSNR\nis\nthe\nratio\nof\nthe\npower\nof\nthe\nfundamental\n(P\nS\n)\nsampling\nclock\nand\nthe\nactual\ntime\nat\nwhich\nthe\nto\nthe\nnoise\nfloor\npower\n(P\nN\n),\nexcluding\nthe\npower\nat\nsampling\noccurs\ndc\nand\nin\nthe\nfirst\nfive\nharmonics.\nAperture\nUncertainty\n(Jitter)\nThe\nsample-to-sample\nvariation\nin\naperture\ndelay\nClock\nPulse\nDuration/Duty\nCycle\nSNR\nis\neither\ngiven\nin\nunits\nof\ndBc\n(dB\nto\ncarrier)\nThe\nduty\ncycle\nof\na\nclock\nsignal\nis\nthe\nratio\nof\nthe\ntime\nwhen\nthe\nabsolute\npower\nof\nthe\nfundamental\nis\nused\nthe\nclock\nsignal\nremains\nat\na\nlogic\nhigh\n(clock\npulse\nas\nthe\nreference,\nor\ndBFS\n(dB\nto\nfull\nscale)\nwhen\nthe\nduration)\nto\nthe\nperiod\nof\nthe\nclock\nsignal,\nexpressed\npower\nof\nthe\nfundamental\nis\nextrapolated\nto\nthe\nas\na\npercentage.\nconverter\n’\ns\nfull-scale\nrange.\nDifferential\nNonlinearity\n(DNL)\nSignal-to-Noise\nand\nDistortion\n(SINAD)\nAn\nideal\nADC\nexhibits\ncode\ntransitions\nat\nanalog\ninput\nSINAD\nis\nthe\nratio\nof\nthe\npower\nof\nthe\nfundamental\nvalues\nspaced\nexactly\n1\nLSB\napart.\nDNL\nis\nthe\n(P\nS\n)\nto\nthe\npower\nof\nall\nthe\nother\nspectral\ncomponents\ndeviation\nof\nany\nsingle\nstep\nfrom\nthis\nideal\nvalue,\nincluding\nnoise\n(P\nN\n)\nand\ndistortion\n(P\nD\n),\nbut\nexcluding\nmeasured\nin\nunits\nof\nLSB.\ndc.\nCommon-Mode\nRejection\nRatio\n(CMRR)\nCMRR\nmeasures\nthe\nability\nto\nreject\nsignals\nthat\nare\npresented\nto\nboth\nanalog\ninputs\nsimultaneously.\nThe\ninjected\ncommon-mode\nfrequency\nlevel\nis\ntranslated\nSINAD\nis\neither\ngiven\nin\nunits\nof\ndBc\n(dB\nto\ncarrier)\ninto\ndBFS,\nthe\nspur\nin\nthe\noutput\nFFT\nis\nmeasured\nin\nwhen\nthe\nabsolute\npower\nof\nthe\nfundamental\nis\nused\ndBFS,\nand\nthe\ndifference\nis\nthe\nCMRR\nin\ndB.\nas\nthe\nreference,\nor\ndBFS\n(dB\nto\nfull\nscale)\nwhen\nthe\nEffective\nNumber\nof\nBits\n(ENOB)\npower\nof\nthe\nfundamental\nis\nextrapolated\nto\nthe\nENOB\nis\na\nmeasure\nin\nunits\nof\nbits\nof\na\nconverter\'s\nconverter\n’\ns\nfull-scale\nrange.\nperformance\nas\ncompared\nto\nthe\ntheoretical\nlimit\nTemperature\nDrift\nbased\non\nquantization\nnoise\nTemperature\ndrift\n(with\nrespect\nto\ngain\nerror\nand\nENOB\n=\n(SINAD\n–\n1.76)/6.02\noffset\nerror)\nspecifies\nthe\nchange\nfrom\nthe\nvalue\nat\nthe\nnominal\ntemperature\nto\nthe\nvalue\nat\nT\nMIN\nor\nT\nMAX\n.\nGain\nError\nIt\nis\ncomputed\nas\nthe\nmaximum\nvariation\nthe\nGain\nerror\nis\nthe\ndeviation\nof\nthe\nADC\nactual\ninput\nparameters\nover\nthe\nwhole\ntemperature\nrange\ndivided\nfull-scale\nrange\nfrom\nits\nideal\nvalue,\ngiven\nas\na\nby\nT\nMIN\n–\nT\nMAX\n.\npercentage\nof\nthe\nideal\ninput\nfull-scale\nrange.\nTotal\nHarmonic\nDistortion\n(THD)\nIntegral\nNonlinearity\n(INL)\nTHD\nis\nthe\nratio\nof\nthe\npower\nof\nthe\nfundamental\n(P\nS\n)\nINL\nis\nthe\ndeviation\nof\nthe\nADC\ntransfer\nfunction\nfrom\nto\nthe\npower\nof\nthe\nfirst\nfive\nharmonics\n(P\nD\n).\na\nbest-fit\nline\ndetermined\nby\na\nleast-squares\ncurve\nfit\nof\nthat\ntransfer\nfunction.\nThe\nINL\nat\neach\nanalog\ninput\nvalue\nis\nthe\ndifference\nbetween\nthe\nactual\ntransfer\nfunction\nand\nthis\nbest-fit\nline,\nmeasured\nin\nunits\nof\nLSB.\nTHD\nis\ntypically\ngiven\nin\nunits\nof\ndBc\n(dB\nto\ncarrier).\nOffset\nError\nTwo-Tone\nIntermodulation\nDistortion\n(IMD3)\nOffset\nerror\nis\nthe\ndeviation\nof\noutput\ncode\nfrom\nIMD3\nis\nthe\nratio\nof\nthe\npower\nof\nthe\nfundamental\n(at\nmid-code\nwhen\nboth\ninputs\nare\ntied\nto\nfrequencies\nf\n1\n,\nf\n2\n)\nto\nthe\npower\nof\nthe\nworst\nspectral\ncommon-mode.\ncomponent\nat\neither\nfrequency\n2f\n1\n–\nf\n2\nor\n2f\n2\n–\nf\n1\n).\nIMD3\nis\ngiven\nin\nunits\nof\neither\ndBc\n(dB\nto\ncarrier)\nPower-Supply\nRejection\nRatio\n(PSRR)\nwhen\nthe\nabsolute\npower\nof\nthe\nfundamental\nis\nused\nas\nthe\nreference,\nor\ndBFS\n(dB\nto\nfull\nscale)\nwhen\nthe\npower\nof\nthe\nfundamental\nis\nextrapolated\nto\nthe\nconverter\n’\ns\nfull-scale\nrange.\n40\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nADS5463\nADS54RF63\nwww.ti.com\n...................................................................................................................................................\nSLAS515E\n–\nNOVEMBER\n2006\n–\nREVISED\nJULY\n2009\nREVISION\nHISTORY\nChanges\nfrom\nRevision\nD\n(FEBRUARY\n2009)\nto\nRevision\nE\n.........................................................................................\nPage\n•\nAdded\nAC\nto\nHigh\nAnalog\nInput\nSwing\nfeature\ndescription\n...................................................................................................\n1\n•\nChanged\nclock\nand\nanalog\ninputs\nand\ndata\noutputs\nin\nABSOLUTE\nMAXIMUM\nRATINGS\ntable\n.........................................\n2\nCopyright\n©\n2006\n–\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n41\nProduct\nFolder\nLink(s):\nADS5463\nADS54RF63\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS5463IPFP ACTIVE HTQFP PFP 8096RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 ADS5463I\nADS5463IPFPR ACTIVE HTQFP PFP 801000RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 ADS5463I\nADS54RF63IPFP ACTIVE HTQFP PFP 8096RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 ADS54RF63I\nADS54RF63IPFPR ACTIVE HTQFP PFP 801000RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 85 ADS54RF63I\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ADS5463 :\n•Enhanced Product: ADS5463-EP\n•Space: ADS5463-SP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nADS5463IPFP PFP HTQFP 80966 x 16 150 315135.9762018.717.2518.3\nADS54RF63IPFP PFP HTQFP 80966 x 16 150 315135.9762018.717.2518.3PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n\n\nwww.ti.com\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS5463IPFP

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD5): 4.75V to 5.25V
  - Analog Supply Voltage (AVDD3): 3.0V to 3.6V
  - Digital Supply Voltage (DVDD3): 3.0V to 3.6V
- **Current Ratings:**
  - AVDD5 Supply Current: 310 mA (typical)
  - AVDD3 Supply Current: 140 mA (typical)
  - DVDD3 Supply Current: 82 mA (typical)
- **Power Consumption:**
  - Total Power Dissipation: 2.2 W
- **Operating Temperature Range:**
  - -40°C to +85°C
- **Package Type:**
  - 80-Pin HTQFP PowerPAD™ (14 mm x 14 mm footprint)
- **Special Features:**
  - 12-bit resolution
  - 500 MSPS sampling rate
  - LVDS-compatible digital outputs
  - On-chip analog buffer
  - Very low latency: 3.5 clock cycles
  - High analog input swing without damage (>10 Vpp differential-AC signal)
- **Moisture Sensitive Level (MSL):**
  - Level 4 per JEDEC J-STD-020E

#### Description:
The **ADS5463** is a high-speed, 12-bit analog-to-digital converter (ADC) designed for applications requiring high performance and low latency. It operates at sampling rates of up to 500 MSPS and is capable of handling high-frequency input signals with a bandwidth of 2.3 GHz. The device features LVDS-compatible outputs, making it suitable for interfacing with high-speed digital systems.

#### Typical Applications:
The ADS5463 is commonly used in various applications, including:
- **Test and Measurement Instrumentation:** For precise data acquisition in laboratory and industrial settings.
- **Software-Defined Radio (SDR):** Enabling flexible and high-performance radio communications.
- **Data Acquisition Systems:** For capturing and processing analog signals in real-time.
- **Radar Systems:** Providing high-speed signal processing capabilities.
- **Communication Instrumentation:** Used in systems requiring high fidelity and low distortion in signal conversion.

This ADC is particularly beneficial in environments where high-speed data conversion is critical, such as in telecommunications, medical imaging, and industrial automation. Its robust design and performance characteristics make it a versatile choice for engineers looking to implement high-performance data acquisition solutions.