{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716215181377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716215181377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 11:26:21 2024 " "Processing started: Mon May 20 11:26:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716215181377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716215181377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta logisimTopLevelShell -c logisimTopLevelShell " "Command: quartus_sta logisimTopLevelShell -c logisimTopLevelShell" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716215181377 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716215181446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716215181559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716215181559 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1716215181586 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1716215181586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "logisimTopLevelShell.sdc " "Synopsys Design Constraints File file not found: 'logisimTopLevelShell.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716215181759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215181759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpgaGlobalClock fpgaGlobalClock " "create_clock -period 1.000 -name fpgaGlobalClock fpgaGlobalClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716215181760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_3\|carr main:CIRCUIT_0\|count4:count4_3\|carr " "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_3\|carr main:CIRCUIT_0\|count4:count4_3\|carr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716215181760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_2\|carr main:CIRCUIT_0\|count4:count4_2\|carr " "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_2\|carr main:CIRCUIT_0\|count4:count4_2\|carr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716215181760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_1\|carr main:CIRCUIT_0\|count4:count4_1\|carr " "create_clock -period 1.000 -name main:CIRCUIT_0\|count4:count4_1\|carr main:CIRCUIT_0\|count4:count4_1\|carr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716215181760 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LogisimClockComponent:BASE_1\|s_outputRegs\[0\] LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " "create_clock -period 1.000 -name LogisimClockComponent:BASE_1\|s_outputRegs\[0\] LogisimClockComponent:BASE_1\|s_outputRegs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716215181760 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716215181760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716215181761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716215181762 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716215181762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716215181767 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1716215181770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716215181771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.900 " "Worst-case setup slack is -2.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.900             -45.514 fpgaGlobalClock  " "   -2.900             -45.514 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.932 main:CIRCUIT_0\|count4:count4_3\|carr  " "   -0.302              -0.932 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -1.208 main:CIRCUIT_0\|count4:count4_2\|carr  " "   -0.301              -1.208 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246              -1.111 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "   -0.246              -1.111 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -1.063 main:CIRCUIT_0\|count4:count4_1\|carr  " "   -0.237              -1.063 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215181775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "    0.341               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 fpgaGlobalClock  " "    0.347               0.000 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 main:CIRCUIT_0\|count4:count4_2\|carr  " "    0.347               0.000 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 main:CIRCUIT_0\|count4:count4_1\|carr  " "    0.348               0.000 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 main:CIRCUIT_0\|count4:count4_3\|carr  " "    0.348               0.000 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215181783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215181785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215181790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 fpgaGlobalClock  " "   -3.000             -39.478 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "   -1.403              -7.015 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_1\|carr  " "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_2\|carr  " "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 main:CIRCUIT_0\|count4:count4_3\|carr  " "   -1.403              -5.612 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215181792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215181792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716215181799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716215181814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716215182816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716215182856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716215182860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.593 " "Worst-case setup slack is -2.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.593             -39.439 fpgaGlobalClock  " "   -2.593             -39.439 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.505 main:CIRCUIT_0\|count4:count4_3\|carr  " "   -0.182              -0.505 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.663 main:CIRCUIT_0\|count4:count4_2\|carr  " "   -0.180              -0.663 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.585 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "   -0.137              -0.585 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.543 main:CIRCUIT_0\|count4:count4_1\|carr  " "   -0.129              -0.543 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215182864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "    0.306               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 fpgaGlobalClock  " "    0.311               0.000 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 main:CIRCUIT_0\|count4:count4_1\|carr  " "    0.312               0.000 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 main:CIRCUIT_0\|count4:count4_2\|carr  " "    0.312               0.000 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 main:CIRCUIT_0\|count4:count4_3\|carr  " "    0.312               0.000 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215182866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215182871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215182873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 fpgaGlobalClock  " "   -3.000             -39.478 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "   -1.403              -7.015 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_1\|carr  " "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_2\|carr  " "   -1.403              -7.015 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 main:CIRCUIT_0\|count4:count4_3\|carr  " "   -1.403              -5.612 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215182878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215182878 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716215182885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716215183007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716215183008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.623 " "Worst-case setup slack is -0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -5.788 fpgaGlobalClock  " "   -0.623              -5.788 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 main:CIRCUIT_0\|count4:count4_3\|carr  " "    0.433               0.000 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 main:CIRCUIT_0\|count4:count4_2\|carr  " "    0.434               0.000 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "    0.469               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 main:CIRCUIT_0\|count4:count4_1\|carr  " "    0.473               0.000 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215183049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "    0.149               0.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 main:CIRCUIT_0\|count4:count4_2\|carr  " "    0.151               0.000 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 fpgaGlobalClock  " "    0.152               0.000 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 main:CIRCUIT_0\|count4:count4_1\|carr  " "    0.152               0.000 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 main:CIRCUIT_0\|count4:count4_3\|carr  " "    0.152               0.000 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215183064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215183068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716215183073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.896 fpgaGlobalClock  " "   -3.000             -29.896 fpgaGlobalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\]  " "   -1.000              -5.000 LogisimClockComponent:BASE_1\|s_outputRegs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 main:CIRCUIT_0\|count4:count4_1\|carr  " "   -1.000              -5.000 main:CIRCUIT_0\|count4:count4_1\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 main:CIRCUIT_0\|count4:count4_2\|carr  " "   -1.000              -5.000 main:CIRCUIT_0\|count4:count4_2\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 main:CIRCUIT_0\|count4:count4_3\|carr  " "   -1.000              -4.000 main:CIRCUIT_0\|count4:count4_3\|carr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716215183075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716215183075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716215183685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716215183685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716215183728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 11:26:23 2024 " "Processing ended: Mon May 20 11:26:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716215183728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716215183728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716215183728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716215183728 ""}
