Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 551dbaf710d24411b4d061edf54dc9fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_Registro_behav xil_defaultlib.sim_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [F:/Proyectos/Arquitectura de Computadoras/Primer Departamental/Practica9_Registro/Practica9_Registro.srcs/sim_1/new/sim_Registro.vhd:24]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [F:/Proyectos/Arquitectura de Computadoras/Primer Departamental/Practica9_Registro/Practica9_Registro.srcs/sim_1/new/sim_Registro.vhd:27]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'n' [F:/Proyectos/Arquitectura de Computadoras/Primer Departamental/Practica9_Registro/Practica9_Registro.srcs/sim_1/new/sim_Registro.vhd:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
