{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624911671878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624911671879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 17:20:51 2021 " "Processing started: Mon Jun 28 17:20:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624911671879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624911671879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta base_circuit_extended -c base_circuit_extended " "Command: quartus_sta base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624911671879 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624911672374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624911673081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624911673081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911673154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911673154 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624911674013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "base_circuit_extended.sdc " "Synopsys Design Constraints File file not found: 'base_circuit_extended.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624911674071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911674071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624911674076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " "create_clock -period 1.000 -name base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624911674076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name referee:ref\|stateD_reg.waitNClk referee:ref\|stateD_reg.waitNClk " "create_clock -period 1.000 -name referee:ref\|stateD_reg.waitNClk referee:ref\|stateD_reg.waitNClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624911674076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name referee:ref\|stateG_reg.waitNClk referee:ref\|stateG_reg.waitNClk " "create_clock -period 1.000 -name referee:ref\|stateG_reg.waitNClk referee:ref\|stateG_reg.waitNClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624911674076 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624911674076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624911674082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624911674083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624911674084 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624911674095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624911674151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624911674151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.152 " "Worst-case setup slack is -8.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.152            -227.105 referee:ref\|stateD_reg.waitNClk  " "   -8.152            -227.105 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.339            -219.297 referee:ref\|stateG_reg.waitNClk  " "   -7.339            -219.297 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.143            -691.471 clk  " "   -7.143            -691.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666              -8.891 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -4.666              -8.891 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911674152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.893 " "Worst-case hold slack is -2.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -82.720 clk  " "   -2.893             -82.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.601               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.779               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.892               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911674158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911674159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911674160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -270.012 clk  " "   -2.636            -270.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.216               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.270               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.384               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911674162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911674162 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624911674212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624911674277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624911676881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624911677037 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624911677050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624911677050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.118 " "Worst-case setup slack is -8.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.118            -230.152 referee:ref\|stateD_reg.waitNClk  " "   -8.118            -230.152 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.504            -221.877 referee:ref\|stateG_reg.waitNClk  " "   -7.504            -221.877 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.775            -667.666 clk  " "   -6.775            -667.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632              -8.963 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -4.632              -8.963 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911677050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.979 " "Worst-case hold slack is -2.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979             -85.256 clk  " "   -2.979             -85.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.485               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.644               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.867               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911677055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911677056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911677056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -284.024 clk  " "   -2.636            -284.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.284               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.297               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.378               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911677058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911677058 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624911677082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624911677315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624911679605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624911679759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624911679763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624911679763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.769 " "Worst-case setup slack is -4.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769            -338.191 clk  " "   -4.769            -338.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.617            -118.998 referee:ref\|stateD_reg.waitNClk  " "   -4.617            -118.998 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.803            -115.368 referee:ref\|stateG_reg.waitNClk  " "   -3.803            -115.368 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217              -4.079 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -2.217              -4.079 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911679764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.597 " "Worst-case hold slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -38.103 clk  " "   -1.597             -38.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.443               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.683               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.719               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911679771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911679772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911679773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.270 clk  " "   -2.636            -136.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.320               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.329               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.403               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911679775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911679775 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624911679802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624911680076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624911680081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624911680081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.271 " "Worst-case setup slack is -4.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.271            -112.936 referee:ref\|stateD_reg.waitNClk  " "   -4.271            -112.936 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.038            -278.092 clk  " "   -4.038            -278.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622            -109.656 referee:ref\|stateG_reg.waitNClk  " "   -3.622            -109.656 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050              -3.819 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "   -2.050              -3.819 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911680082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.606 " "Worst-case hold slack is -1.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606             -38.552 clk  " "   -1.606             -38.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.395               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.569               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.639               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911680086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911680087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624911680088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.377 clk  " "   -2.636            -136.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 referee:ref\|stateG_reg.waitNClk  " "    0.356               0.000 referee:ref\|stateG_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 referee:ref\|stateD_reg.waitNClk  " "    0.366               0.000 referee:ref\|stateD_reg.waitNClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION  " "    0.414               0.000 base_circuit:basis\|base_control:control\|fsm_main:main\|STATE.STEP_ACTIVATION " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624911680089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624911680089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624911681945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624911681947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624911681993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 17:21:21 2021 " "Processing ended: Mon Jun 28 17:21:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624911681993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624911681993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624911681993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624911681993 ""}
