Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mm"
Output Format                      : NGC
Target Device                      : xa6slx16-3-csg324

---- Source Options
Top Module Name                    : mm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\mm.v" into library work
Parsing module <mm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mm>.

Elaborating module <regs>.
WARNING:HDLCompiler:413 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\regs.v" Line 43: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:189 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\mm.v" Line 52: Size mismatch in connection of port <W_Data>. Formal port size is 33-bit while actual signal size is 32-bit.

Elaborating module <ram>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ram.v" Line 31: Size mismatch in connection of port <addra>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:634 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ram.v" Line 29: Net <clka> does not have a driver.
WARNING:HDLCompiler:634 - "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ram.v" Line 31: Net <addra> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mm>.
    Related source file is "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\mm.v".
    Summary:
	no macro.
Unit <mm> synthesized.

Synthesizing Unit <regs>.
    Related source file is "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\regs.v".
    Found 1024-bit register for signal <n0041[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 48.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 49.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <regs> synthesized.

Synthesizing Unit <ram>.
    Related source file is "D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\ram.v".
WARNING:Xst:647 - Input <addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <clka> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addra> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1024-bit register                                     : 1
# Multiplexers                                         : 34
 32-bit 32-to-1 multiplexer                            : 2
 33-bit 2-to-1 multiplexer                             : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <RAM_B> for timing and area information for instance <Data_RAM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 34
 32-bit 32-to-1 multiplexer                            : 2
 33-bit 2-to-1 multiplexer                             : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mm> ...

Optimizing unit <regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mm, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1763
#      GND                         : 2
#      LUT3                        : 1024
#      LUT5                        : 32
#      LUT6                        : 640
#      MUXF7                       : 64
#      VCC                         : 1
# FlipFlops/Latches                : 1024
#      FDCE                        : 1024
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 146
#      IBUF                        : 50
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : xa6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  18224     5%  
 Number of Slice LUTs:                 1696  out of   9112    18%  
    Number used as Logic:              1696  out of   9112    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1696
   Number with an unused Flip Flop:     672  out of   1696    39%  
   Number with an unused LUT:             0  out of   1696     0%  
   Number of fully used LUT-FF pairs:  1024  out of   1696    60%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         153
 Number of bonded IOBs:                 147  out of    232    63%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clk                                | BUFGP                                                                                                                              | 1024  |
N1                                 | NONE(FA1/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.405ns (Maximum Frequency: 711.617MHz)
   Minimum input arrival time before clock: 5.942ns
   Maximum output required time after clock: 5.905ns
   Maximum combinational path delay: 8.213ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.405ns (frequency: 711.617MHz)
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Delay:               1.405ns (Levels of Logic = 1)
  Source:            FA0/REG_Files_0_1023 (FF)
  Destination:       FA0/REG_Files_0_1023 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: FA0/REG_Files_0_1023 to FA0/REG_Files_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.651  FA0/REG_Files_0_1023 (FA0/REG_Files_0_1023)
     LUT3:I2->O            1   0.205   0.000  FA0/Mmux_n0045251 (FA0/n0045<31>)
     FDCE:D                    0.102          FA0/REG_Files_0_1023
    ----------------------------------------
    Total                      1.405ns (0.754ns logic, 0.651ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 8192 / 3072
-------------------------------------------------------------------------
Offset:              4.762ns (Levels of Logic = 3)
  Source:            W_Addr<0> (PAD)
  Destination:       FA0/REG_Files_0_1023 (FF)
  Destination Clock: Clk rising

  Data Path: W_Addr<0> to FA0/REG_Files_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.636  W_Addr_0_IBUF (W_Addr_0_IBUF)
     LUT5:I0->O           32   0.203   1.396  FA0/W_Addr[4]_Decoder_0_OUT<4><4>1 (FA0/W_Addr[4]_Decoder_0_OUT<4>)
     LUT3:I1->O            1   0.203   0.000  FA0/Mmux_n0072110 (FA0/n0072<0>)
     FDCE:D                    0.102          FA0/REG_Files_0_128
    ----------------------------------------
    Total                      4.762ns (1.730ns logic, 3.032ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 676 / 36
-------------------------------------------------------------------------
Offset:              5.942ns (Levels of Logic = 5)
  Source:            R_Addr_A<1> (PAD)
  Destination:       FA1/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination Clock: N1 rising

  Data Path: R_Addr_A<1> to FA1/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.222   2.431  R_Addr_A_1_IBUF (R_Addr_A_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  FA0/Mmux_R_Data_A_81 (FA0/Mmux_R_Data_A_81)
     LUT6:I2->O            1   0.203   0.000  FA0/Mmux_R_Data_A_3 (FA0/Mmux_R_Data_A_3)
     MUXF7:I1->O           2   0.140   0.616  FA0/Mmux_R_Data_A_2_f7 (R_Data_A_31_OBUF)
     begin scope: 'FA1/Data_RAM:dina<31>'
     RAMB8BWER:DIBDI15         0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      5.942ns (2.068ns logic, 3.874ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              5.905ns (Levels of Logic = 4)
  Source:            FA0/REG_Files_0_863 (FF)
  Destination:       R_Data_A<31> (PAD)
  Source Clock:      Clk rising

  Data Path: FA0/REG_Files_0_863 to R_Data_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  FA0/REG_Files_0_863 (FA0/REG_Files_0_863)
     LUT6:I2->O            1   0.203   0.827  FA0/Mmux_R_Data_A_81 (FA0/Mmux_R_Data_A_81)
     LUT6:I2->O            1   0.203   0.000  FA0/Mmux_R_Data_A_3 (FA0/Mmux_R_Data_A_3)
     MUXF7:I1->O           2   0.140   0.616  FA0/Mmux_R_Data_A_2_f7 (R_Data_A_31_OBUF)
     OBUF:I->O                 2.571          R_Data_A_31_OBUF (R_Data_A<31>)
    ----------------------------------------
    Total                      5.905ns (3.564ns logic, 2.341ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'N1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 2)
  Source:            FA1/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       douta<31> (PAD)
  Source Clock:      N1 rising

  Data Path: FA1/Data_RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to douta<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO15    1   1.850   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<31>)
     end scope: 'FA1/Data_RAM:douta<31>'
     OBUF:I->O                 2.571          douta_31_OBUF (douta<31>)
    ----------------------------------------
    Total                      5.000ns (4.421ns logic, 0.579ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               8.213ns (Levels of Logic = 5)
  Source:            R_Addr_A<1> (PAD)
  Destination:       R_Data_A<31> (PAD)

  Data Path: R_Addr_A<1> to R_Data_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.222   2.431  R_Addr_A_1_IBUF (R_Addr_A_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  FA0/Mmux_R_Data_A_81 (FA0/Mmux_R_Data_A_81)
     LUT6:I2->O            1   0.203   0.000  FA0/Mmux_R_Data_A_3 (FA0/Mmux_R_Data_A_3)
     MUXF7:I1->O           2   0.140   0.616  FA0/Mmux_R_Data_A_2_f7 (R_Data_A_31_OBUF)
     OBUF:I->O                 2.571          R_Data_A_31_OBUF (R_Data_A<31>)
    ----------------------------------------
    Total                      8.213ns (4.339ns logic, 3.874ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.405|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.634|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.84 secs
 
--> 

Total memory usage is 4516528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

