# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../centroid.srcs/sources_1/ip/acc_m01/sim/acc_m01.vhd" \
"../../../../centroid.srcs/sources_1/ip/acc_m10/sim/acc_m10.vhd" \

# Do not sort compile order
nosort
