I 000049 55 4007          1734112569961 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1734112569962 2024.12.13 11:56:09)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112569920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 10204         1734112570952 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1734112570952 2024.12.13 11:56:10)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112570936)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(4)(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(8)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(8)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
I 000049 55 1551          1734112571641 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734112571641 2024.12.13 11:56:11)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112571636)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1714          1734112572250 Behavioral
(_unit VHDL (sign_extend 0 4 (behavioral 0 11 ))
  (_version v32)
  (_time 1734112572250 2024.12.13 11:56:12)
  (_source (\./src/Sign_Extend.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112572248)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal imm ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~131 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1(d_11_0))(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1893          1734112572877 Behavioral
(_unit VHDL (suma4 0 6 (behavioral 0 15 ))
  (_version v32)
  (_time 1734112572877 2024.12.13 11:56:12)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112572849)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(2)(4)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((a_out)(counter)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 1533          1734112573463 behavior
(_unit VHDL (mux_rd 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734112573463 2024.12.13 11:56:13)
  (_source (\./src/mux_rd.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112573461)
    (_use )
  )
  (_object
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal salida_rd ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1557          1734112573986 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734112573985 2024.12.13 11:56:13)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112573982)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 9454          1734112574630 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 16 ))
  (_version v32)
  (_time 1734112574630 2024.12.13 11:56:14)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112574626)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(3)(1)(2)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(4))(_sensitivity(5)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3276          1734112594456 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734112594456 2024.12.13 11:56:34)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112594447)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__41(_architecture 5 0 41 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
I 000051 55 10016         1734112712497 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734112712497 2024.12.13 11:58:32)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112712492)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 36))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 4411          1734112770090 behavior
(_unit VHDL (decoder 0 4 (behavior 0 17 ))
  (_version v32)
  (_time 1734112770090 2024.12.13 11:59:30)
  (_source (\./src/decoder.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112770086)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dato ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs1 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~24}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{24~downto~20}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{19~downto~15}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 15))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{14~downto~11}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 7))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((dato_imm)(dato(d_31_20))))(_target(1))(_sensitivity(0(d_31_20))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((funct7)(dato(d_31_24))))(_target(2))(_sensitivity(0(d_31_24))))))
      (line__22(_architecture 2 0 22 (_assignment (_simple)(_alias((rs2)(dato(d_24_20))))(_target(3))(_sensitivity(0(d_24_20))))))
      (line__23(_architecture 3 0 23 (_assignment (_simple)(_alias((rs1)(dato(d_19_15))))(_target(4))(_sensitivity(0(d_19_15))))))
      (line__24(_architecture 4 0 24 (_assignment (_simple)(_alias((funct3)(dato(d_14_11))))(_target(5))(_sensitivity(0(d_14_11))))))
      (line__25(_architecture 5 0 25 (_assignment (_simple)(_alias((rd)(dato(d_11_7))))(_target(6))(_sensitivity(0(d_11_7))))))
      (line__26(_architecture 6 0 26 (_assignment (_simple)(_alias((opcode)(dato(d_6_0))))(_target(7))(_sensitivity(0(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 7 -1
  )
)
I 000049 55 3301          1734114733067 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734114733071 2024.12.13 12:32:13)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112594447)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(0)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__41(_architecture 5 0 41 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
V 000047 55 12418         1734117705124 tipo_r
(_unit VHDL (tipo_r 0 25 (tipo_r 0 33 ))
  (_version v32)
  (_time 1734117705124 2024.12.13 13:21:45)
  (_source (\./compile/tipo_r.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734117705101)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{4~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{4~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1338 0 89 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 117 (_component ALU )
    (_port
      ((alu_op)(BUS505))
      ((op1)(BUS176))
      ((op2)(BUS180))
      ((alu_resultado)(BUS513))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 125 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS192))
      ((a2)(BUS200))
      ((ad)(BUS184))
      ((clk)(clk))
      ((di)(BUS513))
      ((we)(NET352))
      ((do1)(BUS176))
      ((do2)(BUS180))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 137 (_component decoder )
    (_port
      ((dato)(BUS105))
      ((funct3)(BUS224))
      ((funct7)(BUS208))
      ((opcode)(BUS216))
      ((rd)(BUS184))
      ((rs1)(BUS192))
      ((rs2)(BUS200))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 148 (_component memoria_del_programa )
    (_port
      ((a)(BUS109))
      ((do)(BUS105))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U6 0 154 (_component suma4 )
    (_port
      ((a_in)(NUM))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS109))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 162 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS224(3)))
      ((funct3(1))(BUS224(2)))
      ((funct3(0))(BUS224(1)))
      ((funct7(6))(BUS208(7)))
      ((funct7(5))(BUS208(6)))
      ((funct7(4))(BUS208(5)))
      ((funct7(3))(BUS208(4)))
      ((funct7(2))(BUS208(3)))
      ((funct7(1))(BUS208(2)))
      ((funct7(0))(BUS208(1)))
      ((opcode)(BUS216))
      ((alu_op)(BUS505))
      ((wer)(NET352))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET352 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1340 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS105 ~std_logic_vector{31~downto~0}~1340 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{4~downto~0}~1342 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{31~downto~0}~1340 0 102 (_architecture (_uni ))))
    (_signal (_internal BUS180 ~std_logic_vector{31~downto~0}~1340 0 103 (_architecture (_uni ))))
    (_signal (_internal BUS184 ~std_logic_vector{4~downto~0}~1342 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS192 ~std_logic_vector{4~downto~0}~1342 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS200 ~std_logic_vector{4~downto~0}~1342 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS208 ~std_logic_vector{7~downto~0}~1344 0 107 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS216 ~std_logic_vector{6~downto~0}~1346 0 108 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS224 ~std_logic_vector{3~downto~0}~1348 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS505 ~std_logic_vector{3~downto~0}~1348 0 110 (_architecture (_uni ))))
    (_signal (_internal BUS513 ~std_logic_vector{31~downto~0}~1340 0 111 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1984          1734122153950 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734122153950 2024.12.13 14:35:53)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~36~13 0 15 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal counter ~INTEGER~range~0~to~36~13 0 15 (_architecture (_uni ((i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(2)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 10016         1734122471209 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734122471209 2024.12.13 14:41:11)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122471204)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 36))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000047 55 13063         1734122485212 tipo_r
(_unit VHDL (tipo_r 0 25 (tipo_r 0 33 ))
  (_version v32)
  (_time 1734122485212 2024.12.13 14:41:25)
  (_source (\./compile/tipo_r.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734117705101)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1328 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1330 0 80 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1334 0 87 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 123 (_component ALU )
    (_port
      ((alu_op)(BUS505))
      ((op1)(BUS176))
      ((op2)(BUS180))
      ((alu_resultado)(BUS513))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 131 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS192))
      ((a2)(BUS200))
      ((ad)(BUS184))
      ((clk)(clk))
      ((di)(BUS513))
      ((we)(NET352))
      ((do1)(BUS176))
      ((do2)(BUS180))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 143 (_component decoder )
    (_port
      ((dato)(BUS105))
      ((funct3)(BUS224))
      ((funct7)(BUS208))
      ((opcode)(BUS216))
      ((rd)(BUS184))
      ((rs1)(BUS192))
      ((rs2)(BUS200))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 154 (_component memoria_del_programa )
    (_port
      ((a)(BUS109))
      ((do)(BUS105))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U6 0 160 (_component suma4 )
    (_port
      ((a_in(5))(NUM(4)))
      ((a_in(4))(NUM(3)))
      ((a_in(3))(NUM(2)))
      ((a_in(2))(NUM(1)))
      ((a_in(1))(NUM(0)))
      ((a_in(0))(Dangling_Input_Signal))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS109))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 173 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS224(3)))
      ((funct3(1))(BUS224(2)))
      ((funct3(0))(BUS224(1)))
      ((funct7(6))(BUS208(7)))
      ((funct7(5))(BUS208(6)))
      ((funct7(4))(BUS208(5)))
      ((funct7(3))(BUS208(4)))
      ((funct7(2))(BUS208(3)))
      ((funct7(1))(BUS208(2)))
      ((funct7(0))(BUS208(1)))
      ((opcode)(BUS216))
      ((alu_op)(BUS505))
      ((wer)(NET352))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 98 (_architecture ((i 4)))))
    (_signal (_internal NET352 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS105 ~std_logic_vector{31~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{5~downto~0}~1340 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{31~downto~0}~1338 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS180 ~std_logic_vector{31~downto~0}~1338 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS184 ~std_logic_vector{4~downto~0}~1342 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS192 ~std_logic_vector{4~downto~0}~1342 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS200 ~std_logic_vector{4~downto~0}~1342 0 109 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS208 ~std_logic_vector{7~downto~0}~1344 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS216 ~std_logic_vector{6~downto~0}~1346 0 111 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS224 ~std_logic_vector{3~downto~0}~1348 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS505 ~std_logic_vector{3~downto~0}~1348 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS513 ~std_logic_vector{31~downto~0}~1338 0 114 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . tipo_r 1 -1
  )
)
I 000051 55 10016         1734123025953 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734123025953 2024.12.13 14:50:25)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122471204)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 36))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 10016         1734123099761 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734123099761 2024.12.13 14:51:39)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122471204)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 36))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000047 55 15496         1734124775015 tipo_i
(_unit VHDL (tipo_i 0 25 (tipo_i 0 33 ))
  (_version v32)
  (_time 1734124775014 2024.12.13 15:19:35)
  (_source (\./compile/tipo_i.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734124775008)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1340 0 94 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 99 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1342 0 100 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1346 0 103 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1328 0 78 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1330 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 141 (_component ALU )
    (_port
      ((alu_op)(BUS169))
      ((op1)(BUS599))
      ((op2)(BUS609))
      ((alu_resultado)(BUS175))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 149 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS102))
      ((a2)(BUS106))
      ((ad)(BUS98))
      ((clk)(clk))
      ((di)(BUS175))
      ((we)(NET135))
      ((do1)(BUS599))
      ((do2)(BUS474))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 161 (_component decoder )
    (_port
      ((dato)(BUS79))
      ((dato_imm)(BUS422))
      ((funct3)(BUS122))
      ((funct7)(BUS111))
      ((opcode)(BUS117))
      ((rd)(BUS98))
      ((rs1)(BUS102))
      ((rs2)(BUS106))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 173 (_component memoria_del_programa )
    (_port
      ((a)(BUS80))
      ((do)(BUS79))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U5 0 179 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS422))
      ((imm)(BUS430))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U6 0 185 (_component suma4 )
    (_port
      ((a_in(5))(NUM(4)))
      ((a_in(4))(NUM(3)))
      ((a_in(3))(NUM(2)))
      ((a_in(2))(NUM(1)))
      ((a_in(1))(NUM(0)))
      ((a_in(0))(Dangling_Input_Signal))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS80))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 198 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS122(3)))
      ((funct3(1))(BUS122(2)))
      ((funct3(0))(BUS122(1)))
      ((funct7(6))(BUS111(7)))
      ((funct7(5))(BUS111(6)))
      ((funct7(4))(BUS111(5)))
      ((funct7(3))(BUS111(4)))
      ((funct7(2))(BUS111(3)))
      ((funct7(1))(BUS111(2)))
      ((funct7(0))(BUS111(1)))
      ((opcode)(BUS117))
      ((alu_op)(BUS169))
      ((alu_src)(NET649))
      ((wer)(NET135))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U8 0 216 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET649))
      ((banco)(BUS474))
      ((ext)(BUS430))
      ((salida)(BUS609))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 112 (_architecture ((i 4)))))
    (_signal (_internal NET135 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET649 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS102 ~std_logic_vector{4~downto~0}~1348 0 118 (_architecture (_uni ))))
    (_signal (_internal BUS106 ~std_logic_vector{4~downto~0}~1348 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS111 ~std_logic_vector{7~downto~0}~1350 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS117 ~std_logic_vector{6~downto~0}~1352 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS122 ~std_logic_vector{3~downto~0}~1354 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS169 ~std_logic_vector{3~downto~0}~1354 0 123 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS175 ~std_logic_vector{31~downto~0}~1356 0 124 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS422 ~std_logic_vector{11~downto~0}~1358 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{31~downto~0}~1356 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS474 ~std_logic_vector{31~downto~0}~1356 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS599 ~std_logic_vector{31~downto~0}~1356 0 128 (_architecture (_uni ))))
    (_signal (_internal BUS609 ~std_logic_vector{31~downto~0}~1356 0 129 (_architecture (_uni ))))
    (_signal (_internal BUS79 ~std_logic_vector{31~downto~0}~1356 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS80 ~std_logic_vector{5~downto~0}~1360 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS98 ~std_logic_vector{4~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_process
      (line__227(_architecture 0 0 227 (_assignment (_simple)(_target(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . tipo_i 1 -1
  )
)
I 000051 55 10472         1734137903608 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734137903608 2024.12.13 18:58:23)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122471204)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2177          1734156667782 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734156667783 2024.12.14 00:11:07)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~36~13 0 15 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal counter ~INTEGER~range~0~to~36~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~36~133 0 16 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~36~133 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 2177          1734156668937 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734156668937 2024.12.14 00:11:08)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~36~13 0 15 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal counter ~INTEGER~range~0~to~36~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~36~133 0 16 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~36~133 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2177          1734156670109 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734156670109 2024.12.14 00:11:10)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~36~13 0 15 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal counter ~INTEGER~range~0~to~36~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~36~133 0 16 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~36~133 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2177          1734156670649 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734156670649 2024.12.14 00:11:10)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~36~13 0 15 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal counter ~INTEGER~range~0~to~36~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~36~133 0 16 (_scalar (_to (i 0)(i 36)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~36~133 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000047 55 15496         1734156798930 tipo_i
(_unit VHDL (tipo_i 0 25 (tipo_i 0 33 ))
  (_version v32)
  (_time 1734156798929 2024.12.14 00:13:18)
  (_source (\./compile/tipo_i.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734124775008)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1340 0 94 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 99 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1342 0 100 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1346 0 103 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1328 0 78 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1330 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 141 (_component ALU )
    (_port
      ((alu_op)(BUS169))
      ((op1)(BUS599))
      ((op2)(BUS609))
      ((alu_resultado)(BUS175))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 149 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS102))
      ((a2)(BUS106))
      ((ad)(BUS98))
      ((clk)(clk))
      ((di)(BUS175))
      ((we)(NET135))
      ((do1)(BUS599))
      ((do2)(BUS474))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 161 (_component decoder )
    (_port
      ((dato)(BUS79))
      ((dato_imm)(BUS422))
      ((funct3)(BUS122))
      ((funct7)(BUS111))
      ((opcode)(BUS117))
      ((rd)(BUS98))
      ((rs1)(BUS102))
      ((rs2)(BUS106))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 173 (_component memoria_del_programa )
    (_port
      ((a)(BUS80))
      ((do)(BUS79))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U5 0 179 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS422))
      ((imm)(BUS430))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U6 0 185 (_component suma4 )
    (_port
      ((a_in(5))(NUM(4)))
      ((a_in(4))(NUM(3)))
      ((a_in(3))(NUM(2)))
      ((a_in(2))(NUM(1)))
      ((a_in(1))(NUM(0)))
      ((a_in(0))(Dangling_Input_Signal))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS80))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 198 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS122(3)))
      ((funct3(1))(BUS122(2)))
      ((funct3(0))(BUS122(1)))
      ((funct7(6))(BUS111(7)))
      ((funct7(5))(BUS111(6)))
      ((funct7(4))(BUS111(5)))
      ((funct7(3))(BUS111(4)))
      ((funct7(2))(BUS111(3)))
      ((funct7(1))(BUS111(2)))
      ((funct7(0))(BUS111(1)))
      ((opcode)(BUS117))
      ((alu_op)(BUS169))
      ((alu_src)(NET649))
      ((wer)(NET135))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U8 0 216 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET649))
      ((banco)(BUS474))
      ((ext)(BUS430))
      ((salida)(BUS609))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 112 (_architecture ((i 4)))))
    (_signal (_internal NET135 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET649 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS102 ~std_logic_vector{4~downto~0}~1348 0 118 (_architecture (_uni ))))
    (_signal (_internal BUS106 ~std_logic_vector{4~downto~0}~1348 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS111 ~std_logic_vector{7~downto~0}~1350 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS117 ~std_logic_vector{6~downto~0}~1352 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS122 ~std_logic_vector{3~downto~0}~1354 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS169 ~std_logic_vector{3~downto~0}~1354 0 123 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS175 ~std_logic_vector{31~downto~0}~1356 0 124 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS422 ~std_logic_vector{11~downto~0}~1358 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{31~downto~0}~1356 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS474 ~std_logic_vector{31~downto~0}~1356 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS599 ~std_logic_vector{31~downto~0}~1356 0 128 (_architecture (_uni ))))
    (_signal (_internal BUS609 ~std_logic_vector{31~downto~0}~1356 0 129 (_architecture (_uni ))))
    (_signal (_internal BUS79 ~std_logic_vector{31~downto~0}~1356 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS80 ~std_logic_vector{5~downto~0}~1360 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS98 ~std_logic_vector{4~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_process
      (line__227(_architecture 0 0 227 (_assignment (_simple)(_target(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . tipo_i 1 -1
  )
)
I 000051 55 2355          1734156966140 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734156966140 2024.12.14 00:16:06)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~38~133 0 16 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~38~133 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal reset_done ~extSTD.STANDARD.BOOLEAN 0 17 (_architecture (_uni ((i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6))(_sensitivity(0)(1))(_read(4)(5)(6)(2)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2177          1734157132385 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734157132385 2024.12.14 00:18:52)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~0~to~38~133 0 16 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal start_value ~INTEGER~range~0~to~38~133 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 1977          1734157273918 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734157273919 2024.12.14 00:21:13)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(2)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2076          1734157374824 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734157374823 2024.12.14 00:22:54)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 4007          1734157539738 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1734157539738 2024.12.14 00:25:39)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112569920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 3301          1734157540341 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734157540341 2024.12.14 00:25:40)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112594447)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__41(_architecture 5 0 41 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
I 000051 55 10204         1734157540937 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1734157540937 2024.12.14 00:25:40)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112570936)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(4)(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(8)(2)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(8)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
I 000049 55 1551          1734157541709 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734157541708 2024.12.14 00:25:41)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112571636)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 4007          1734157542530 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1734157542530 2024.12.14 00:25:42)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112569920)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 3301          1734157543021 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734157543021 2024.12.14 00:25:43)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112594447)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__35(_architecture 2 0 35 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__37(_architecture 3 0 37 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__41(_architecture 5 0 41 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
V 000051 55 10204         1734157543540 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1734157543539 2024.12.14 00:25:43)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112570936)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(4)(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(2)(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(3)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
V 000049 55 1551          1734157544032 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734157544032 2024.12.14 00:25:44)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112571636)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 1714          1734157544525 Behavioral
(_unit VHDL (sign_extend 0 4 (behavioral 0 11 ))
  (_version v32)
  (_time 1734157544524 2024.12.14 00:25:44)
  (_source (\./src/Sign_Extend.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112572248)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal imm ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~131 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1(d_11_0))(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 10472         1734157545081 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734157545081 2024.12.14 00:25:45)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122471204)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2076          1734157545575 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734157545575 2024.12.14 00:25:45)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000049 55 1533          1734157546113 behavior
(_unit VHDL (mux_rd 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734157546112 2024.12.14 00:25:46)
  (_source (\./src/mux_rd.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112573461)
    (_use )
  )
  (_object
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal salida_rd ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1557          1734157546593 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734157546592 2024.12.14 00:25:46)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112573982)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 9454          1734157547094 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 16 ))
  (_version v32)
  (_time 1734157547093 2024.12.14 00:25:47)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112574626)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(2)(3)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(4))(_sensitivity(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
V 000049 55 4411          1734157547599 behavior
(_unit VHDL (decoder 0 4 (behavior 0 17 ))
  (_version v32)
  (_time 1734157547599 2024.12.14 00:25:47)
  (_source (\./src/decoder.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734112770086)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dato ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs1 ~std_logic_vector{4~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~24}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{24~downto~20}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{19~downto~15}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 15))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{14~downto~11}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~7}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 7))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((dato_imm)(dato(d_31_20))))(_target(1))(_sensitivity(0(d_31_20))))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((funct7)(dato(d_31_24))))(_target(2))(_sensitivity(0(d_31_24))))))
      (line__22(_architecture 2 0 22 (_assignment (_simple)(_alias((rs2)(dato(d_24_20))))(_target(3))(_sensitivity(0(d_24_20))))))
      (line__23(_architecture 3 0 23 (_assignment (_simple)(_alias((rs1)(dato(d_19_15))))(_target(4))(_sensitivity(0(d_19_15))))))
      (line__24(_architecture 4 0 24 (_assignment (_simple)(_alias((funct3)(dato(d_14_11))))(_target(5))(_sensitivity(0(d_14_11))))))
      (line__25(_architecture 5 0 25 (_assignment (_simple)(_alias((rd)(dato(d_11_7))))(_target(6))(_sensitivity(0(d_11_7))))))
      (line__26(_architecture 6 0 26 (_assignment (_simple)(_alias((opcode)(dato(d_6_0))))(_target(7))(_sensitivity(0(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 7 -1
  )
)
V 000047 55 13063         1734157548136 tipo_r
(_unit VHDL (tipo_r 0 25 (tipo_r 0 33 ))
  (_version v32)
  (_time 1734157548136 2024.12.14 00:25:48)
  (_source (\./compile/tipo_r.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734117705101)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1328 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1330 0 80 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1334 0 87 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 123 (_component ALU )
    (_port
      ((alu_op)(BUS505))
      ((op1)(BUS176))
      ((op2)(BUS180))
      ((alu_resultado)(BUS513))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 131 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS192))
      ((a2)(BUS200))
      ((ad)(BUS184))
      ((clk)(clk))
      ((di)(BUS513))
      ((we)(NET352))
      ((do1)(BUS176))
      ((do2)(BUS180))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 143 (_component decoder )
    (_port
      ((dato)(BUS105))
      ((funct3)(BUS224))
      ((funct7)(BUS208))
      ((opcode)(BUS216))
      ((rd)(BUS184))
      ((rs1)(BUS192))
      ((rs2)(BUS200))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 154 (_component memoria_del_programa )
    (_port
      ((a)(BUS109))
      ((do)(BUS105))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U6 0 160 (_component suma4 )
    (_port
      ((a_in(5))(NUM(4)))
      ((a_in(4))(NUM(3)))
      ((a_in(3))(NUM(2)))
      ((a_in(2))(NUM(1)))
      ((a_in(1))(NUM(0)))
      ((a_in(0))(Dangling_Input_Signal))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS109))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 173 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS224(3)))
      ((funct3(1))(BUS224(2)))
      ((funct3(0))(BUS224(1)))
      ((funct7(6))(BUS208(7)))
      ((funct7(5))(BUS208(6)))
      ((funct7(4))(BUS208(5)))
      ((funct7(3))(BUS208(4)))
      ((funct7(2))(BUS208(3)))
      ((funct7(1))(BUS208(2)))
      ((funct7(0))(BUS208(1)))
      ((opcode)(BUS216))
      ((alu_op)(BUS505))
      ((wer)(NET352))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 98 (_architecture ((i 4)))))
    (_signal (_internal NET352 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS105 ~std_logic_vector{31~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{5~downto~0}~1340 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{31~downto~0}~1338 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS180 ~std_logic_vector{31~downto~0}~1338 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS184 ~std_logic_vector{4~downto~0}~1342 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS192 ~std_logic_vector{4~downto~0}~1342 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS200 ~std_logic_vector{4~downto~0}~1342 0 109 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS208 ~std_logic_vector{7~downto~0}~1344 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS216 ~std_logic_vector{6~downto~0}~1346 0 111 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS224 ~std_logic_vector{3~downto~0}~1348 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS505 ~std_logic_vector{3~downto~0}~1348 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS513 ~std_logic_vector{31~downto~0}~1338 0 114 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_process
      (line__193(_architecture 0 0 193 (_assignment (_simple)(_target(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . tipo_r 1 -1
  )
)
V 000047 55 15496         1734157548662 tipo_i
(_unit VHDL (tipo_i 0 25 (tipo_i 0 33 ))
  (_version v32)
  (_time 1734157548662 2024.12.14 00:25:48)
  (_source (\./compile/tipo_i.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734124775008)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1340 0 94 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 99 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1342 0 100 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1346 0 103 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1328 0 78 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1330 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 141 (_component ALU )
    (_port
      ((alu_op)(BUS169))
      ((op1)(BUS599))
      ((op2)(BUS609))
      ((alu_resultado)(BUS175))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 149 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS102))
      ((a2)(BUS106))
      ((ad)(BUS98))
      ((clk)(clk))
      ((di)(BUS175))
      ((we)(NET135))
      ((do1)(BUS599))
      ((do2)(BUS474))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 161 (_component decoder )
    (_port
      ((dato)(BUS79))
      ((dato_imm)(BUS422))
      ((funct3)(BUS122))
      ((funct7)(BUS111))
      ((opcode)(BUS117))
      ((rd)(BUS98))
      ((rs1)(BUS102))
      ((rs2)(BUS106))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 173 (_component memoria_del_programa )
    (_port
      ((a)(BUS80))
      ((do)(BUS79))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U5 0 179 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS422))
      ((imm)(BUS430))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U6 0 185 (_component suma4 )
    (_port
      ((a_in(5))(NUM(4)))
      ((a_in(4))(NUM(3)))
      ((a_in(3))(NUM(2)))
      ((a_in(2))(NUM(1)))
      ((a_in(1))(NUM(0)))
      ((a_in(0))(Dangling_Input_Signal))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS80))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 198 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS122(3)))
      ((funct3(1))(BUS122(2)))
      ((funct3(0))(BUS122(1)))
      ((funct7(6))(BUS111(7)))
      ((funct7(5))(BUS111(6)))
      ((funct7(4))(BUS111(5)))
      ((funct7(3))(BUS111(4)))
      ((funct7(2))(BUS111(3)))
      ((funct7(1))(BUS111(2)))
      ((funct7(0))(BUS111(1)))
      ((opcode)(BUS117))
      ((alu_op)(BUS169))
      ((alu_src)(NET649))
      ((wer)(NET135))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U8 0 216 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET649))
      ((banco)(BUS474))
      ((ext)(BUS430))
      ((salida)(BUS609))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 112 (_architecture ((i 4)))))
    (_signal (_internal NET135 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal NET649 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS102 ~std_logic_vector{4~downto~0}~1348 0 118 (_architecture (_uni ))))
    (_signal (_internal BUS106 ~std_logic_vector{4~downto~0}~1348 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS111 ~std_logic_vector{7~downto~0}~1350 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1352 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS117 ~std_logic_vector{6~downto~0}~1352 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS122 ~std_logic_vector{3~downto~0}~1354 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS169 ~std_logic_vector{3~downto~0}~1354 0 123 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS175 ~std_logic_vector{31~downto~0}~1356 0 124 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS422 ~std_logic_vector{11~downto~0}~1358 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{31~downto~0}~1356 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS474 ~std_logic_vector{31~downto~0}~1356 0 127 (_architecture (_uni ))))
    (_signal (_internal BUS599 ~std_logic_vector{31~downto~0}~1356 0 128 (_architecture (_uni ))))
    (_signal (_internal BUS609 ~std_logic_vector{31~downto~0}~1356 0 129 (_architecture (_uni ))))
    (_signal (_internal BUS79 ~std_logic_vector{31~downto~0}~1356 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS80 ~std_logic_vector{5~downto~0}~1360 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS98 ~std_logic_vector{4~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_process
      (line__227(_architecture 0 0 227 (_assignment (_simple)(_target(20)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . tipo_i 1 -1
  )
)
I 000051 55 2076          1734157549224 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734157549224 2024.12.14 00:25:49)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734122153910)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000047 55 12546         1734157746730 tipo_r
(_unit VHDL (tipo_r 0 25 (tipo_r 0 33 ))
  (_version v32)
  (_time 1734157746730 2024.12.14 00:29:06)
  (_source (\./compile/tipo_r.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734157746723)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1328 0 77 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1330 0 80 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1332 0 86 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1334 0 87 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 93 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 117 (_component ALU )
    (_port
      ((alu_op)(BUS505))
      ((op1)(BUS176))
      ((op2)(BUS180))
      ((alu_resultado)(BUS513))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 125 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS192))
      ((a2)(BUS200))
      ((ad)(BUS184))
      ((clk)(clk))
      ((di)(BUS513))
      ((we)(NET352))
      ((do1)(BUS176))
      ((do2)(BUS180))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 137 (_component decoder )
    (_port
      ((dato)(BUS105))
      ((funct3)(BUS224))
      ((funct7)(BUS208))
      ((opcode)(BUS216))
      ((rd)(BUS184))
      ((rs1)(BUS192))
      ((rs2)(BUS200))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 148 (_component memoria_del_programa )
    (_port
      ((a)(BUS109))
      ((do)(BUS105))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U6 0 154 (_component suma4 )
    (_port
      ((a_in)(NUM))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS109))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 162 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS224(3)))
      ((funct3(1))(BUS224(2)))
      ((funct3(0))(BUS224(1)))
      ((funct7(6))(BUS208(7)))
      ((funct7(5))(BUS208(6)))
      ((funct7(4))(BUS208(5)))
      ((funct7(3))(BUS208(4)))
      ((funct7(2))(BUS208(3)))
      ((funct7(1))(BUS208(2)))
      ((funct7(0))(BUS208(1)))
      ((opcode)(BUS216))
      ((alu_op)(BUS505))
      ((wer)(NET352))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1328 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1330 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1334 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET352 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS105 ~std_logic_vector{31~downto~0}~1338 0 100 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{5~downto~0}~1340 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS176 ~std_logic_vector{31~downto~0}~1338 0 102 (_architecture (_uni ))))
    (_signal (_internal BUS180 ~std_logic_vector{31~downto~0}~1338 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS184 ~std_logic_vector{4~downto~0}~1342 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS192 ~std_logic_vector{4~downto~0}~1342 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS200 ~std_logic_vector{4~downto~0}~1342 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS208 ~std_logic_vector{7~downto~0}~1344 0 107 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1346 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS216 ~std_logic_vector{6~downto~0}~1346 0 108 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS224 ~std_logic_vector{3~downto~0}~1348 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS505 ~std_logic_vector{3~downto~0}~1348 0 110 (_architecture (_uni ))))
    (_signal (_internal BUS513 ~std_logic_vector{31~downto~0}~1338 0 111 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000047 55 14979         1734157759404 tipo_i
(_unit VHDL (tipo_i 0 25 (tipo_i 0 33 ))
  (_version v32)
  (_time 1734157759404 2024.12.14 00:29:19)
  (_source (\./compile/tipo_i.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734157759395)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1340 0 94 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 99 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1342 0 100 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1346 0 103 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1328 0 78 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1330 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 135 (_component ALU )
    (_port
      ((alu_op)(BUS169))
      ((op1)(BUS599))
      ((op2)(BUS609))
      ((alu_resultado)(BUS175))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 143 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS102))
      ((a2)(BUS106))
      ((ad)(BUS98))
      ((clk)(clk))
      ((di)(BUS175))
      ((we)(NET135))
      ((do1)(BUS599))
      ((do2)(BUS474))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 155 (_component decoder )
    (_port
      ((dato)(BUS79))
      ((dato_imm)(BUS422))
      ((funct3)(BUS122))
      ((funct7)(BUS111))
      ((opcode)(BUS117))
      ((rd)(BUS98))
      ((rs1)(BUS102))
      ((rs2)(BUS106))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 167 (_component memoria_del_programa )
    (_port
      ((a)(BUS80))
      ((do)(BUS79))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U5 0 173 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS422))
      ((imm)(BUS430))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U6 0 179 (_component suma4 )
    (_port
      ((a_in)(NUM))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS80))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 187 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS122(3)))
      ((funct3(1))(BUS122(2)))
      ((funct3(0))(BUS122(1)))
      ((funct7(6))(BUS111(7)))
      ((funct7(5))(BUS111(6)))
      ((funct7(4))(BUS111(5)))
      ((funct7(3))(BUS111(4)))
      ((funct7(2))(BUS111(3)))
      ((funct7(1))(BUS111(2)))
      ((funct7(0))(BUS111(1)))
      ((opcode)(BUS117))
      ((alu_op)(BUS169))
      ((alu_src)(NET649))
      ((wer)(NET135))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U8 0 205 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET649))
      ((banco)(BUS474))
      ((ext)(BUS430))
      ((salida)(BUS609))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET135 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal NET649 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS102 ~std_logic_vector{4~downto~0}~1348 0 115 (_architecture (_uni ))))
    (_signal (_internal BUS106 ~std_logic_vector{4~downto~0}~1348 0 116 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS111 ~std_logic_vector{7~downto~0}~1350 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1352 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS117 ~std_logic_vector{6~downto~0}~1352 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS122 ~std_logic_vector{3~downto~0}~1354 0 119 (_architecture (_uni ))))
    (_signal (_internal BUS169 ~std_logic_vector{3~downto~0}~1354 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS175 ~std_logic_vector{31~downto~0}~1356 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS422 ~std_logic_vector{11~downto~0}~1358 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{31~downto~0}~1356 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS474 ~std_logic_vector{31~downto~0}~1356 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS599 ~std_logic_vector{31~downto~0}~1356 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS609 ~std_logic_vector{31~downto~0}~1356 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS79 ~std_logic_vector{31~downto~0}~1356 0 127 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS80 ~std_logic_vector{5~downto~0}~1360 0 128 (_architecture (_uni ))))
    (_signal (_internal BUS98 ~std_logic_vector{4~downto~0}~1348 0 129 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 2012          1734157891704 Behavioral
(_unit VHDL (suma4 0 6 (behavioral 0 15 ))
  (_version v32)
  (_time 1734157891704 2024.12.14 00:31:31)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734157891656)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal first_increment ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 3))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_alias((a_out)(counter)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 2076          1734158159331 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734158159330 2024.12.14 00:35:59)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734158159308)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000047 55 14979         1734158171948 tipo_i
(_unit VHDL (tipo_i 0 25 (tipo_i 0 33 ))
  (_version v32)
  (_time 1734158171947 2024.12.14 00:36:11)
  (_source (\./compile/tipo_i.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734157759395)
    (_use )
  )
  (_component
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 60 (_entity (_out ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 61 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 63 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 65 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 66 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 72 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1340 0 94 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 99 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1342 0 100 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1346 0 103 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 105 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 106 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 107 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1328 0 78 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1330 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 135 (_component ALU )
    (_port
      ((alu_op)(BUS169))
      ((op1)(BUS599))
      ((op2)(BUS609))
      ((alu_resultado)(BUS175))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 143 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS102))
      ((a2)(BUS106))
      ((ad)(BUS98))
      ((clk)(clk))
      ((di)(BUS175))
      ((we)(NET135))
      ((do1)(BUS599))
      ((do2)(BUS474))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U3 0 155 (_component decoder )
    (_port
      ((dato)(BUS79))
      ((dato_imm)(BUS422))
      ((funct3)(BUS122))
      ((funct7)(BUS111))
      ((opcode)(BUS117))
      ((rd)(BUS98))
      ((rs1)(BUS102))
      ((rs2)(BUS106))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((dato_imm)(dato_imm))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 167 (_component memoria_del_programa )
    (_port
      ((a)(BUS80))
      ((do)(BUS79))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U5 0 173 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS422))
      ((imm)(BUS430))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U6 0 179 (_component suma4 )
    (_port
      ((a_in)(NUM))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS80))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U7 0 187 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS122(3)))
      ((funct3(1))(BUS122(2)))
      ((funct3(0))(BUS122(1)))
      ((funct7(6))(BUS111(7)))
      ((funct7(5))(BUS111(6)))
      ((funct7(4))(BUS111(5)))
      ((funct7(3))(BUS111(4)))
      ((funct7(2))(BUS111(3)))
      ((funct7(1))(BUS111(2)))
      ((funct7(0))(BUS111(1)))
      ((opcode)(BUS117))
      ((alu_op)(BUS169))
      ((alu_src)(NET649))
      ((wer)(NET135))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U8 0 205 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET649))
      ((banco)(BUS474))
      ((ext)(BUS430))
      ((salida)(BUS609))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal NUM ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1340 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET135 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal NET649 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS102 ~std_logic_vector{4~downto~0}~1348 0 115 (_architecture (_uni ))))
    (_signal (_internal BUS106 ~std_logic_vector{4~downto~0}~1348 0 116 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1350 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS111 ~std_logic_vector{7~downto~0}~1350 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1352 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS117 ~std_logic_vector{6~downto~0}~1352 0 118 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS122 ~std_logic_vector{3~downto~0}~1354 0 119 (_architecture (_uni ))))
    (_signal (_internal BUS169 ~std_logic_vector{3~downto~0}~1354 0 120 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS175 ~std_logic_vector{31~downto~0}~1356 0 121 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1358 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS422 ~std_logic_vector{11~downto~0}~1358 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{31~downto~0}~1356 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS474 ~std_logic_vector{31~downto~0}~1356 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS599 ~std_logic_vector{31~downto~0}~1356 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS609 ~std_logic_vector{31~downto~0}~1356 0 126 (_architecture (_uni ))))
    (_signal (_internal BUS79 ~std_logic_vector{31~downto~0}~1356 0 127 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS80 ~std_logic_vector{5~downto~0}~1360 0 128 (_architecture (_uni ))))
    (_signal (_internal BUS98 ~std_logic_vector{4~downto~0}~1348 0 129 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 2083          1734158546548 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734158546548 2024.12.14 00:42:26)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734158159308)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
