VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN Modulation ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 6000000.0 6000000.0 ) ;

TRACKS X 7 DO 4286 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 4286 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 4286 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 4286 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 4286 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 4286 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 4286 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 4286 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 4286 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 4286 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 4286 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 4286 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 4286 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 4286 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 4286 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 4286 STEP 1400 LAYER METAL1 ;

COMPONENTS 36 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 0 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 20120 0 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 0 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 22000 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 20120 22000 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 22000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 44000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 44000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 44000 ) N ;
- I_0_9 TSMC350nm_drainSelect01d3 + PLACED ( 46390 0 ) N ;
- I_0_10 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 63050 0 ) N ;
- I_0_11 TSMC350nm_drainSelect01d3 + PLACED ( 46390 22000 ) N ;
- I_0_12 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 63050 22000 ) N ;
- I_0_13 TSMC350nm_drainSelect01d3 + PLACED ( 46390 44000 ) N ;
- I_0_14 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 63050 44000 ) N ;
- I_0_16_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 238120 44000 ) N ;
- I_0_16_1_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 238120 22000 ) N ;
- I_0_16_2_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 238120 0 ) N ;
- I_0_17 TSMC350nm_IndirectSwitches + PLACED ( 73360 66000 ) N ;
- I_0_18 TSMC350nm_IndirectSwitches + PLACED ( 100820 66000 ) N ;
- I_0_19 TSMC350nm_IndirectSwitches + PLACED ( 128280 66000 ) N ;
- I_0_20 TSMC350nm_IndirectSwitches + PLACED ( 155740 66000 ) N ;
- I_0_21 TSMC350nm_IndirectSwitches + PLACED ( 183200 66000 ) N ;
- I_0_22 TSMC350nm_IndirectSwitches + PLACED ( 210660 66000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_htile + PLACED ( 73360 96400 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_htile + PLACED ( 128280 96400 ) N ;
- I_0_25 TSMC350nm_VinjDecode2to4_htile + PLACED ( 183200 96400 ) N ;
- I_0_26 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 73360 118400 ) N ;
- I_0_27 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 128280 118400 ) N ;
- I_0_28 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 183200 118400 ) N ;
- I_0_29 TSMC350nm_VinjDecode2to4_htile + PLACED ( 73360 128400 ) N ;
- I_0_30 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 128280 128400 ) N ;
- I_0_31 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 183200 128400 ) N ;
- I_1_0_0_0 TSMC350nm_Modulation + PLACED ( 270000 44000 ) N ;
- I_1_0_1_0 TSMC350nm_Modulation + PLACED ( 270000 22000 ) N ;
- I_1_0_2_0 TSMC350nm_Modulation + PLACED ( 270000 0 ) N ;
END COMPONENTS

