Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Dec 16 16:47:22 2021
| Host         : slab running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (38)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (38)
-------------------------------
 There are 38 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.291        0.000                      0                   44        0.134        0.000                      0                   44        2.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          7.291        0.000                      0                   44        0.252        0.000                      0                   44        6.167        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                     38.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.293        0.000                      0                   44        0.252        0.000                      0                   44        6.167        0.000                       0                    40  
  clkfbout_clk_wiz_0_1                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.291        0.000                      0                   44        0.134        0.000                      0                   44  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.291        0.000                      0                   44        0.134        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 3.033ns (50.852%)  route 2.931ns (49.148%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.951 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.951    i_vga_controller/PixelUpdater_n_18
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 3.012ns (50.678%)  route 2.931ns (49.322%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.930 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.930    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.030ns (36.744%)  route 3.495ns (63.256%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.405ns = ( 19.739 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.119    11.847 r  i_vga_controller/PixelUpdater/YCoordxDP[0]_i_1/O
                         net (fo=1, routed)           0.665    12.511    i_vga_controller/YCoordxDN[0]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.677    19.739    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/C
                         clock pessimism              0.516    20.255    
                         clock uncertainty           -0.118    20.137    
    SLICE_X107Y84        FDCE (Setup_fdce_C_D)       -0.255    19.882    i_vga_controller/YCoordxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.882    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.938ns (50.056%)  route 2.931ns (49.944%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.856 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.856    i_vga_controller/PixelUpdater_n_17
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.922ns (49.920%)  route 2.931ns (50.080%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.840 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.840    i_vga_controller/PixelUpdater_n_19
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.919ns (49.894%)  route 2.931ns (50.106%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.837 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.837    i_vga_controller/PixelUpdater_n_14
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.898ns (49.714%)  route 2.931ns (50.286%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.816 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.816    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.824ns (49.067%)  route 2.931ns (50.933%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.742 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.742    i_vga_controller/PixelUpdater_n_13
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.808ns (48.925%)  route 2.931ns (51.075%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.726 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.726    i_vga_controller/PixelUpdater_n_15
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.035ns (37.559%)  route 3.383ns (62.441%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT1 (Prop_lut1_I0_O)        0.124    11.852 r  i_vga_controller/PixelUpdater/YCoordxDP[11]_i_1/O
                         net (fo=6, routed)           0.553    12.405    i_vga_controller/PixelUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.676    19.738    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism              0.516    20.254    
                         clock uncertainty           -0.118    20.136    
    SLICE_X106Y83        FDCE (Setup_fdce_C_CE)      -0.205    19.931    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.931    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.828%)  route 0.125ns (35.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/YCoordxDP_reg[10]/Q
                         net (fo=4, routed)           0.074     2.276    i_vga_controller/PixelUpdater/YCoordxD[7]
    SLICE_X107Y83        LUT6 (Prop_lut6_I0_O)        0.045     2.321 r  i_vga_controller/PixelUpdater/VSxSP_i_7/O
                         net (fo=1, routed)           0.051     2.373    i_vga_controller/PixelUpdater/VSxSP_i_7_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  i_vga_controller/PixelUpdater/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.418    i_vga_controller/VSxSN
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.544     2.074    
    SLICE_X107Y83        FDPE (Hold_fdpe_C_D)         0.091     2.165    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.180     2.384    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X107Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.429 r  i_vga_controller/LineUpdater/YCoordxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.429    i_vga_controller/YCoordxDN[9]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.557     2.062    
    SLICE_X107Y84        FDCE (Hold_fdce_C_D)         0.091     2.153    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     2.223 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=5, routed)           0.187     2.411    i_vga_controller/LineUpdater/YCoordxD[1]
    SLICE_X108Y81        LUT6 (Prop_lut6_I0_O)        0.045     2.456 r  i_vga_controller/LineUpdater/YCoordxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.456    i_vga_controller/YCoordxDN[1]
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.120     2.179    i_vga_controller/YCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.456 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.456    i_vga_controller/LineUpdater_n_1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=3, routed)           0.146     2.347    i_vga_controller/LineUpdater/YCoordxD[7]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.458 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.458    i_vga_controller/LineUpdater_n_2
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.897     2.617    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X106Y82        FDCE (Hold_fdce_C_D)         0.102     2.162    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.292ns (66.541%)  route 0.147ns (33.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.147     2.350    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.501 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.501    i_vga_controller/LineUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.543     2.075    
    SLICE_X106Y83        FDCE (Hold_fdce_C_D)         0.102     2.177    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.258%)  route 0.145ns (33.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.489 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.489    i_vga_controller/LineUpdater_n_0
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.632     2.063    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.185     2.389    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.434    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.497 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.497    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.902     2.622    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.063    
    SLICE_X110Y84        FDCE (Hold_fdce_C_D)         0.105     2.168    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.185     2.387    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.432 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.432    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.495 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.495    i_vga_controller/PixelUpdater_n_8
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.061    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.105     2.166    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=4, routed)           0.185     2.388    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.433 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.433    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.496 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.496    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.901     2.621    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.062    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.105     2.167    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y85    i_vga_controller/GreenxSP_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y81    i_vga_controller/YCoordxDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y85    i_vga_controller/GreenxSP_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y84    i_vga_controller/RedxSP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X109Y82    i_vga_controller/HSxSP_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y81    i_vga_controller/YCoordxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X107Y82    i_vga_controller/YCoordxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 3.033ns (50.852%)  route 2.931ns (49.148%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.951 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.951    i_vga_controller/PixelUpdater_n_18
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.116    20.182    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.244    i_vga_controller/XCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 3.012ns (50.678%)  route 2.931ns (49.322%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.930 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.930    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.116    20.182    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.244    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.030ns (36.744%)  route 3.495ns (63.256%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.405ns = ( 19.739 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.119    11.847 r  i_vga_controller/PixelUpdater/YCoordxDP[0]_i_1/O
                         net (fo=1, routed)           0.665    12.511    i_vga_controller/YCoordxDN[0]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.677    19.739    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/C
                         clock pessimism              0.516    20.255    
                         clock uncertainty           -0.116    20.139    
    SLICE_X107Y84        FDCE (Setup_fdce_C_D)       -0.255    19.884    i_vga_controller/YCoordxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.938ns (50.056%)  route 2.931ns (49.944%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.856 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.856    i_vga_controller/PixelUpdater_n_17
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.116    20.182    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.244    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.922ns (49.920%)  route 2.931ns (50.080%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.840 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.840    i_vga_controller/PixelUpdater_n_19
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.116    20.182    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.244    i_vga_controller/XCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.919ns (49.894%)  route 2.931ns (50.106%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.837 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.837    i_vga_controller/PixelUpdater_n_14
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.116    20.181    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.243    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.898ns (49.714%)  route 2.931ns (50.286%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.816 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.816    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.116    20.181    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.243    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.824ns (49.067%)  route 2.931ns (50.933%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.742 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.742    i_vga_controller/PixelUpdater_n_13
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.116    20.181    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.243    i_vga_controller/XCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.808ns (48.925%)  route 2.931ns (51.075%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.726 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.726    i_vga_controller/PixelUpdater_n_15
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.116    20.181    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.243    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.243    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.035ns (37.559%)  route 3.383ns (62.441%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT1 (Prop_lut1_I0_O)        0.124    11.852 r  i_vga_controller/PixelUpdater/YCoordxDP[11]_i_1/O
                         net (fo=6, routed)           0.553    12.405    i_vga_controller/PixelUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.676    19.738    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism              0.516    20.254    
                         clock uncertainty           -0.116    20.138    
    SLICE_X106Y83        FDCE (Setup_fdce_C_CE)      -0.205    19.933    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.828%)  route 0.125ns (35.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/YCoordxDP_reg[10]/Q
                         net (fo=4, routed)           0.074     2.276    i_vga_controller/PixelUpdater/YCoordxD[7]
    SLICE_X107Y83        LUT6 (Prop_lut6_I0_O)        0.045     2.321 r  i_vga_controller/PixelUpdater/VSxSP_i_7/O
                         net (fo=1, routed)           0.051     2.373    i_vga_controller/PixelUpdater/VSxSP_i_7_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  i_vga_controller/PixelUpdater/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.418    i_vga_controller/VSxSN
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.544     2.074    
    SLICE_X107Y83        FDPE (Hold_fdpe_C_D)         0.091     2.165    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.180     2.384    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X107Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.429 r  i_vga_controller/LineUpdater/YCoordxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.429    i_vga_controller/YCoordxDN[9]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.557     2.062    
    SLICE_X107Y84        FDCE (Hold_fdce_C_D)         0.091     2.153    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     2.223 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=5, routed)           0.187     2.411    i_vga_controller/LineUpdater/YCoordxD[1]
    SLICE_X108Y81        LUT6 (Prop_lut6_I0_O)        0.045     2.456 r  i_vga_controller/LineUpdater/YCoordxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.456    i_vga_controller/YCoordxDN[1]
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.120     2.179    i_vga_controller/YCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.456 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.456    i_vga_controller/LineUpdater_n_1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=3, routed)           0.146     2.347    i_vga_controller/LineUpdater/YCoordxD[7]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.458 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.458    i_vga_controller/LineUpdater_n_2
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.897     2.617    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.060    
    SLICE_X106Y82        FDCE (Hold_fdce_C_D)         0.102     2.162    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.292ns (66.541%)  route 0.147ns (33.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.147     2.350    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.501 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.501    i_vga_controller/LineUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.543     2.075    
    SLICE_X106Y83        FDCE (Hold_fdce_C_D)         0.102     2.177    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.258%)  route 0.145ns (33.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.489 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.489    i_vga_controller/LineUpdater_n_0
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.632     2.063    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.185     2.389    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.434    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.497 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.497    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.902     2.622    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.063    
    SLICE_X110Y84        FDCE (Hold_fdce_C_D)         0.105     2.168    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.185     2.387    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.432 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.432    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.495 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.495    i_vga_controller/PixelUpdater_n_8
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.061    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.105     2.166    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=4, routed)           0.185     2.388    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.433 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.433    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.496 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.496    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.901     2.621    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.062    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.105     2.167    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X108Y83    i_vga_controller/GreenxSP_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X109Y85    i_vga_controller/GreenxSP_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y81    i_vga_controller/YCoordxDP_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y85    i_vga_controller/GreenxSP_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y84    i_vga_controller/RedxSP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X110Y81    i_vga_controller/BluexSP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/BluexSP_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X109Y82    i_vga_controller/HSxSP_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X108Y81    i_vga_controller/YCoordxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X106Y81    i_vga_controller/YCoordxDP_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X107Y82    i_vga_controller/YCoordxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 3.033ns (50.852%)  route 2.931ns (49.148%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.951 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.951    i_vga_controller/PixelUpdater_n_18
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 3.012ns (50.678%)  route 2.931ns (49.322%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.930 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.930    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.030ns (36.744%)  route 3.495ns (63.256%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.405ns = ( 19.739 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.119    11.847 r  i_vga_controller/PixelUpdater/YCoordxDP[0]_i_1/O
                         net (fo=1, routed)           0.665    12.511    i_vga_controller/YCoordxDN[0]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.677    19.739    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/C
                         clock pessimism              0.516    20.255    
                         clock uncertainty           -0.118    20.137    
    SLICE_X107Y84        FDCE (Setup_fdce_C_D)       -0.255    19.882    i_vga_controller/YCoordxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.882    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.938ns (50.056%)  route 2.931ns (49.944%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.856 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.856    i_vga_controller/PixelUpdater_n_17
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.922ns (49.920%)  route 2.931ns (50.080%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.840 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.840    i_vga_controller/PixelUpdater_n_19
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.919ns (49.894%)  route 2.931ns (50.106%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.837 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.837    i_vga_controller/PixelUpdater_n_14
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.898ns (49.714%)  route 2.931ns (50.286%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.816 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.816    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.824ns (49.067%)  route 2.931ns (50.933%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.742 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.742    i_vga_controller/PixelUpdater_n_13
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.808ns (48.925%)  route 2.931ns (51.075%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.726 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.726    i_vga_controller/PixelUpdater_n_15
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.035ns (37.559%)  route 3.383ns (62.441%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT1 (Prop_lut1_I0_O)        0.124    11.852 r  i_vga_controller/PixelUpdater/YCoordxDP[11]_i_1/O
                         net (fo=6, routed)           0.553    12.405    i_vga_controller/PixelUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.676    19.738    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism              0.516    20.254    
                         clock uncertainty           -0.118    20.136    
    SLICE_X106Y83        FDCE (Setup_fdce_C_CE)      -0.205    19.931    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.931    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.828%)  route 0.125ns (35.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/YCoordxDP_reg[10]/Q
                         net (fo=4, routed)           0.074     2.276    i_vga_controller/PixelUpdater/YCoordxD[7]
    SLICE_X107Y83        LUT6 (Prop_lut6_I0_O)        0.045     2.321 r  i_vga_controller/PixelUpdater/VSxSP_i_7/O
                         net (fo=1, routed)           0.051     2.373    i_vga_controller/PixelUpdater/VSxSP_i_7_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  i_vga_controller/PixelUpdater/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.418    i_vga_controller/VSxSN
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.544     2.074    
                         clock uncertainty            0.118     2.192    
    SLICE_X107Y83        FDPE (Hold_fdpe_C_D)         0.091     2.283    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.180     2.384    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X107Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.429 r  i_vga_controller/LineUpdater/YCoordxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.429    i_vga_controller/YCoordxDN[9]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.557     2.062    
                         clock uncertainty            0.118     2.180    
    SLICE_X107Y84        FDCE (Hold_fdce_C_D)         0.091     2.271    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     2.223 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=5, routed)           0.187     2.411    i_vga_controller/LineUpdater/YCoordxD[1]
    SLICE_X108Y81        LUT6 (Prop_lut6_I0_O)        0.045     2.456 r  i_vga_controller/LineUpdater/YCoordxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.456    i_vga_controller/YCoordxDN[1]
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.120     2.297    i_vga_controller/YCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.456 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.456    i_vga_controller/LineUpdater_n_1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=3, routed)           0.146     2.347    i_vga_controller/LineUpdater/YCoordxD[7]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.458 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.458    i_vga_controller/LineUpdater_n_2
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.897     2.617    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.118     2.178    
    SLICE_X106Y82        FDCE (Hold_fdce_C_D)         0.102     2.280    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.292ns (66.541%)  route 0.147ns (33.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.147     2.350    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.501 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.501    i_vga_controller/LineUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.543     2.075    
                         clock uncertainty            0.118     2.193    
    SLICE_X106Y83        FDCE (Hold_fdce_C_D)         0.102     2.295    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.258%)  route 0.145ns (33.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.489 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.489    i_vga_controller/LineUpdater_n_0
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.632     2.063    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.185     2.389    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.434    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.497 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.497    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.902     2.622    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.063    
                         clock uncertainty            0.118     2.181    
    SLICE_X110Y84        FDCE (Hold_fdce_C_D)         0.105     2.286    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.185     2.387    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.432 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.432    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.495 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.495    i_vga_controller/PixelUpdater_n_8
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.061    
                         clock uncertainty            0.118     2.179    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.105     2.284    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=4, routed)           0.185     2.388    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.433 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.433    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.496 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.496    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.901     2.621    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.062    
                         clock uncertainty            0.118     2.180    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.105     2.285    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 3.033ns (50.852%)  route 2.931ns (49.148%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.951 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.951    i_vga_controller/PixelUpdater_n_18
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[9]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 3.012ns (50.678%)  route 2.931ns (49.322%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.930 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.930    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.030ns (36.744%)  route 3.495ns (63.256%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.405ns = ( 19.739 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.119    11.847 r  i_vga_controller/PixelUpdater/YCoordxDP[0]_i_1/O
                         net (fo=1, routed)           0.665    12.511    i_vga_controller/YCoordxDN[0]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.677    19.739    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[0]/C
                         clock pessimism              0.516    20.255    
                         clock uncertainty           -0.118    20.137    
    SLICE_X107Y84        FDCE (Setup_fdce_C_D)       -0.255    19.882    i_vga_controller/YCoordxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.882    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.938ns (50.056%)  route 2.931ns (49.944%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.856 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.856    i_vga_controller/PixelUpdater_n_17
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.922ns (49.920%)  route 2.931ns (50.080%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.408ns = ( 19.742 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.617    i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.840 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.840    i_vga_controller/PixelUpdater_n_19
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.680    19.742    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[8]/C
                         clock pessimism              0.556    20.298    
                         clock uncertainty           -0.118    20.180    
    SLICE_X110Y84        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.919ns (49.894%)  route 2.931ns (50.106%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.837 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.837    i_vga_controller/PixelUpdater_n_14
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.898ns (49.714%)  route 2.931ns (50.286%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.816 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.816    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.824ns (49.067%)  route 2.931ns (50.933%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.742 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.742    i_vga_controller/PixelUpdater_n_13
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[6]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.808ns (48.925%)  route 2.931ns (51.075%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 f  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.767    11.829    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X110Y82        LUT2 (Prop_lut2_I0_O)        0.124    11.953 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4/O
                         net (fo=1, routed)           0.000    11.953    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_4_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.503    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.726 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.726    i_vga_controller/PixelUpdater_n_15
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism              0.556    20.297    
                         clock uncertainty           -0.118    20.179    
    SLICE_X110Y83        FDCE (Setup_fdce_C_D)        0.062    20.241    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         20.241    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.035ns (37.559%)  route 3.383ns (62.441%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.404ns = ( 19.738 - 13.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.856     6.987    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.456     7.443 r  i_vga_controller/XCoordxDP_reg[0]/Q
                         net (fo=12, routed)          0.694     8.137    i_vga_controller/PixelUpdater/XCoordxDP_reg[0]
    SLICE_X111Y82        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.717 r  i_vga_controller/PixelUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_vga_controller/PixelUpdater/plusOp_carry_n_0
    SLICE_X111Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[1]
                         net (fo=4, routed)           1.184    10.349    i_vga_controller/PixelUpdater/plusOp[10]
    SLICE_X108Y82        LUT3 (Prop_lut3_I0_O)        0.303    10.652 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.286    10.938    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X108Y82        LUT6 (Prop_lut6_I3_O)        0.124    11.062 f  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=31, routed)          0.665    11.728    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X107Y84        LUT1 (Prop_lut1_I0_O)        0.124    11.852 r  i_vga_controller/PixelUpdater/YCoordxDP[11]_i_1/O
                         net (fo=6, routed)           0.553    12.405    i_vga_controller/PixelUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.676    19.738    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism              0.516    20.254    
                         clock uncertainty           -0.118    20.136    
    SLICE_X106Y83        FDCE (Setup_fdce_C_CE)      -0.205    19.931    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.931    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSxSP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.828%)  route 0.125ns (35.172%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/YCoordxDP_reg[10]/Q
                         net (fo=4, routed)           0.074     2.276    i_vga_controller/PixelUpdater/YCoordxD[7]
    SLICE_X107Y83        LUT6 (Prop_lut6_I0_O)        0.045     2.321 r  i_vga_controller/PixelUpdater/VSxSP_i_7/O
                         net (fo=1, routed)           0.051     2.373    i_vga_controller/PixelUpdater/VSxSP_i_7_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I5_O)        0.045     2.418 r  i_vga_controller/PixelUpdater/VSxSP_i_1/O
                         net (fo=1, routed)           0.000     2.418    i_vga_controller/VSxSN
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X107Y83        FDPE                                         r  i_vga_controller/VSxSP_reg/C
                         clock pessimism             -0.544     2.074    
                         clock uncertainty            0.118     2.192    
    SLICE_X107Y83        FDPE (Hold_fdpe_C_D)         0.091     2.283    i_vga_controller/VSxSP_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.180     2.384    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X107Y84        LUT5 (Prop_lut5_I3_O)        0.045     2.429 r  i_vga_controller/LineUpdater/YCoordxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.429    i_vga_controller/YCoordxDN[9]
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.557     2.062    
                         clock uncertainty            0.118     2.180    
    SLICE_X107Y84        FDCE (Hold_fdce_C_D)         0.091     2.271    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.164     2.223 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=5, routed)           0.187     2.411    i_vga_controller/LineUpdater/YCoordxD[1]
    SLICE_X108Y81        LUT6 (Prop_lut6_I0_O)        0.045     2.456 r  i_vga_controller/LineUpdater/YCoordxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.456    i_vga_controller/YCoordxDN[1]
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X108Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X108Y81        FDCE (Hold_fdce_C_D)         0.120     2.297    i_vga_controller/YCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.456 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.456    i_vga_controller/LineUpdater_n_1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=3, routed)           0.146     2.347    i_vga_controller/LineUpdater/YCoordxD[7]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.458 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.458    i_vga_controller/LineUpdater_n_2
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.897     2.617    i_vga_controller/clk_out1
    SLICE_X106Y82        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.060    
                         clock uncertainty            0.118     2.178    
    SLICE_X106Y82        FDCE (Hold_fdce_C_D)         0.102     2.280    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.292ns (66.541%)  route 0.147ns (33.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X107Y84        FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/YCoordxDP_reg[9]/Q
                         net (fo=5, routed)           0.147     2.350    i_vga_controller/LineUpdater/YCoordxD[9]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.501 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.501    i_vga_controller/LineUpdater_n_6
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X106Y83        FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.543     2.075    
                         clock uncertainty            0.118     2.193    
    SLICE_X106Y83        FDCE (Hold_fdce_C_D)         0.102     2.295    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.258%)  route 0.145ns (33.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.145     2.345    i_vga_controller/LineUpdater/YCoordxD[3]
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.489 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.489    i_vga_controller/LineUpdater_n_0
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X106Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X106Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.632     2.063    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDCE (Prop_fdce_C_Q)         0.141     2.204 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.185     2.389    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X110Y84        LUT2 (Prop_lut2_I1_O)        0.045     2.434 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.434    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.497 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.497    i_vga_controller/PixelUpdater_n_16
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.902     2.622    i_vga_controller/clk_out1
    SLICE_X110Y84        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.063    
                         clock uncertainty            0.118     2.181    
    SLICE_X110Y84        FDCE (Hold_fdce_C_D)         0.105     2.286    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=4, routed)           0.185     2.387    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.432 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.432    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.495 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.495    i_vga_controller/PixelUpdater_n_8
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X110Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.061    
                         clock uncertainty            0.118     2.179    
    SLICE_X110Y82        FDCE (Hold_fdce_C_D)         0.105     2.284    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.631     2.062    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDCE (Prop_fdce_C_Q)         0.141     2.203 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=4, routed)           0.185     2.388    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.433 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.433    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.496 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.496    i_vga_controller/PixelUpdater_n_12
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.901     2.621    i_vga_controller/clk_out1
    SLICE_X110Y83        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.062    
                         clock uncertainty            0.118     2.180    
    SLICE_X110Y83        FDCE (Hold_fdce_C_D)         0.105     2.285    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.211    





