{"vcs1":{"timestamp_begin":1741874069.973198048, "rt":6.63, "ut":6.32, "st":0.24}}
{"vcselab":{"timestamp_begin":1741874076.684065268, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741874077.026500377, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741874069.657156155}
{"VCS_COMP_START_TIME": 1741874069.657156155}
{"VCS_COMP_END_TIME": 1741874077.387062530}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380496}}
{"vcselab": {"peak_mem": 174728}}
