0.6
2019.2
Oct 24 2019
19:01:44
C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.sim/sim_1/behav/xsim/glbl.v,1571945291,verilog,,,,glbl,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.v,1577649446,verilog,,C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/fifo/sim/fifo.v,,Clk_PIC_TOP,,,../../../../DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP_clk_wiz.v,1577649445,verilog,,C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP.v,,Clk_PIC_TOP_clk_wiz,,,../../../../DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/DEMOSTRACION/DEMOSTRACION.srcs/sources_1/ip/fifo/sim/fifo.v,1577649234,verilog,,,,fifo,,,../../../../DEMOSTRACION.srcs/sources_1/ip/Clk_PIC_TOP,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232_test.vhd,1576711097,vhdl,C:/Users/Engineer/Documents/master/lcse/LCSEL/tb_PICtop.vhd,,,rs232_test,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/RS232top.vhd,1577752210,vhdl,,,,rs232top,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd,1576711097,vhdl,,,,rx_rs232,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd,1576711097,vhdl,,,,shiftregister,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd,1577753776,vhdl,,,,tx_rs232,,,,,,,,
C:/Users/Engineer/Documents/master/lcse/LCSEL/tb_PICtop.vhd,1577748438,vhdl,,,,pictop_tb,,,,,,,,
