<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock_generator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock_gen_master.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock_gen_master.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_gen_master.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock_gen_master.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_gen_master.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock_gen_master.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock_gen_master.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock_gen_master.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_gen_master_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_gen_master_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_gen_master_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_gen_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clock_gen_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clock_gen_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1672640110" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672640110" xil_pn:in_ck="8429720874458297445" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="clock_gen_master.v"/>
      <outfile xil_pn:name="clock_gen_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1672640110" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2640524421126074255" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672640110" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8529811910635444979" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672640110" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3829614271442801935" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672640110" xil_pn:in_ck="8429720874458297445" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="clock_gen_master.v"/>
      <outfile xil_pn:name="clock_gen_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1672640115" xil_pn:in_ck="8429720874458297445" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3563864547555922115" xil_pn:start_ts="1672640110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_gen_tb_beh.prj"/>
      <outfile xil_pn:name="clock_gen_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1672640116" xil_pn:in_ck="-5408740805886573207" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7719586834074855802" xil_pn:start_ts="1672640115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_gen_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7401222905611487817" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3829614271442801935" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5307128606833503993" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672414293" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5366327955603006439" xil_pn:start_ts="1672414293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1672425135" xil_pn:in_ck="-5187550716137925593" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8642726938363844770" xil_pn:start_ts="1672425128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock_gen_master.lso"/>
      <outfile xil_pn:name="clock_gen_master.ngc"/>
      <outfile xil_pn:name="clock_gen_master.ngr"/>
      <outfile xil_pn:name="clock_gen_master.prj"/>
      <outfile xil_pn:name="clock_gen_master.stx"/>
      <outfile xil_pn:name="clock_gen_master.syr"/>
      <outfile xil_pn:name="clock_gen_master.xst"/>
      <outfile xil_pn:name="clock_gen_master_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
