
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/acumulador.v ../design/input_control.v ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_debouncer.v ../design/module_sum.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/acumulador.v
Parsing SystemVerilog input from `../design/acumulador.v' to AST representation.
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/input_control.v
Parsing SystemVerilog input from `../design/input_control.v' to AST representation.
Generating RTLIL representation for module `\input_control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_decimal'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_sum.v
Parsing SystemVerilog input from `../design/module_sum.v' to AST representation.
Generating RTLIL representation for module `\SUM'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
Successfully finished Verilog frontend.

8. Executing SYNTH_GOWIN pass.

8.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

8.2. Executing HIERARCHY pass (managing design hierarchy).

8.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_decimal
Used module:     \input_control

8.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_decimal
Used module:     \input_control
Removing unused module `\SUM'.
Removing unused module `\accumulator'.
Removed 2 unused modules.
Warning: Resizing cell port module_top.converter.binario from 13 bits to 12 bits.
Warning: Resizing cell port module_top.control_inst.acumulador from 13 bits to 12 bits.

8.3. Executing PROC pass (convert processes to netlists).

8.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$351'.
Cleaned up 1 empty switch.

8.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$345 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$341 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$339 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$337 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$335 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$333 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$325 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$321 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$319 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$317 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$315 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$313 in module DFFS.
Marked 2 switch rules as full_case in process $proc$../design/module_debouncer.v:10$119 in module debouncer.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$22 in module bin_decimal.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$20 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$19 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$19 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$15 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$11 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/input_control.v:10$6 in module input_control.
Removed a total of 1 dead cases.

8.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 31 assignments to connections.

8.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$348'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$346'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$344'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$342'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$340'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$338'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$336'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$334'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$332'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$330'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$328'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$326'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$324'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$322'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$320'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$318'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$316'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$314'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$312'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$310'.
  Set init value: \Q = 1'0

8.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$345'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$341'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$325'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$321'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:10$119'.
Found async reset \rst in `\input_control.$proc$../design/input_control.v:10$6'.

8.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~74 debug messages>

8.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$351'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$348'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$346'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$345'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$344'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$342'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$341'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$340'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$339'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$338'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$337'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$336'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$335'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$334'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$333'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$332'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$331'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$330'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$329'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$328'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$326'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$325'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$324'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$322'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$321'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$320'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$319'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$318'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$317'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$316'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$315'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$314'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$313'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$312'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$311'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$310'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$309'.
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:10$119'.
     1/2: $0\counter[15:0]
     2/2: $0\clean_signal[0:0]
Creating decoders for process `\bin_decimal.$proc$../design/module_bin_to_bcd.v:7$22'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$20'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$19'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$15'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$11'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]
Creating decoders for process `\input_control.$proc$../design/input_control.v:10$6'.
     1/2: $0\suma_btn_prev[0:0]
     2/2: $0\acumulador[11:0]

8.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bin_decimal.\bcd' from process `\bin_decimal.$proc$../design/module_bin_to_bcd.v:7$22'.
No latch inferred for signal `\bin_decimal.\i' from process `\bin_decimal.$proc$../design/module_bin_to_bcd.v:7$22'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$20'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$19'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$19'.

8.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$351'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$351'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347'.
  created $adff cell `$procdff$628' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$345'.
  created $adff cell `$procdff$629' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343'.
  created $adff cell `$procdff$630' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$341'.
  created $adff cell `$procdff$631' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$339'.
  created $dff cell `$procdff$632' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$337'.
  created $dff cell `$procdff$633' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$335'.
  created $dff cell `$procdff$634' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$333'.
  created $dff cell `$procdff$635' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$331'.
  created $dff cell `$procdff$636' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$329'.
  created $dff cell `$procdff$637' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327'.
  created $adff cell `$procdff$638' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$325'.
  created $adff cell `$procdff$639' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323'.
  created $adff cell `$procdff$640' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$321'.
  created $adff cell `$procdff$641' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$319'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$317'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$315'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$313'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$311'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$309'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:10$119'.
  created $adff cell `$procdff$648' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:10$119'.
  created $adff cell `$procdff$649' with positive edge clock and negative level reset.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$15'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$11'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$11'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\input_control.\suma_btn_prev' using process `\input_control.$proc$../design/input_control.v:10$6'.
  created $adff cell `$procdff$653' with positive edge clock and negative level reset.
Creating register for signal `\input_control.\acumulador' using process `\input_control.$proc$../design/input_control.v:10$6'.
  created $adff cell `$procdff$654' with positive edge clock and negative level reset.

8.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$351'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$348'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$347'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$346'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$345'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$344'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$343'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$342'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$341'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$340'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$339'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$339'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$338'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$337'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$337'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$336'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$335'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$335'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$334'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$333'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$333'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$332'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$331'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$331'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$330'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$329'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$328'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$327'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$326'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$325'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$324'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$323'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$322'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$321'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$320'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$319'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$319'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$318'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$317'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$317'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$316'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$315'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$315'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$314'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$313'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$313'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$312'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$311'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$311'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$310'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$309'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:10$119'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:10$119'.
Found and cleaned up 48 empty switches in `\bin_decimal.$proc$../design/module_bin_to_bcd.v:7$22'.
Removing empty process `bin_decimal.$proc$../design/module_bin_to_bcd.v:7$22'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$20'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$20'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$19'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$19'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$15'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$15'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$11'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$11'.
Found and cleaned up 1 empty switch in `\input_control.$proc$../design/input_control.v:10$6'.
Removing empty process `input_control.$proc$../design/input_control.v:10$6'.
Cleaned up 75 empty switches.

8.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module debouncer.
Optimizing module bin_decimal.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>
Optimizing module input_control.

8.4. Executing FLATTEN pass (flatten design).
Deleting now unused module debouncer.
Deleting now unused module bin_decimal.
Deleting now unused module module_7_segments.
Deleting now unused module input_control.
<suppressed ~8 debug messages>

8.5. Executing TRIBUF pass.

8.6. Executing DEMINOUT pass (demote inout ports to input or output).

8.7. Executing SYNTH pass.

8.7.1. Executing PROC pass (convert processes to netlists).

8.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.7.1.4. Executing PROC_INIT pass (extract init attributes).

8.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

8.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 8 unused cells and 191 unused wires.
<suppressed ~9 debug messages>

8.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

8.7.5. Executing OPT pass (performing simple optimizations).

8.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

8.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

8.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

8.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

8.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.5.16. Finished OPT passes. (There is nothing left to do.)

8.7.6. Executing FSM pass (extract and optimize FSM).

8.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).

8.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.7.7. Executing OPT pass (performing simple optimizations).

8.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

8.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\display.$procdff$652 ($dff) from module module_top (D = $flatten\display.$procmux$615_Y, Q = \display.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display.$procdff$651 ($dff) from module module_top (D = $flatten\display.$sub$../design/module_7_segments.v:30$14_Y, Q = \display.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display.$procdff$650 ($dff) from module module_top (D = $flatten\display.$procmux$609_Y, Q = \display.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$661 ($sdff) from module module_top (D = $flatten\display.$add$../design/module_7_segments.v:43$18_Y, Q = \display.contador_digitos).
Adding EN signal on $flatten\debouncer_dipswitch[3].u_debouncer.$procdff$648 ($adff) from module module_top (D = \dipswitch [3], Q = \debouncer_dipswitch[3].u_debouncer.clean_signal).
Adding EN signal on $flatten\debouncer_dipswitch[2].u_debouncer.$procdff$648 ($adff) from module module_top (D = \dipswitch [2], Q = \debouncer_dipswitch[2].u_debouncer.clean_signal).
Adding EN signal on $flatten\debouncer_dipswitch[1].u_debouncer.$procdff$648 ($adff) from module module_top (D = \dipswitch [1], Q = \debouncer_dipswitch[1].u_debouncer.clean_signal).
Adding EN signal on $flatten\debouncer_dipswitch[0].u_debouncer.$procdff$648 ($adff) from module module_top (D = \dipswitch [0], Q = \debouncer_dipswitch[0].u_debouncer.clean_signal).
Adding EN signal on $flatten\debounce_suma.$procdff$648 ($adff) from module module_top (D = \suma_btn, Q = \debounce_suma.clean_signal).
Adding EN signal on $flatten\control_inst.$procdff$654 ($adff) from module module_top (D = $flatten\control_inst.$add$../design/input_control.v:20$10_Y, Q = \control_inst.acumulador).

8.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

8.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

8.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.7.16. Finished OPT passes. (There is nothing left to do.)

8.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display.$auto$mem.cc:319:emit$398 ($flatten\display.$auto$proc_rom.cc:150:do_switch$396).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debounce_suma.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top.$flatten\debounce_suma.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debounce_suma.$ge$../design/module_debouncer.v:22$123 ($ge).
Removed top 8 bits (of 12) from port B of cell module_top.$flatten\control_inst.$add$../design/input_control.v:20$10 ($add).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$502 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$490 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$478 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$466 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$454 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$118 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$118 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$118 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$117 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$116 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$115 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$114 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$113 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$112 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$111 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$110 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$110 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$110 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$109 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$102 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$102 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$94 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$94 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$86 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$86 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$85 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$77 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$75 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$69 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$68 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$67 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$66 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$65 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$64 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$63 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$62 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$62 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$62 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$61 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:19$61 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$60 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$59 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$57 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$55 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$514 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$52 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$52 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$52 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$51 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:17$51 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$50 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$49 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$48 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$47 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$526 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$42 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$42 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$42 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$39 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$553 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$32 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$32 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$31 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter.$ge$../design/module_bin_to_bcd.v:13$31 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$538 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$583 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter.$procmux$568 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display.$procmux$601_CMP0 ($eq).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[0].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top.$flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[1].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top.$flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[2].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top.$flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[3].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top.$flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$78 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$78 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$70 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$70 ($add).
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$5\bcd[3:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:14$32_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:16$42_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:18$52_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$102_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$110_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$118_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$62_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$70_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$78_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$86_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter.$add$../design/module_bin_to_bcd.v:20$94_Y.
Removed top 16 bits (of 32) from wire module_top.$flatten\debounce_suma.$add$../design/module_debouncer.v:21$122_Y.
Removed top 16 bits (of 32) from wire module_top.$flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122_Y.
Removed top 16 bits (of 32) from wire module_top.$flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122_Y.
Removed top 16 bits (of 32) from wire module_top.$flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122_Y.
Removed top 16 bits (of 32) from wire module_top.$flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122_Y.

8.7.9. Executing PEEPOPT pass (run peephole optimizers).

8.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

8.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\control_inst.$add$../design/input_control.v:20$10 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$104 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$112 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$32 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$40 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$48 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$56 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$64 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$72 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$80 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$88 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$96 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$106 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$114 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$42 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$50 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$58 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$66 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$74 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$82 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$90 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$98 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$100 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$108 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$116 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$52 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$60 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$68 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$76 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$84 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$92 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$102 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$110 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$118 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$62 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$70 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$78 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$86 ($add).
  creating $macc model for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$94 ($add).
  creating $macc model for $flatten\debounce_suma.$add$../design/module_debouncer.v:21$122 ($add).
  creating $macc model for $flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
  creating $macc model for $flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
  creating $macc model for $flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
  creating $macc model for $flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122 ($add).
  creating $macc model for $flatten\display.$add$../design/module_7_segments.v:43$18 ($add).
  creating $macc model for $flatten\display.$sub$../design/module_7_segments.v:30$14 ($sub).
  creating $alu model for $macc $flatten\display.$sub$../design/module_7_segments.v:30$14.
  creating $alu model for $macc $flatten\display.$add$../design/module_7_segments.v:43$18.
  creating $alu model for $macc $flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122.
  creating $alu model for $macc $flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122.
  creating $alu model for $macc $flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122.
  creating $alu model for $macc $flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122.
  creating $alu model for $macc $flatten\debounce_suma.$add$../design/module_debouncer.v:21$122.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$94.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$86.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$78.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$70.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$62.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$118.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$110.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:20$102.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$92.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$84.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$76.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$68.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$60.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$52.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$116.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$108.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:18$100.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$98.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$90.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$82.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$74.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$66.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$58.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$50.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$42.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$114.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:16$106.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$96.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$88.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$80.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$72.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$64.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$56.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$48.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$40.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$32.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$112.
  creating $alu model for $macc $flatten\converter.$add$../design/module_bin_to_bcd.v:14$104.
  creating $alu model for $macc $flatten\control_inst.$add$../design/input_control.v:20$10.
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$103 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$111 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$31 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$39 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$47 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$55 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$63 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$71 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$79 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$87 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$95 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$105 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$113 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$49 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$57 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$65 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$73 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$81 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$89 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$97 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$107 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$115 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$51 ($ge): merged with $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41.
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$59 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$67 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$75 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$83 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$91 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$99 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$101 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$109 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$117 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$61 ($ge): merged with $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41.
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$69 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$77 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$85 ($ge): new $alu
  creating $alu model for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$93 ($ge): new $alu
  creating $alu model for $flatten\debounce_suma.$ge$../design/module_debouncer.v:22$123 ($ge): new $alu
  creating $alu model for $flatten\debouncer_dipswitch[0].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge): new $alu
  creating $alu model for $flatten\debouncer_dipswitch[1].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge): new $alu
  creating $alu model for $flatten\debouncer_dipswitch[2].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge): new $alu
  creating $alu model for $flatten\debouncer_dipswitch[3].u_debouncer.$ge$../design/module_debouncer.v:22$123 ($ge): new $alu
  creating $alu cell for $flatten\debouncer_dipswitch[3].u_debouncer.$ge$../design/module_debouncer.v:22$123: $auto$alumacc.cc:485:replace_alu$757
  creating $alu cell for $flatten\debouncer_dipswitch[2].u_debouncer.$ge$../design/module_debouncer.v:22$123: $auto$alumacc.cc:485:replace_alu$766
  creating $alu cell for $flatten\debouncer_dipswitch[1].u_debouncer.$ge$../design/module_debouncer.v:22$123: $auto$alumacc.cc:485:replace_alu$775
  creating $alu cell for $flatten\debouncer_dipswitch[0].u_debouncer.$ge$../design/module_debouncer.v:22$123: $auto$alumacc.cc:485:replace_alu$784
  creating $alu cell for $flatten\debounce_suma.$ge$../design/module_debouncer.v:22$123: $auto$alumacc.cc:485:replace_alu$793
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$93: $auto$alumacc.cc:485:replace_alu$802
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$85: $auto$alumacc.cc:485:replace_alu$811
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$77: $auto$alumacc.cc:485:replace_alu$820
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$69: $auto$alumacc.cc:485:replace_alu$829
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$117: $auto$alumacc.cc:485:replace_alu$838
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$109: $auto$alumacc.cc:485:replace_alu$847
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$101: $auto$alumacc.cc:485:replace_alu$856
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$99: $auto$alumacc.cc:485:replace_alu$865
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$91: $auto$alumacc.cc:485:replace_alu$874
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$83: $auto$alumacc.cc:485:replace_alu$883
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$75: $auto$alumacc.cc:485:replace_alu$892
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$67: $auto$alumacc.cc:485:replace_alu$901
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$59: $auto$alumacc.cc:485:replace_alu$910
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$115: $auto$alumacc.cc:485:replace_alu$919
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$107: $auto$alumacc.cc:485:replace_alu$928
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$97: $auto$alumacc.cc:485:replace_alu$937
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$89: $auto$alumacc.cc:485:replace_alu$946
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$81: $auto$alumacc.cc:485:replace_alu$955
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$73: $auto$alumacc.cc:485:replace_alu$964
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$65: $auto$alumacc.cc:485:replace_alu$973
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$57: $auto$alumacc.cc:485:replace_alu$982
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$49: $auto$alumacc.cc:485:replace_alu$991
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$41, $flatten\converter.$ge$../design/module_bin_to_bcd.v:17$51, $flatten\converter.$ge$../design/module_bin_to_bcd.v:19$61: $auto$alumacc.cc:485:replace_alu$1000
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$113: $auto$alumacc.cc:485:replace_alu$1017
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:15$105: $auto$alumacc.cc:485:replace_alu$1026
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$95: $auto$alumacc.cc:485:replace_alu$1035
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$87: $auto$alumacc.cc:485:replace_alu$1044
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$79: $auto$alumacc.cc:485:replace_alu$1053
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$71: $auto$alumacc.cc:485:replace_alu$1062
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$63: $auto$alumacc.cc:485:replace_alu$1071
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$55: $auto$alumacc.cc:485:replace_alu$1080
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$47: $auto$alumacc.cc:485:replace_alu$1089
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$39: $auto$alumacc.cc:485:replace_alu$1098
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$31: $auto$alumacc.cc:485:replace_alu$1107
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$111: $auto$alumacc.cc:485:replace_alu$1120
  creating $alu cell for $flatten\converter.$ge$../design/module_bin_to_bcd.v:13$103: $auto$alumacc.cc:485:replace_alu$1129
  creating $alu cell for $flatten\control_inst.$add$../design/input_control.v:20$10: $auto$alumacc.cc:485:replace_alu$1138
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$104: $auto$alumacc.cc:485:replace_alu$1141
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$112: $auto$alumacc.cc:485:replace_alu$1144
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$32: $auto$alumacc.cc:485:replace_alu$1147
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$40: $auto$alumacc.cc:485:replace_alu$1150
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$48: $auto$alumacc.cc:485:replace_alu$1153
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$56: $auto$alumacc.cc:485:replace_alu$1156
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$64: $auto$alumacc.cc:485:replace_alu$1159
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$72: $auto$alumacc.cc:485:replace_alu$1162
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$80: $auto$alumacc.cc:485:replace_alu$1165
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$88: $auto$alumacc.cc:485:replace_alu$1168
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:14$96: $auto$alumacc.cc:485:replace_alu$1171
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$106: $auto$alumacc.cc:485:replace_alu$1174
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$114: $auto$alumacc.cc:485:replace_alu$1177
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$50: $auto$alumacc.cc:485:replace_alu$1180
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$58: $auto$alumacc.cc:485:replace_alu$1183
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$66: $auto$alumacc.cc:485:replace_alu$1186
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$74: $auto$alumacc.cc:485:replace_alu$1189
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$82: $auto$alumacc.cc:485:replace_alu$1192
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$90: $auto$alumacc.cc:485:replace_alu$1195
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$98: $auto$alumacc.cc:485:replace_alu$1198
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$100: $auto$alumacc.cc:485:replace_alu$1201
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$108: $auto$alumacc.cc:485:replace_alu$1204
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$116: $auto$alumacc.cc:485:replace_alu$1207
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$60: $auto$alumacc.cc:485:replace_alu$1210
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$68: $auto$alumacc.cc:485:replace_alu$1213
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$76: $auto$alumacc.cc:485:replace_alu$1216
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$84: $auto$alumacc.cc:485:replace_alu$1219
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$92: $auto$alumacc.cc:485:replace_alu$1222
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$102: $auto$alumacc.cc:485:replace_alu$1225
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$110: $auto$alumacc.cc:485:replace_alu$1228
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$118: $auto$alumacc.cc:485:replace_alu$1231
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:16$42: $auto$alumacc.cc:485:replace_alu$1234
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:18$52: $auto$alumacc.cc:485:replace_alu$1237
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$62: $auto$alumacc.cc:485:replace_alu$1240
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$70: $auto$alumacc.cc:485:replace_alu$1243
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$78: $auto$alumacc.cc:485:replace_alu$1246
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$86: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\converter.$add$../design/module_bin_to_bcd.v:20$94: $auto$alumacc.cc:485:replace_alu$1252
  creating $alu cell for $flatten\debounce_suma.$add$../design/module_debouncer.v:21$122: $auto$alumacc.cc:485:replace_alu$1255
  creating $alu cell for $flatten\debouncer_dipswitch[0].u_debouncer.$add$../design/module_debouncer.v:21$122: $auto$alumacc.cc:485:replace_alu$1258
  creating $alu cell for $flatten\debouncer_dipswitch[1].u_debouncer.$add$../design/module_debouncer.v:21$122: $auto$alumacc.cc:485:replace_alu$1261
  creating $alu cell for $flatten\debouncer_dipswitch[2].u_debouncer.$add$../design/module_debouncer.v:21$122: $auto$alumacc.cc:485:replace_alu$1264
  creating $alu cell for $flatten\debouncer_dipswitch[3].u_debouncer.$add$../design/module_debouncer.v:21$122: $auto$alumacc.cc:485:replace_alu$1267
  creating $alu cell for $flatten\display.$add$../design/module_7_segments.v:43$18: $auto$alumacc.cc:485:replace_alu$1270
  creating $alu cell for $flatten\display.$sub$../design/module_7_segments.v:30$14: $auto$alumacc.cc:485:replace_alu$1273
  created 87 $alu and 0 $macc cells.

8.7.12. Executing SHARE pass (SAT-based resource sharing).

8.7.13. Executing OPT pass (performing simple optimizations).

8.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~6 debug messages>

8.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

8.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

8.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

8.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.7.13.16. Finished OPT passes. (There is nothing left to do.)

8.7.14. Executing MEMORY pass.

8.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display.$auto$proc_rom.cc:150:do_switch$396'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display.$auto$proc_rom.cc:150:do_switch$396'[0] in module `\module_top': no address FF found.

8.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display.$auto$proc_rom.cc:150:do_switch$396
<suppressed ~6 debug messages>

8.9. Executing TECHMAP pass (map to technology primitives).

8.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

8.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

8.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.10. Executing OPT pass (performing simple optimizations).

8.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~178 debug messages>

8.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.10.3. Executing OPT_DFF pass (perform DFF optimizations).

8.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 37 unused cells and 144 unused wires.
<suppressed ~38 debug messages>

8.10.5. Finished fast OPT passes.

8.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display.$auto$proc_rom.cc:150:do_switch$396 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

8.12. Executing OPT pass (performing simple optimizations).

8.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

8.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

8.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][3][2]$1658:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644 [1:0]
      New connections: $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644 [6:2] = { 3'001 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][3][1]$1655:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [2] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [6:5] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][3][0]$1652:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0]
      New connections: $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [6:1] = { 1'1 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][3][3]$1661:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [1] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [6:4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [2] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [0] } = { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$517:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$902 [0] $auto$alumacc.cc:501:replace_alu$893 [0] }, B={ 1'0 $flatten\converter.$add$../design/module_bin_to_bcd.v:18$76_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$812 [0] $flatten\converter.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$902 [0] $auto$alumacc.cc:501:replace_alu$893 [0] }, B=$flatten\converter.$add$../design/module_bin_to_bcd.v:18$76_Y [2:0], Y=$flatten\converter.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$812 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$544:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$992 [0] $auto$alumacc.cc:501:replace_alu$983 [0] }, B={ 1'0 $flatten\converter.$add$../design/module_bin_to_bcd.v:16$58_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$902 [0] $flatten\converter.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$992 [0] $auto$alumacc.cc:501:replace_alu$983 [0] }, B=$flatten\converter.$add$../design/module_bin_to_bcd.v:16$58_Y [2:0], Y=$flatten\converter.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$902 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][3][4]$1664:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647 [4]
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647 [6:5] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647 [3:0] } = 6'000000
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$1646:
      Old ports: A=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647, B=7'1111111, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638
      New ports: A={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][2]$a$1647 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [6:5] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [3:1] } = { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$1643:
      Old ports: A=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644, B=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636
      New ports: A={ 2'01 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$a$1644 [1:0] }, B={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][1]$b$1645 [1] 1'0 }, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636 [5:3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636 [1:0] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636 [6] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636 [2] } = { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$b$1636 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$1640:
      Old ports: A=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641, B=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635
      New ports: A={ 1'1 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] 1'0 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$a$1641 [0] }, B={ 2'01 $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][2][0]$b$1642 [2] 1'0 }, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [6:4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [2] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [0] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [3] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [1] } = { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][0]$a$1635 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$1637:
      Old ports: A=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638, B=7'1111111, Y=$memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633
      New ports: A={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][1][1]$a$1638 [0] }, B=2'11, Y={ $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [4] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] }
      New connections: { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [6:5] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [3:1] } = { $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] $memory$flatten\display.$auto$proc_rom.cc:150:do_switch$396$rdmux[0][0][0]$b$1633 [0] }
  Optimizing cells in module \module_top.
Performed a total of 11 changes.

8.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~14 debug messages>
Removed a total of 4 cells.

8.12.6. Executing OPT_DFF pass (perform DFF optimizations).

8.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

8.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~33 debug messages>

8.12.9. Rerunning OPT passes. (Maybe there is more to do..)

8.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

8.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter.$procmux$505:
      Old ports: A={ $flatten\converter.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$884 [0] }, B=$flatten\converter.$add$../design/module_bin_to_bcd.v:18$84_Y, Y={ $auto$alumacc.cc:501:replace_alu$803 [0] $flatten\converter.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$893 [0] $auto$alumacc.cc:501:replace_alu$884 [0] }, B=$flatten\converter.$add$../design/module_bin_to_bcd.v:18$84_Y [2:0], Y=$flatten\converter.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$803 [0] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

8.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.12.13. Executing OPT_DFF pass (perform DFF optimizations).

8.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

8.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~17 debug messages>

8.12.16. Rerunning OPT passes. (Maybe there is more to do..)

8.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

8.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.12.20. Executing OPT_DFF pass (perform DFF optimizations).

8.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

8.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.12.23. Rerunning OPT passes. (Maybe there is more to do..)

8.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

8.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

8.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

8.12.27. Executing OPT_DFF pass (perform DFF optimizations).

8.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

8.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.12.30. Finished OPT passes. (There is nothing left to do.)

8.13. Executing TECHMAP pass (map to technology primitives).

8.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

8.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c25c19dcd491e3f0bfee04c35867099cab34c766\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c8f9642fe0e0f4527ea400b1bd678c474f53d556\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1276 debug messages>

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~909 debug messages>

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

8.14.3. Executing OPT_DFF pass (perform DFF optimizations).

8.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 83 unused cells and 1609 unused wires.
<suppressed ~84 debug messages>

8.14.5. Finished fast OPT passes.

8.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk_pi using IBUF.
Mapping port module_top.dipswitch using IBUF.
Mapping port module_top.rst_pi using IBUF.
Mapping port module_top.suma_btn using IBUF.

8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

8.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.18. Executing TECHMAP pass (map to technology primitives).

8.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.18.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~139 debug messages>

8.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

8.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.21. Executing ABC pass (technology mapping using ABC).

8.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 686 gates and 1007 wires to a netlist network with 319 inputs and 277 outputs.

8.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      350
ABC RESULTS:        internal signals:      411
ABC RESULTS:           input signals:      319
ABC RESULTS:          output signals:      277
Removing temp directory.
Removed 0 unused cells and 1284 unused wires.

8.22. Executing TECHMAP pass (map to technology primitives).

8.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.22.2. Continuing TECHMAP pass.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$a1bfe169d3555f20a4d1fc1579c476b6e2642d2f\$lut for cells of type $lut.
Using template $paramod$30a8f747cba2b9de4fc782cb95c941eddebf2219\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$f3bc76e95e0b99283d0b61d11b8df766f1c2d1a5\$lut for cells of type $lut.
Using template $paramod$d81683e16aa586e588d79d3ec9e260403082da39\$lut for cells of type $lut.
Using template $paramod$0196238465e9897681c14fa001c9aa86522fb04d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$e08de55ad4342c994584da5c31c95c9e3f4758b1\$lut for cells of type $lut.
Using template $paramod$9d0c7715c364206f0186a984450fed3da5c60832\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$7511663f570727fc1a8bbf94170bf2f52bc82a65\$lut for cells of type $lut.
Using template $paramod$3072c5717d114d083c00ac92217c38b6da231b6f\$lut for cells of type $lut.
Using template $paramod$73d90b63b8d29e4b570c379b55b25d117e1a350c\$lut for cells of type $lut.
Using template $paramod$627caebfffe4307fa6159c8f6d5e226822ba8a42\$lut for cells of type $lut.
Using template $paramod$aad4aea3f1ab8b9535a42c1c0a183ccf5f8ff821\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$4bc6144b0b075e8466fa3c46af1f64c37f8a4375\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$f6123d513b2fad1f245f6ee136aa2d30276a6493\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$039cb3139a0c4b12995f60e5896d585cee86fc3d\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$08284b47f6e9ec3eefa9ea39d2209edf13a93943\$lut for cells of type $lut.
Using template $paramod$0736eed7c19ea673411395ef2924bd58a4db1745\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$a12f95c32b5a23d79018bbf9562b8711b7a1ad13\$lut for cells of type $lut.
Using template $paramod$f9e86ea65bec101b035781a93ff96bf8ca2f650f\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$430a92ab2b06486a93bff6170101eb3b684901d1\$lut for cells of type $lut.
Using template $paramod$ffd13d8f135d5253c7565faae38cd586639f9cae\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$34d3c8ba37218c1e36e41daeffb76407a80ff7d3\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$21daf3e373a433ce9604f358c4e0df85c147218d\$lut for cells of type $lut.
Using template $paramod$8f9df5f78689253601ffce03bdf088e63e08b4e7\$lut for cells of type $lut.
Using template $paramod$6f5266bb7a64d3e1a1b1bef9b86fa956e161279c\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$19b6fc0e141192bff00b566e2bcc904761ef32b3\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$fb85387057a470832f8ae391311b6f154844582e\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$0b06f3db16bf9a1539c4247eefc7c50ae683dc55\$lut for cells of type $lut.
Using template $paramod$f8b3b5d21f91ff28e946e75efde75e0e569f7815\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$cef5d3958ab64c02e4880553d4ca20b5707ff190\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$8f2eeac259858a1e8990eb60a56d800e98c9dd1a\$lut for cells of type $lut.
Using template $paramod$9dc1d9cd7d5be3732eeb0eaa5b4d29f483a033d6\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$8a61ee3b0156cb87628487efd2bd8987a3d12193\$lut for cells of type $lut.
Using template $paramod$18d933f085b406aa33d4bbf7ebf11430c583d1e9\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$b68bec08657691da0bf6b68c7374f6edb8b370ac\$lut for cells of type $lut.
Using template $paramod$8d2f2aa6dfd91fd0f8739cc1844a4860103db289\$lut for cells of type $lut.
Using template $paramod$bcd3c27282e5e8672587e2166ad10363f6ecbe0f\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$af9b0811485c5cf2b776b11be7d0128fa5c96652\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$d576db2f1dc073fe83b2826851cbb41dbfbec99d\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$ced7f35de6bb387340a325d7862ba8a90727269f\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$3448b51959f39ae36afca24ec0b466a99b1272ff\$lut for cells of type $lut.
Using template $paramod$556289bcc30228b7a0c16a4d153eb796198f4fc1\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$93fad86b93630519b724b38379e05ca19e0bd207\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3338 debug messages>

8.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4302.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4143.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4216.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4205.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4288.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4294.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$4140$auto$blifparse.cc:525:parse_blif$4151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

8.24. Executing SETUNDEF pass (replace undef values with defined constants).

8.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 2372 unused wires.

8.26. Executing AUTONAME pass.
Renamed 81509 objects in module module_top (153 iterations).
<suppressed ~2905 debug messages>

8.27. Executing HIERARCHY pass (managing design hierarchy).

8.27.1. Analyzing design hierarchy..
Top module:  \module_top

8.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

8.28. Printing statistics.

=== module_top ===

   Number of wires:               1305
   Number of wire bits:           2773
   Number of public wires:        1305
   Number of public wire bits:    2773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1652
     ALU                           346
     DFFC                           81
     DFFCE                          17
     DFFR                            6
     DFFRE                           2
     DFFS                           10
     GND                             1
     IBUF                            7
     LUT1                          493
     LUT2                          110
     LUT3                           32
     LUT4                          125
     MUX2_LUT5                     247
     MUX2_LUT6                     116
     MUX2_LUT7                      37
     MUX2_LUT8                      10
     OBUF                           11
     VCC                             1

8.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

8.30. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 75f63c9e9a
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 22x opt_expr (0 sec), 1% 20x opt_clean (0 sec), ...
