[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2920448 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2920448 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2920448 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13029295 heartbeat IPC: 0.9892 cumulative IPC: 0.9892 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21896885 heartbeat IPC: 1.128 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 29642236 heartbeat IPC: 1.291 cumulative IPC: 1.123 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 35615120 cumulative IPC: 1.123 (Simulation time: 00 hr 03 min 41 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 35615120 cumulative IPC: 1.123 (Simulation time: 00 hr 03 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.123 instructions: 40000000 cycles: 35615120
CPU 0 Branch Prediction Accuracy: 94.46% MPKI: 12.31 Average ROB Occupancy at Mispredict: 40.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.522
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331449 HIT:     329901 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331449 HIT:     329901 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875322 HIT:     830665 MISS:      44657 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711556 HIT:     678116 MISS:      33440 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43619 HIT:      35517 MISS:       8102 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116929 HIT:     116832 MISS:         97 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        200 MISS:       3018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4612888 HIT:    4197834 MISS:     415054 MSHR_MERGE:     108507
cpu0->cpu0_L1I LOAD         ACCESS:    4612888 HIT:    4197834 MISS:     415054 MSHR_MERGE:     108507
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.872 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14263109 HIT:   13650038 MISS:     613071 MSHR_MERGE:     161224
cpu0->cpu0_L1D LOAD         ACCESS:    7926906 HIT:    7433383 MISS:     493523 MSHR_MERGE:      88514
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332735 HIT:    6216412 MISS:     116323 MSHR_MERGE:      72703
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        243 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4044913 HIT:    3944763 MISS:     100150 MSHR_MERGE:      63094
cpu0->cpu0_ITLB LOAD         ACCESS:    4044913 HIT:    3944763 MISS:     100150 MSHR_MERGE:      63094
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.865 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13525423 HIT:   13146960 MISS:     378463 MSHR_MERGE:      84070
cpu0->cpu0_DTLB LOAD         ACCESS:   13525423 HIT:   13146960 MISS:     378463 MSHR_MERGE:      84070
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.745 cycles
cpu0->LLC TOTAL        ACCESS:      58740 HIT:      46607 MISS:      12133 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33440 HIT:      25793 MISS:       7647 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8102 HIT:       5287 MISS:       2815 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14180 HIT:      14151 MISS:         29 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3018 HIT:       1376 MISS:       1642 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        698
  ROW_BUFFER_MISS:      11406
  AVG DBUS CONGESTED CYCLE: 19.54
Channel 0 WQ ROW_BUFFER_HIT:        284
  ROW_BUFFER_MISS:        928
  FULL:          0
Channel 0 REFRESHES ISSUED:       2968
